# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 22 2023 15:36:39

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for TOP|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: BUTTON1
			6.1.2::Path details for port: BUTTON2
			6.1.3::Path details for port: BUTTON3
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: BNC1
			6.2.2::Path details for port: BNC2
			6.2.3::Path details for port: LED[0]
			6.2.4::Path details for port: LED[1]
			6.2.5::Path details for port: LED[2]
			6.2.6::Path details for port: LED[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: BUTTON1
			6.4.2::Path details for port: BUTTON2
			6.4.3::Path details for port: BUTTON3
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: BNC1
			6.5.2::Path details for port: BNC2
			6.5.3::Path details for port: LED[0]
			6.5.4::Path details for port: LED[1]
			6.5.5::Path details for port: LED[2]
			6.5.6::Path details for port: LED[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: TOP|clk  | Frequency: 86.76 MHz  | Target: 73.96 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
TOP|clk       TOP|clk        13520            1994        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
BUTTON1    clk         1364         TOP|clk:R              
BUTTON2    clk         -713         TOP|clk:R              
BUTTON3    clk         1476         TOP|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
BNC1       clk         11467         TOP|clk:R              
BNC2       clk         12832         TOP|clk:R              
LED[0]     clk         11901         TOP|clk:R              
LED[1]     clk         11684         TOP|clk:R              
LED[2]     clk         11684         TOP|clk:R              
LED[3]     clk         11632         TOP|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
BUTTON1    clk         -353        TOP|clk:R              
BUTTON2    clk         1776        TOP|clk:R              
BUTTON3    clk         -787        TOP|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
BNC1       clk         10931                 TOP|clk:R              
BNC2       clk         12265                 TOP|clk:R              
LED[0]     clk         11365                 TOP|clk:R              
LED[1]     clk         11159                 TOP|clk:R              
LED[2]     clk         11159                 TOP|clk:R              
LED[3]     clk         11055                 TOP|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for TOP|clk
*************************************
Clock: TOP|clk
Frequency: 86.76 MHz | Target: 73.96 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in3
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Setup Constraint : 13520p
Path slack       : 1995p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                         10326
---------------------------------------   ----- 
End-of-path arrival time (ps)             14816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
NCO1.counter_17_LC_2_8_1/carryin                LogicCell40_SEQ_MODE_1000      0             13876   1994  RISE       1
NCO1.counter_17_LC_2_8_1/carryout               LogicCell40_SEQ_MODE_1000    186             14062   1994  RISE       2
NCO1.counter_18_LC_2_8_2/carryin                LogicCell40_SEQ_MODE_1000      0             14062   1994  RISE       1
NCO1.counter_18_LC_2_8_2/carryout               LogicCell40_SEQ_MODE_1000    186             14248   1994  RISE       2
NCO1.counter_19_LC_2_8_3/carryin                LogicCell40_SEQ_MODE_1000      0             14248   1994  RISE       1
NCO1.counter_19_LC_2_8_3/carryout               LogicCell40_SEQ_MODE_1000    186             14434   1994  RISE       1
I__231/I                                        InMux                          0             14434   1994  RISE       1
I__231/O                                        InMux                        382             14816   1994  RISE       1
NCO1.counter_20_LC_2_8_4/in3                    LogicCell40_SEQ_MODE_1000      0             14816   1994  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in3
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Setup Constraint : 13520p
Path slack       : 1995p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                         10326
---------------------------------------   ----- 
End-of-path arrival time (ps)             14816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
NCO1.counter_17_LC_2_8_1/carryin                LogicCell40_SEQ_MODE_1000      0             13876   1994  RISE       1
NCO1.counter_17_LC_2_8_1/carryout               LogicCell40_SEQ_MODE_1000    186             14062   1994  RISE       2
NCO1.counter_18_LC_2_8_2/carryin                LogicCell40_SEQ_MODE_1000      0             14062   1994  RISE       1
NCO1.counter_18_LC_2_8_2/carryout               LogicCell40_SEQ_MODE_1000    186             14248   1994  RISE       2
NCO1.counter_19_LC_2_8_3/carryin                LogicCell40_SEQ_MODE_1000      0             14248   1994  RISE       1
NCO1.counter_19_LC_2_8_3/carryout               LogicCell40_SEQ_MODE_1000    186             14434   1994  RISE       1
I__231/I                                        InMux                          0             14434   1994  RISE       1
I__231/O                                        InMux                        382             14816   1994  RISE       1
NCO1.counter_20_LC_2_8_4/in3                    LogicCell40_SEQ_MODE_1000      0             14816   1994  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: BUTTON1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON1
Clock Port        : clk
Clock Reference   : TOP|clk:R
Setup Time        : 1364


Data Path Delay                4469
+ Setup Time                    589
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 1364

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON1                                  TOP                        0      0                  RISE  1       
BUTTON1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
BUTTON1_ibuf_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
BUTTON1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__137/I                                 Odrv12                     0      1420               RISE  1       
I__137/O                                 Odrv12                     724    2143               RISE  1       
I__138/I                                 LocalMux                   0      2143               RISE  1       
I__138/O                                 LocalMux                   486    2629               RISE  1       
I__139/I                                 InMux                      0      2629               RISE  1       
I__139/O                                 InMux                      382    3012               RISE  1       
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/in1    LogicCell40_SEQ_MODE_0000  0      3012               RISE  1       
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000  589    3601               RISE  1       
I__126/I                                 LocalMux                   0      3601               RISE  1       
I__126/O                                 LocalMux                   486    4087               RISE  1       
I__127/I                                 InMux                      0      4087               RISE  1       
I__127/O                                 InMux                      382    4469               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/in1          LogicCell40_SEQ_MODE_1000  0      4469               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.1.2::Path details for port: BUTTON2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON2
Clock Port        : clk
Clock Reference   : TOP|clk:R
Setup Time        : -713


Data Path Delay                2288
+ Setup Time                    693
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 -713

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON2                           TOP                        0      0                  RISE  1       
BUTTON2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
BUTTON2_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
BUTTON2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__90/I                           LocalMux                   0      1420               RISE  1       
I__90/O                           LocalMux                   486    1905               RISE  1       
I__91/I                           InMux                      0      1905               RISE  1       
I__91/O                           InMux                      382    2288               RISE  1       
NCO1.f_correct_0_LC_1_6_3/in0     LogicCell40_SEQ_MODE_1000  0      2288               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__226/I                                          ClkMux                     0      3239               RISE  1       
I__226/O                                          ClkMux                     455    3694               RISE  1       
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.1.3::Path details for port: BUTTON3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON3
Clock Port        : clk
Clock Reference   : TOP|clk:R
Setup Time        : 1476


Data Path Delay                4934
+ Setup Time                    235
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                 1476

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON3                              TOP                        0      0                  RISE  1       
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
BUTTON3_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__116/I                             LocalMux                   0      1420               RISE  1       
I__116/O                             LocalMux                   486    1905               RISE  1       
I__117/I                             InMux                      0      1905               RISE  1       
I__117/O                             InMux                      382    2288               RISE  1       
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000  0      2288               RISE  1       
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000  569    2856               FALL  4       
I__92/I                              Odrv4                      0      2856               FALL  1       
I__92/O                              Odrv4                      548    3404               FALL  1       
I__94/I                              Span4Mux_v                 0      3404               FALL  1       
I__94/O                              Span4Mux_v                 548    3952               FALL  1       
I__96/I                              LocalMux                   0      3952               FALL  1       
I__96/O                              LocalMux                   455    4407               FALL  1       
I__98/I                              SRMux                      0      4407               FALL  1       
I__98/O                              SRMux                      527    4934               FALL  1       
NCO1.VCO1.U1.q_3_LC_1_4_6/sr         LogicCell40_SEQ_MODE_1010  0      4934               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__223/I                                          ClkMux                     0      3239               RISE  1       
I__223/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: BNC1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC1
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11467


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            11467

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000  796    4490               RISE  3       
I__81/I                            Odrv12                     0      4490               RISE  1       
I__81/O                            Odrv12                     724    5213               RISE  1       
I__83/I                            LocalMux                   0      5213               RISE  1       
I__83/O                            LocalMux                   486    5699               RISE  1       
I__85/I                            IoInMux                    0      5699               RISE  1       
I__85/O                            IoInMux                    382    6082               RISE  1       
BNC1_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      6082               RISE  1       
BNC1_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     3297   9379               FALL  1       
BNC1_obuf_iopad/DIN                IO_PAD                     0      9379               FALL  1       
BNC1_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2088   11467              FALL  1       
BNC1                               TOP                        0      11467              FALL  1       

6.2.2::Path details for port: BNC2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC2
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 12832


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              8342
---------------------------- ------
Clock To Out Delay            12832

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000  796    4490               FALL  3       
I__81/I                            Odrv12                     0      4490               FALL  1       
I__81/O                            Odrv12                     796    5286               FALL  1       
I__84/I                            Sp12to4                    0      5286               FALL  1       
I__84/O                            Sp12to4                    662    5947               FALL  1       
I__86/I                            Span4Mux_s1_h              0      5947               FALL  1       
I__86/O                            Span4Mux_s1_h              248    6195               FALL  1       
I__87/I                            IoSpan4Mux                 0      6195               FALL  1       
I__87/O                            IoSpan4Mux                 475    6671               FALL  1       
I__88/I                            LocalMux                   0      6671               FALL  1       
I__88/O                            LocalMux                   455    7126               FALL  1       
I__89/I                            IoInMux                    0      7126               FALL  1       
I__89/O                            IoInMux                    320    7446               FALL  1       
BNC2_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      7446               FALL  1       
BNC2_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     3297   10744              FALL  1       
BNC2_obuf_iopad/DIN                IO_PAD                     0      10744              FALL  1       
BNC2_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2088   12832              FALL  1       
BNC2                               TOP                        0      12832              FALL  1       

6.2.3::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11901


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7411
---------------------------- ------
Clock To Out Delay            11901

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011  796    4490               RISE  3       
I__102/I                         Odrv4                      0      4490               RISE  1       
I__102/O                         Odrv4                      517    5007               RISE  1       
I__105/I                         Span4Mux_s0_h              0      5007               RISE  1       
I__105/O                         Span4Mux_s0_h              217    5224               RISE  1       
I__106/I                         IoSpan4Mux                 0      5224               RISE  1       
I__106/O                         IoSpan4Mux                 424    5647               RISE  1       
I__107/I                         LocalMux                   0      5647               RISE  1       
I__107/O                         LocalMux                   486    6133               RISE  1       
I__108/I                         IoInMux                    0      6133               RISE  1       
I__108/O                         IoInMux                    382    6516               RISE  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6516               RISE  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9813               FALL  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      9813               FALL  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   11901              FALL  1       
LED[0]                           TOP                        0      11901              FALL  1       

6.2.4::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11684


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7194
---------------------------- ------
Clock To Out Delay            11684

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011  796    4490               RISE  3       
I__110/I                         Odrv4                      0      4490               RISE  1       
I__110/O                         Odrv4                      517    5007               RISE  1       
I__113/I                         IoSpan4Mux                 0      5007               RISE  1       
I__113/O                         IoSpan4Mux                 424    5430               RISE  1       
I__114/I                         LocalMux                   0      5430               RISE  1       
I__114/O                         LocalMux                   486    5916               RISE  1       
I__115/I                         IoInMux                    0      5916               RISE  1       
I__115/O                         IoInMux                    382    6299               RISE  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6299               RISE  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9596               FALL  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      9596               FALL  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   11684              FALL  1       
LED[1]                           TOP                        0      11684              FALL  1       

6.2.5::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11684


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7194
---------------------------- ------
Clock To Out Delay            11684

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010  796    4490               RISE  4       
I__130/I                         Odrv4                      0      4490               RISE  1       
I__130/O                         Odrv4                      517    5007               RISE  1       
I__134/I                         IoSpan4Mux                 0      5007               RISE  1       
I__134/O                         IoSpan4Mux                 424    5430               RISE  1       
I__135/I                         LocalMux                   0      5430               RISE  1       
I__135/O                         LocalMux                   486    5916               RISE  1       
I__136/I                         IoInMux                    0      5916               RISE  1       
I__136/O                         IoInMux                    382    6299               RISE  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6299               RISE  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9596               FALL  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      9596               FALL  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   11684              FALL  1       
LED[2]                           TOP                        0      11684              FALL  1       

6.2.6::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11632


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7142
---------------------------- ------
Clock To Out Delay            11632

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__223/I                                          ClkMux                     0      3239               RISE  1       
I__223/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010  796    4490               RISE  4       
I__143/I                         Odrv4                      0      4490               RISE  1       
I__143/O                         Odrv4                      517    5007               RISE  1       
I__147/I                         Span4Mux_s2_v              0      5007               RISE  1       
I__147/O                         Span4Mux_s2_v              372    5379               RISE  1       
I__148/I                         LocalMux                   0      5379               RISE  1       
I__148/O                         LocalMux                   486    5865               RISE  1       
I__149/I                         IoInMux                    0      5865               RISE  1       
I__149/O                         IoInMux                    382    6247               RISE  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6247               RISE  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9544               FALL  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      9544               FALL  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   11632              FALL  1       
LED[3]                           TOP                        0      11632              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: BUTTON1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON1
Clock Port        : clk
Clock Reference   : TOP|clk:R
Hold Time         : -353


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -4047
---------------------------- ------
Hold Time                      -353

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON1                                  TOP                        0      0                  FALL  1       
BUTTON1_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
BUTTON1_ibuf_iopad/DOUT                  IO_PAD                     460    460                FALL  1       
BUTTON1_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON1_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__137/I                                 Odrv12                     0      1142               FALL  1       
I__137/O                                 Odrv12                     796    1938               FALL  1       
I__138/I                                 LocalMux                   0      1938               FALL  1       
I__138/O                                 LocalMux                   455    2393               FALL  1       
I__139/I                                 InMux                      0      2393               FALL  1       
I__139/O                                 InMux                      320    2713               FALL  1       
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/in1    LogicCell40_SEQ_MODE_0000  0      2713               FALL  1       
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000  558    3272               FALL  1       
I__126/I                                 LocalMux                   0      3272               FALL  1       
I__126/O                                 LocalMux                   455    3726               FALL  1       
I__127/I                                 InMux                      0      3726               FALL  1       
I__127/O                                 InMux                      320    4047               FALL  1       
NCO1.VCO1.sin_data_LC_2_4_5/in1          LogicCell40_SEQ_MODE_1000  0      4047               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.4.2::Path details for port: BUTTON2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON2
Clock Port        : clk
Clock Reference   : TOP|clk:R
Hold Time         : 1776


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                      1776

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON2                           TOP                        0      0                  FALL  1       
BUTTON2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
BUTTON2_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
BUTTON2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__90/I                           LocalMux                   0      1142               FALL  1       
I__90/O                           LocalMux                   455    1597               FALL  1       
I__91/I                           InMux                      0      1597               FALL  1       
I__91/O                           InMux                      320    1918               FALL  1       
NCO1.f_correct_0_LC_1_6_3/in0     LogicCell40_SEQ_MODE_1000  0      1918               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__226/I                                          ClkMux                     0      3239               RISE  1       
I__226/O                                          ClkMux                     455    3694               RISE  1       
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.4.3::Path details for port: BUTTON3   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON3
Clock Port        : clk
Clock Reference   : TOP|clk:R
Hold Time         : -787


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -4481
---------------------------- ------
Hold Time                      -787

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON3                              TOP                        0      0                  FALL  1       
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
BUTTON3_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__116/I                             LocalMux                   0      1142               FALL  1       
I__116/O                             LocalMux                   455    1597               FALL  1       
I__117/I                             InMux                      0      1597               FALL  1       
I__117/O                             InMux                      320    1918               FALL  1       
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000  569    2486               FALL  4       
I__93/I                              Odrv4                      0      2486               FALL  1       
I__93/O                              Odrv4                      548    3034               FALL  1       
I__95/I                              Span4Mux_h                 0      3034               FALL  1       
I__95/O                              Span4Mux_h                 465    3499               FALL  1       
I__97/I                              LocalMux                   0      3499               FALL  1       
I__97/O                              LocalMux                   455    3954               FALL  1       
I__99/I                              SRMux                      0      3954               FALL  1       
I__99/O                              SRMux                      527    4481               FALL  1       
NCO1.VCO1.U1.q_0_LC_1_5_3/sr         LogicCell40_SEQ_MODE_1011  0      4481               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: BNC1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC1
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 10931


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay            10931

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000  796    4490               FALL  3       
I__81/I                            Odrv12                     0      4490               FALL  1       
I__81/O                            Odrv12                     796    5286               FALL  1       
I__83/I                            LocalMux                   0      5286               FALL  1       
I__83/O                            LocalMux                   455    5740               FALL  1       
I__85/I                            IoInMux                    0      5740               FALL  1       
I__85/O                            IoInMux                    320    6061               FALL  1       
BNC1_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      6061               FALL  1       
BNC1_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2956   9017               RISE  1       
BNC1_obuf_iopad/DIN                IO_PAD                     0      9017               RISE  1       
BNC1_obuf_iopad/PACKAGEPIN:out     IO_PAD                     1914   10931              RISE  1       
BNC1                               TOP                        0      10931              RISE  1       

6.5.2::Path details for port: BNC2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC2
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 12265


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7775
---------------------------- ------
Clock To Out Delay            12265

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__224/I                                          ClkMux                     0      3239               RISE  1       
I__224/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000  796    4490               RISE  3       
I__81/I                            Odrv12                     0      4490               RISE  1       
I__81/O                            Odrv12                     724    5213               RISE  1       
I__84/I                            Sp12to4                    0      5213               RISE  1       
I__84/O                            Sp12to4                    631    5844               RISE  1       
I__86/I                            Span4Mux_s1_h              0      5844               RISE  1       
I__86/O                            Span4Mux_s1_h              258    6102               RISE  1       
I__87/I                            IoSpan4Mux                 0      6102               RISE  1       
I__87/O                            IoSpan4Mux                 424    6526               RISE  1       
I__88/I                            LocalMux                   0      6526               RISE  1       
I__88/O                            LocalMux                   486    7012               RISE  1       
I__89/I                            IoInMux                    0      7012               RISE  1       
I__89/O                            IoInMux                    382    7394               RISE  1       
BNC2_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      7394               RISE  1       
BNC2_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2956   10351              RISE  1       
BNC2_obuf_iopad/DIN                IO_PAD                     0      10351              RISE  1       
BNC2_obuf_iopad/PACKAGEPIN:out     IO_PAD                     1914   12265              RISE  1       
BNC2                               TOP                        0      12265              RISE  1       

6.5.3::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11365


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6875
---------------------------- ------
Clock To Out Delay            11365

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011  796    4490               FALL  3       
I__102/I                         Odrv4                      0      4490               FALL  1       
I__102/O                         Odrv4                      548    5038               FALL  1       
I__105/I                         Span4Mux_s0_h              0      5038               FALL  1       
I__105/O                         Span4Mux_s0_h              207    5244               FALL  1       
I__106/I                         IoSpan4Mux                 0      5244               FALL  1       
I__106/O                         IoSpan4Mux                 475    5720               FALL  1       
I__107/I                         LocalMux                   0      5720               FALL  1       
I__107/O                         LocalMux                   455    6175               FALL  1       
I__108/I                         IoInMux                    0      6175               FALL  1       
I__108/O                         IoInMux                    320    6495               FALL  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6495               FALL  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9451               RISE  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      9451               RISE  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   11365              RISE  1       
LED[0]                           TOP                        0      11365              RISE  1       

6.5.4::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11159


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6669
---------------------------- ------
Clock To Out Delay            11159

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011  796    4490               FALL  3       
I__110/I                         Odrv4                      0      4490               FALL  1       
I__110/O                         Odrv4                      548    5038               FALL  1       
I__113/I                         IoSpan4Mux                 0      5038               FALL  1       
I__113/O                         IoSpan4Mux                 475    5513               FALL  1       
I__114/I                         LocalMux                   0      5513               FALL  1       
I__114/O                         LocalMux                   455    5968               FALL  1       
I__115/I                         IoInMux                    0      5968               FALL  1       
I__115/O                         IoInMux                    320    6288               FALL  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6288               FALL  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9245               RISE  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      9245               RISE  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   11159              RISE  1       
LED[1]                           TOP                        0      11159              RISE  1       

6.5.5::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11159


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6669
---------------------------- ------
Clock To Out Delay            11159

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__225/I                                          ClkMux                     0      3239               RISE  1       
I__225/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010  796    4490               FALL  4       
I__130/I                         Odrv4                      0      4490               FALL  1       
I__130/O                         Odrv4                      548    5038               FALL  1       
I__134/I                         IoSpan4Mux                 0      5038               FALL  1       
I__134/O                         IoSpan4Mux                 475    5513               FALL  1       
I__135/I                         LocalMux                   0      5513               FALL  1       
I__135/O                         LocalMux                   455    5968               FALL  1       
I__136/I                         IoInMux                    0      5968               FALL  1       
I__136/O                         IoInMux                    320    6288               FALL  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6288               FALL  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9245               RISE  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      9245               RISE  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   11159              RISE  1       
LED[2]                           TOP                        0      11159              RISE  1       

6.5.6::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : TOP|clk:R
Clock to Out Delay : 11055


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6565
---------------------------- ------
Clock To Out Delay            11055

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               TOP                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__221/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__221/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__222/I                                          GlobalMux                  0      3012               RISE  1       
I__222/O                                          GlobalMux                  227    3239               RISE  1       
I__223/I                                          ClkMux                     0      3239               RISE  1       
I__223/O                                          ClkMux                     455    3694               RISE  1       
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010  796    4490               FALL  4       
I__143/I                         Odrv4                      0      4490               FALL  1       
I__143/O                         Odrv4                      548    5038               FALL  1       
I__147/I                         Span4Mux_s2_v              0      5038               FALL  1       
I__147/O                         Span4Mux_s2_v              372    5410               FALL  1       
I__148/I                         LocalMux                   0      5410               FALL  1       
I__148/O                         LocalMux                   455    5865               FALL  1       
I__149/I                         IoInMux                    0      5865               FALL  1       
I__149/O                         IoInMux                    320    6185               FALL  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6185               FALL  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9141               RISE  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      9141               RISE  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   11055              RISE  1       
LED[3]                           TOP                        0      11055              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in3
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Setup Constraint : 13520p
Path slack       : 1995p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                         10326
---------------------------------------   ----- 
End-of-path arrival time (ps)             14816
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
NCO1.counter_17_LC_2_8_1/carryin                LogicCell40_SEQ_MODE_1000      0             13876   1994  RISE       1
NCO1.counter_17_LC_2_8_1/carryout               LogicCell40_SEQ_MODE_1000    186             14062   1994  RISE       2
NCO1.counter_18_LC_2_8_2/carryin                LogicCell40_SEQ_MODE_1000      0             14062   1994  RISE       1
NCO1.counter_18_LC_2_8_2/carryout               LogicCell40_SEQ_MODE_1000    186             14248   1994  RISE       2
NCO1.counter_19_LC_2_8_3/carryin                LogicCell40_SEQ_MODE_1000      0             14248   1994  RISE       1
NCO1.counter_19_LC_2_8_3/carryout               LogicCell40_SEQ_MODE_1000    186             14434   1994  RISE       1
I__231/I                                        InMux                          0             14434   1994  RISE       1
I__231/O                                        InMux                        382             14816   1994  RISE       1
NCO1.counter_20_LC_2_8_4/in3                    LogicCell40_SEQ_MODE_1000      0             14816   1994  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in3
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Setup Constraint : 13520p
Path slack       : 2181p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                         10140
---------------------------------------   ----- 
End-of-path arrival time (ps)             14630
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
NCO1.counter_17_LC_2_8_1/carryin                LogicCell40_SEQ_MODE_1000      0             13876   1994  RISE       1
NCO1.counter_17_LC_2_8_1/carryout               LogicCell40_SEQ_MODE_1000    186             14062   1994  RISE       2
NCO1.counter_18_LC_2_8_2/carryin                LogicCell40_SEQ_MODE_1000      0             14062   1994  RISE       1
NCO1.counter_18_LC_2_8_2/carryout               LogicCell40_SEQ_MODE_1000    186             14248   1994  RISE       2
I__198/I                                        InMux                          0             14248   2180  RISE       1
I__198/O                                        InMux                        382             14630   2180  RISE       1
NCO1.counter_19_LC_2_8_3/in3                    LogicCell40_SEQ_MODE_1000      0             14630   2180  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in3
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Setup Constraint : 13520p
Path slack       : 2367p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          9954
---------------------------------------   ----- 
End-of-path arrival time (ps)             14444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
NCO1.counter_17_LC_2_8_1/carryin                LogicCell40_SEQ_MODE_1000      0             13876   1994  RISE       1
NCO1.counter_17_LC_2_8_1/carryout               LogicCell40_SEQ_MODE_1000    186             14062   1994  RISE       2
I__199/I                                        InMux                          0             14062   2366  RISE       1
I__199/O                                        InMux                        382             14444   2366  RISE       1
NCO1.counter_18_LC_2_8_2/in3                    LogicCell40_SEQ_MODE_1000      0             14444   2366  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in3
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Setup Constraint : 13520p
Path slack       : 2553p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          9768
---------------------------------------   ----- 
End-of-path arrival time (ps)             14258
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
NCO1.counter_16_LC_2_8_0/carryin                LogicCell40_SEQ_MODE_1000      0             13690   1994  RISE       1
NCO1.counter_16_LC_2_8_0/carryout               LogicCell40_SEQ_MODE_1000    186             13876   1994  RISE       2
I__200/I                                        InMux                          0             13876   2553  RISE       1
I__200/O                                        InMux                        382             14258   2553  RISE       1
NCO1.counter_17_LC_2_8_1/in3                    LogicCell40_SEQ_MODE_1000      0             14258   2553  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_16_LC_2_8_0/in3
Capture Clock    : NCO1.counter_16_LC_2_8_0/clk
Setup Constraint : 13520p
Path slack       : 2739p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          9582
---------------------------------------   ----- 
End-of-path arrival time (ps)             14072
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
NCO1.counter_15_LC_2_7_7/carryin                LogicCell40_SEQ_MODE_1000      0             13214   1994  RISE       1
NCO1.counter_15_LC_2_7_7/carryout               LogicCell40_SEQ_MODE_1000    186             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin                   ICE_CARRY_IN_MUX               0             13400   1994  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout                  ICE_CARRY_IN_MUX             289             13690   1994  RISE       2
I__201/I                                        InMux                          0             13690   2739  RISE       1
I__201/O                                        InMux                        382             14072   2739  RISE       1
NCO1.counter_16_LC_2_8_0/in3                    LogicCell40_SEQ_MODE_1000      0             14072   2739  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_15_LC_2_7_7/in3
Capture Clock    : NCO1.counter_15_LC_2_7_7/clk
Setup Constraint : 13520p
Path slack       : 3214p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          9107
---------------------------------------   ----- 
End-of-path arrival time (ps)             13597
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
NCO1.counter_14_LC_2_7_6/carryin                LogicCell40_SEQ_MODE_1000      0             13028   1994  RISE       1
NCO1.counter_14_LC_2_7_6/carryout               LogicCell40_SEQ_MODE_1000    186             13214   1994  RISE       2
I__202/I                                        InMux                          0             13214   3214  RISE       1
I__202/O                                        InMux                        382             13597   3214  RISE       1
NCO1.counter_15_LC_2_7_7/in3                    LogicCell40_SEQ_MODE_1000      0             13597   3214  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in3
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Setup Constraint : 13520p
Path slack       : 3401p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8920
---------------------------------------   ----- 
End-of-path arrival time (ps)             13410
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
NCO1.counter_13_LC_2_7_5/carryin                LogicCell40_SEQ_MODE_1000      0             12842   1994  RISE       1
NCO1.counter_13_LC_2_7_5/carryout               LogicCell40_SEQ_MODE_1000    186             13028   1994  RISE       2
I__203/I                                        InMux                          0             13028   3400  RISE       1
I__203/O                                        InMux                        382             13410   3400  RISE       1
NCO1.counter_14_LC_2_7_6/in3                    LogicCell40_SEQ_MODE_1000      0             13410   3400  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in3
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Setup Constraint : 13520p
Path slack       : 3587p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8734
---------------------------------------   ----- 
End-of-path arrival time (ps)             13224
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
NCO1.counter_12_LC_2_7_4/carryin                LogicCell40_SEQ_MODE_1000      0             12656   1994  RISE       1
NCO1.counter_12_LC_2_7_4/carryout               LogicCell40_SEQ_MODE_1000    186             12842   1994  RISE       2
I__204/I                                        InMux                          0             12842   3586  RISE       1
I__204/O                                        InMux                        382             13224   3586  RISE       1
NCO1.counter_13_LC_2_7_5/in3                    LogicCell40_SEQ_MODE_1000      0             13224   3586  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_12_LC_2_7_4/in3
Capture Clock    : NCO1.counter_12_LC_2_7_4/clk
Setup Constraint : 13520p
Path slack       : 3773p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8548
---------------------------------------   ----- 
End-of-path arrival time (ps)             13038
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
NCO1.counter_11_LC_2_7_3/carryin                LogicCell40_SEQ_MODE_1000      0             12470   1994  RISE       1
NCO1.counter_11_LC_2_7_3/carryout               LogicCell40_SEQ_MODE_1000    186             12656   1994  RISE       2
I__205/I                                        InMux                          0             12656   3772  RISE       1
I__205/O                                        InMux                        382             13038   3772  RISE       1
NCO1.counter_12_LC_2_7_4/in3                    LogicCell40_SEQ_MODE_1000      0             13038   3772  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in3
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Setup Constraint : 13520p
Path slack       : 3959p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8362
---------------------------------------   ----- 
End-of-path arrival time (ps)             12852
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
NCO1.counter_10_LC_2_7_2/carryin                LogicCell40_SEQ_MODE_1000      0             12284   1994  RISE       1
NCO1.counter_10_LC_2_7_2/carryout               LogicCell40_SEQ_MODE_1000    186             12470   1994  RISE       2
I__206/I                                        InMux                          0             12470   3958  RISE       1
I__206/O                                        InMux                        382             12852   3958  RISE       1
NCO1.counter_11_LC_2_7_3/in3                    LogicCell40_SEQ_MODE_1000      0             12852   3958  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_10_LC_2_7_2/in3
Capture Clock    : NCO1.counter_10_LC_2_7_2/clk
Setup Constraint : 13520p
Path slack       : 4145p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8176
---------------------------------------   ----- 
End-of-path arrival time (ps)             12666
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
NCO1.counter_9_LC_2_7_1/carryin                 LogicCell40_SEQ_MODE_1000      0             12098   1994  RISE       1
NCO1.counter_9_LC_2_7_1/carryout                LogicCell40_SEQ_MODE_1000    186             12284   1994  RISE       2
I__184/I                                        InMux                          0             12284   4144  RISE       1
I__184/O                                        InMux                        382             12666   4144  RISE       1
NCO1.counter_10_LC_2_7_2/in3                    LogicCell40_SEQ_MODE_1000      0             12666   4144  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_9_LC_2_7_1/in3
Capture Clock    : NCO1.counter_9_LC_2_7_1/clk
Setup Constraint : 13520p
Path slack       : 4331p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7990
---------------------------------------   ----- 
End-of-path arrival time (ps)             12480
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
NCO1.counter_8_LC_2_7_0/carryin                 LogicCell40_SEQ_MODE_1000      0             11912   1994  RISE       1
NCO1.counter_8_LC_2_7_0/carryout                LogicCell40_SEQ_MODE_1000    186             12098   1994  RISE       2
I__185/I                                        InMux                          0             12098   4330  RISE       1
I__185/O                                        InMux                        382             12480   4330  RISE       1
NCO1.counter_9_LC_2_7_1/in3                     LogicCell40_SEQ_MODE_1000      0             12480   4330  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_8_LC_2_7_0/in3
Capture Clock    : NCO1.counter_8_LC_2_7_0/clk
Setup Constraint : 13520p
Path slack       : 4517p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7804
---------------------------------------   ----- 
End-of-path arrival time (ps)             12294
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
NCO1.counter_7_LC_2_6_7/carryin                 LogicCell40_SEQ_MODE_1000      0             11436   1994  RISE       1
NCO1.counter_7_LC_2_6_7/carryout                LogicCell40_SEQ_MODE_1000    186             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                   ICE_CARRY_IN_MUX               0             11622   1994  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                  ICE_CARRY_IN_MUX             289             11912   1994  RISE       2
I__186/I                                        InMux                          0             11912   4517  RISE       1
I__186/O                                        InMux                        382             12294   4517  RISE       1
NCO1.counter_8_LC_2_7_0/in3                     LogicCell40_SEQ_MODE_1000      0             12294   4517  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in3
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Setup Constraint : 13520p
Path slack       : 4992p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7329
---------------------------------------   ----- 
End-of-path arrival time (ps)             11819
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
NCO1.counter_6_LC_2_6_6/carryin                 LogicCell40_SEQ_MODE_1000      0             11250   1994  RISE       1
NCO1.counter_6_LC_2_6_6/carryout                LogicCell40_SEQ_MODE_1000    186             11436   1994  RISE       2
I__187/I                                        InMux                          0             11436   4992  RISE       1
I__187/O                                        InMux                        382             11819   4992  RISE       1
NCO1.counter_7_LC_2_6_7/in3                     LogicCell40_SEQ_MODE_1000      0             11819   4992  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in3
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Setup Constraint : 13520p
Path slack       : 5178p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7143
---------------------------------------   ----- 
End-of-path arrival time (ps)             11633
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
NCO1.counter_5_LC_2_6_5/carryin                 LogicCell40_SEQ_MODE_1000      0             11064   1994  RISE       1
NCO1.counter_5_LC_2_6_5/carryout                LogicCell40_SEQ_MODE_1000    186             11250   1994  RISE       2
I__188/I                                        InMux                          0             11250   5178  RISE       1
I__188/O                                        InMux                        382             11633   5178  RISE       1
NCO1.counter_6_LC_2_6_6/in3                     LogicCell40_SEQ_MODE_1000      0             11633   5178  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in3
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Setup Constraint : 13520p
Path slack       : 5365p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6956
---------------------------------------   ----- 
End-of-path arrival time (ps)             11446
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
NCO1.counter_4_LC_2_6_4/carryin                 LogicCell40_SEQ_MODE_1000      0             10878   1994  RISE       1
NCO1.counter_4_LC_2_6_4/carryout                LogicCell40_SEQ_MODE_1000    186             11064   1994  RISE       2
I__189/I                                        InMux                          0             11064   5364  RISE       1
I__189/O                                        InMux                        382             11446   5364  RISE       1
NCO1.counter_5_LC_2_6_5/in3                     LogicCell40_SEQ_MODE_1000      0             11446   5364  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/ce
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Setup Constraint : 13520p
Path slack       : 5406p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             17214

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7318
---------------------------------------   ----- 
End-of-path arrival time (ps)             11808
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__445/I                                   InMux                          0              8552   5406  RISE       1
I__445/O                                   InMux                        382              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in3      LogicCell40_SEQ_MODE_0000      0              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    465              9400   5406  RISE       5
I__173/I                                   Odrv4                          0              9400   5406  RISE       1
I__173/O                                   Odrv4                        517              9917   5406  RISE       1
I__176/I                                   Span4Mux_v                     0              9917   5406  RISE       1
I__176/O                                   Span4Mux_v                   517             10433   5406  RISE       1
I__179/I                                   LocalMux                       0             10433   5406  RISE       1
I__179/O                                   LocalMux                     486             10919   5406  RISE       1
I__181/I                                   CEMux                          0             10919   5406  RISE       1
I__181/O                                   CEMux                        889             11808   5406  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/ce             LogicCell40_SEQ_MODE_1000      0             11808   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/ce
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Setup Constraint : 13520p
Path slack       : 5406p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             17214

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7318
---------------------------------------   ----- 
End-of-path arrival time (ps)             11808
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__445/I                                   InMux                          0              8552   5406  RISE       1
I__445/O                                   InMux                        382              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in3      LogicCell40_SEQ_MODE_0000      0              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    465              9400   5406  RISE       5
I__174/I                                   Odrv4                          0              9400   5406  RISE       1
I__174/O                                   Odrv4                        517              9917   5406  RISE       1
I__177/I                                   Span4Mux_v                     0              9917   5406  RISE       1
I__177/O                                   Span4Mux_v                   517             10433   5406  RISE       1
I__180/I                                   LocalMux                       0             10433   5406  RISE       1
I__180/O                                   LocalMux                     486             10919   5406  RISE       1
I__182/I                                   CEMux                          0             10919   5406  RISE       1
I__182/O                                   CEMux                        889             11808   5406  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/ce               LogicCell40_SEQ_MODE_1010      0             11808   5406  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in3
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Setup Constraint : 13520p
Path slack       : 5551p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6770
---------------------------------------   ----- 
End-of-path arrival time (ps)             11260
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/carryout                LogicCell40_SEQ_MODE_1000    341             10878   1994  RISE       2
I__190/I                                        InMux                          0             10878   5550  RISE       1
I__190/O                                        InMux                        382             11260   5550  RISE       1
NCO1.counter_4_LC_2_6_4/in3                     LogicCell40_SEQ_MODE_1000      0             11260   5550  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in2
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Setup Constraint : 13520p
Path slack       : 5685p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6491
---------------------------------------   ----- 
End-of-path arrival time (ps)             10981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                         LocalMux                       0              4490   2408  RISE       1
I__327/O                                         LocalMux                     486              4976   2408  RISE       1
I__330/I                                         InMux                          0              4976   2449  RISE       1
I__330/O                                         InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0          LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout        LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                         Odrv4                          0              6020   2449  RISE       1
I__307/O                                         Odrv4                        517              6536   2449  RISE       1
I__308/I                                         LocalMux                       0              6536   2449  RISE       1
I__308/O                                         LocalMux                     486              7022   2449  RISE       1
I__309/I                                         InMux                          0              7022   2449  RISE       1
I__309/O                                         InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0             LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__434/I                                         Odrv4                          0              8066   4920  RISE       1
I__434/O                                         Odrv4                        517              8583   4920  RISE       1
I__442/I                                         LocalMux                       0              8583   4920  RISE       1
I__442/O                                         LocalMux                     486              9069   4920  RISE       1
I__448/I                                         InMux                          0              9069   4920  RISE       1
I__448/O                                         InMux                        382              9451   4920  RISE       1
NCO1.un1_counter_4_z_axb_18_l_fx_LC_2_8_6/in0    LogicCell40_SEQ_MODE_0000      0              9451   4920  RISE       1
NCO1.un1_counter_4_z_axb_18_l_fx_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    662             10113   4920  RISE       1
I__215/I                                         LocalMux                       0             10113   4920  RISE       1
I__215/O                                         LocalMux                     486             10599   4920  RISE       1
I__216/I                                         InMux                          0             10599   4920  RISE       1
I__216/O                                         InMux                        382             10981   4920  RISE       1
I__217/I                                         CascadeMux                     0             10981   4920  RISE       1
I__217/O                                         CascadeMux                     0             10981   4920  RISE       1
NCO1.counter_18_LC_2_8_2/in2                     LogicCell40_SEQ_MODE_1000      0             10981   5685  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in2
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Setup Constraint : 13520p
Path slack       : 5881p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6295
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                         LocalMux                       0              4490   2408  RISE       1
I__327/O                                         LocalMux                     486              4976   2408  RISE       1
I__330/I                                         InMux                          0              4976   2449  RISE       1
I__330/O                                         InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0          LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout        LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                         Odrv4                          0              6020   2449  RISE       1
I__307/O                                         Odrv4                        517              6536   2449  RISE       1
I__308/I                                         LocalMux                       0              6536   2449  RISE       1
I__308/O                                         LocalMux                     486              7022   2449  RISE       1
I__309/I                                         InMux                          0              7022   2449  RISE       1
I__309/O                                         InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0             LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__434/I                                         Odrv4                          0              8066   4920  RISE       1
I__434/O                                         Odrv4                        517              8583   4920  RISE       1
I__442/I                                         LocalMux                       0              8583   4920  RISE       1
I__442/O                                         LocalMux                     486              9069   4920  RISE       1
I__447/I                                         InMux                          0              9069   4930  RISE       1
I__447/O                                         InMux                        382              9451   4930  RISE       1
NCO1.un1_counter_4_z_axb_17_l_fx_LC_2_8_5/in3    LogicCell40_SEQ_MODE_0000      0              9451   4930  RISE       1
NCO1.un1_counter_4_z_axb_17_l_fx_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_0000    465              9917   4930  RISE       1
I__218/I                                         LocalMux                       0              9917   4930  RISE       1
I__218/O                                         LocalMux                     486             10402   4930  RISE       1
I__219/I                                         InMux                          0             10402   4930  RISE       1
I__219/O                                         InMux                        382             10785   4930  RISE       1
I__220/I                                         CascadeMux                     0             10785   4930  RISE       1
I__220/O                                         CascadeMux                     0             10785   4930  RISE       1
NCO1.counter_17_LC_2_8_1/in2                     LogicCell40_SEQ_MODE_1000      0             10785   5881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in2
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Setup Constraint : 13520p
Path slack       : 5881p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6295
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                         LocalMux                       0              4490   2408  RISE       1
I__327/O                                         LocalMux                     486              4976   2408  RISE       1
I__330/I                                         InMux                          0              4976   2449  RISE       1
I__330/O                                         InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0          LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout        LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                         Odrv4                          0              6020   2449  RISE       1
I__307/O                                         Odrv4                        517              6536   2449  RISE       1
I__308/I                                         LocalMux                       0              6536   2449  RISE       1
I__308/O                                         LocalMux                     486              7022   2449  RISE       1
I__309/I                                         InMux                          0              7022   2449  RISE       1
I__309/O                                         InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0             LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__434/I                                         Odrv4                          0              8066   4920  RISE       1
I__434/O                                         Odrv4                        517              8583   4920  RISE       1
I__442/I                                         LocalMux                       0              8583   4920  RISE       1
I__442/O                                         LocalMux                     486              9069   4920  RISE       1
I__449/I                                         InMux                          0              9069   5302  RISE       1
I__449/O                                         InMux                        382              9451   5302  RISE       1
NCO1.un1_counter_4_z_axb_19_l_fx_LC_2_8_7/in3    LogicCell40_SEQ_MODE_0000      0              9451   5302  RISE       1
NCO1.un1_counter_4_z_axb_19_l_fx_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_0000    465              9917   5302  RISE       1
I__212/I                                         LocalMux                       0              9917   5302  RISE       1
I__212/O                                         LocalMux                     486             10402   5302  RISE       1
I__213/I                                         InMux                          0             10402   5302  RISE       1
I__213/O                                         InMux                        382             10785   5302  RISE       1
I__214/I                                         CascadeMux                     0             10785   5302  RISE       1
I__214/O                                         CascadeMux                     0             10785   5302  RISE       1
NCO1.counter_19_LC_2_8_3/in2                     LogicCell40_SEQ_MODE_1000      0             10785   5881  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/ce
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Setup Constraint : 13520p
Path slack       : 5923p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             17214

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6801
---------------------------------------   ----- 
End-of-path arrival time (ps)             11291
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__445/I                                   InMux                          0              8552   5406  RISE       1
I__445/O                                   InMux                        382              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in3      LogicCell40_SEQ_MODE_0000      0              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    465              9400   5406  RISE       5
I__172/I                                   Odrv4                          0              9400   5922  RISE       1
I__172/O                                   Odrv4                        517              9917   5922  RISE       1
I__175/I                                   LocalMux                       0              9917   5922  RISE       1
I__175/O                                   LocalMux                     486             10402   5922  RISE       1
I__178/I                                   CEMux                          0             10402   5922  RISE       1
I__178/O                                   CEMux                        889             11291   5922  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/ce               LogicCell40_SEQ_MODE_1011      0             11291   5922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/ce
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Setup Constraint : 13520p
Path slack       : 5923p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             17214

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6801
---------------------------------------   ----- 
End-of-path arrival time (ps)             11291
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__445/I                                   InMux                          0              8552   5406  RISE       1
I__445/O                                   InMux                        382              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in3      LogicCell40_SEQ_MODE_0000      0              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    465              9400   5406  RISE       5
I__172/I                                   Odrv4                          0              9400   5922  RISE       1
I__172/O                                   Odrv4                        517              9917   5922  RISE       1
I__175/I                                   LocalMux                       0              9917   5922  RISE       1
I__175/O                                   LocalMux                     486             10402   5922  RISE       1
I__178/I                                   CEMux                          0             10402   5922  RISE       1
I__178/O                                   CEMux                        889             11291   5922  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/ce               LogicCell40_SEQ_MODE_1010      0             11291   5922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/ce
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Setup Constraint : 13520p
Path slack       : 5923p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             17214

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6801
---------------------------------------   ----- 
End-of-path arrival time (ps)             11291
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__445/I                                   InMux                          0              8552   5406  RISE       1
I__445/O                                   InMux                        382              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in3      LogicCell40_SEQ_MODE_0000      0              8935   5406  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout    LogicCell40_SEQ_MODE_0000    465              9400   5406  RISE       5
I__172/I                                   Odrv4                          0              9400   5922  RISE       1
I__172/O                                   Odrv4                        517              9917   5922  RISE       1
I__175/I                                   LocalMux                       0              9917   5922  RISE       1
I__175/O                                   LocalMux                     486             10402   5922  RISE       1
I__178/I                                   CEMux                          0             10402   5922  RISE       1
I__178/O                                   CEMux                        889             11291   5922  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/ce               LogicCell40_SEQ_MODE_1011      0             11291   5922  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in2
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Setup Constraint : 13520p
Path slack       : 6036p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6140
---------------------------------------   ----- 
End-of-path arrival time (ps)             10630
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__239/I                                        InMux                          0              8821   2459  RISE       1
I__239/O                                        InMux                        382              9203   2459  RISE       1
I__250/I                                        CascadeMux                     0              9203   2459  RISE       1
I__250/O                                        CascadeMux                     0              9203   2459  RISE       1
NCO1.un1_counter_4_z_axb_6_l_fx_LC_3_6_6/in2    LogicCell40_SEQ_MODE_0000      0              9203   2459  RISE       1
NCO1.un1_counter_4_z_axb_6_l_fx_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_0000    558              9762   2459  RISE       1
I__295/I                                        LocalMux                       0              9762   2459  RISE       1
I__295/O                                        LocalMux                     486             10247   2459  RISE       1
I__296/I                                        InMux                          0             10247   2459  RISE       1
I__296/O                                        InMux                        382             10630   2459  RISE       1
I__297/I                                        CascadeMux                     0             10630   2459  RISE       1
I__297/O                                        CascadeMux                     0             10630   2459  RISE       1
NCO1.counter_6_LC_2_6_6/in2                     LogicCell40_SEQ_MODE_1000      0             10630   6036  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in2
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Setup Constraint : 13520p
Path slack       : 6129p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6047
---------------------------------------   ----- 
End-of-path arrival time (ps)             10537
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                        Odrv4                          0              4490   1994  RISE       1
I__418/O                                        Odrv4                        517              5007   1994  RISE       1
I__422/I                                        LocalMux                       0              5007   1994  RISE       1
I__422/O                                        LocalMux                     486              5492   1994  RISE       1
I__426/I                                        InMux                          0              5492   1994  RISE       1
I__426/O                                        InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0            LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout          LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                        CascadeMux                     0              6443   1994  FALL       1
I__388/O                                        CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2           LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout         LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                        LocalMux                       0              7002   1994  RISE       1
I__372/O                                        LocalMux                     486              7487   1994  RISE       1
I__373/I                                        InMux                          0              7487   1994  RISE       1
I__373/O                                        InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3            LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                        LocalMux                       0              8335   1994  RISE       1
I__232/O                                        LocalMux                     486              8821   1994  RISE       1
I__238/I                                        InMux                          0              8821   1994  RISE       1
I__238/O                                        InMux                        382              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in3    LogicCell40_SEQ_MODE_0000      0              9203   1994  RISE       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    465              9669   1994  RISE       1
I__303/I                                        LocalMux                       0              9669   1994  RISE       1
I__303/O                                        LocalMux                     486             10154   1994  RISE       1
I__304/I                                        InMux                          0             10154   1994  RISE       1
I__304/O                                        InMux                        382             10537   1994  RISE       1
I__305/I                                        CascadeMux                     0             10537   1994  RISE       1
I__305/O                                        CascadeMux                     0             10537   1994  RISE       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0             10537   6129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in2
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Setup Constraint : 13520p
Path slack       : 6129p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6047
---------------------------------------   ----- 
End-of-path arrival time (ps)             10537
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout                    LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                         Odrv4                          0              4490   1994  RISE       1
I__418/O                                         Odrv4                        517              5007   1994  RISE       1
I__422/I                                         LocalMux                       0              5007   1994  RISE       1
I__422/O                                         LocalMux                     486              5492   1994  RISE       1
I__426/I                                         InMux                          0              5492   1994  RISE       1
I__426/O                                         InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0             LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout           LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                         CascadeMux                     0              6443   1994  FALL       1
I__388/O                                         CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2            LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout          LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                         LocalMux                       0              7002   1994  RISE       1
I__372/O                                         LocalMux                     486              7487   1994  RISE       1
I__373/I                                         InMux                          0              7487   1994  RISE       1
I__373/O                                         InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3             LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout           LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__232/I                                         LocalMux                       0              8335   1994  RISE       1
I__232/O                                         LocalMux                     486              8821   1994  RISE       1
I__240/I                                         InMux                          0              8821   4330  RISE       1
I__240/O                                         InMux                        382              9203   4330  RISE       1
NCO1.un1_counter_4_z_axb_14_l_fx_LC_3_6_7/in3    LogicCell40_SEQ_MODE_0000      0              9203   4330  RISE       1
NCO1.un1_counter_4_z_axb_14_l_fx_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_0000    465              9669   4330  RISE       1
I__292/I                                         LocalMux                       0              9669   4330  RISE       1
I__292/O                                         LocalMux                     486             10154   4330  RISE       1
I__293/I                                         InMux                          0             10154   4330  RISE       1
I__293/O                                         InMux                        382             10537   4330  RISE       1
I__294/I                                         CascadeMux                     0             10537   4330  RISE       1
I__294/O                                         CascadeMux                     0             10537   4330  RISE       1
NCO1.counter_14_LC_2_7_6/in2                     LogicCell40_SEQ_MODE_1000      0             10537   6129  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in2
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Setup Constraint : 13520p
Path slack       : 6398p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5778
---------------------------------------   ----- 
End-of-path arrival time (ps)             10268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout                  LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                        LocalMux                       0              4490   2408  RISE       1
I__327/O                                        LocalMux                     486              4976   2408  RISE       1
I__330/I                                        InMux                          0              4976   2449  RISE       1
I__330/O                                        InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0         LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout       LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                        Odrv4                          0              6020   2449  RISE       1
I__307/O                                        Odrv4                        517              6536   2449  RISE       1
I__308/I                                        LocalMux                       0              6536   2449  RISE       1
I__308/O                                        LocalMux                     486              7022   2449  RISE       1
I__309/I                                        InMux                          0              7022   2449  RISE       1
I__309/O                                        InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0            LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout          LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__431/I                                        LocalMux                       0              8066   2449  RISE       1
I__431/O                                        LocalMux                     486              8552   2449  RISE       1
I__437/I                                        InMux                          0              8552   2449  RISE       1
I__437/O                                        InMux                        382              8935   2449  RISE       1
NCO1.un1_counter_4_z_axb_4_l_fx_LC_3_7_4/in3    LogicCell40_SEQ_MODE_0000      0              8935   2449  RISE       1
NCO1.un1_counter_4_z_axb_4_l_fx_LC_3_7_4/lcout  LogicCell40_SEQ_MODE_0000    465              9400   2449  RISE       1
I__428/I                                        LocalMux                       0              9400   2449  RISE       1
I__428/O                                        LocalMux                     486              9886   2449  RISE       1
I__429/I                                        InMux                          0              9886   2449  RISE       1
I__429/O                                        InMux                        382             10268   2449  RISE       1
I__430/I                                        CascadeMux                     0             10268   2449  RISE       1
I__430/O                                        CascadeMux                     0             10268   2449  RISE       1
NCO1.counter_4_LC_2_6_4/in2                     LogicCell40_SEQ_MODE_1000      0             10268   6398  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in1
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Setup Constraint : 13520p
Path slack       : 6605p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5530
---------------------------------------   ----- 
End-of-path arrival time (ps)             10020
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__234/I                                 Odrv4                          0              8335   2656  RISE       1
I__234/O                                 Odrv4                        517              8852   2656  RISE       1
I__242/I                                 Span4Mux_s2_h                  0              8852   2656  RISE       1
I__242/O                                 Span4Mux_s2_h                300              9152   2656  RISE       1
I__251/I                                 LocalMux                       0              9152   2656  RISE       1
I__251/O                                 LocalMux                     486              9638   2656  RISE       1
I__252/I                                 InMux                          0              9638   2656  RISE       1
I__252/O                                 InMux                        382             10020   2656  RISE       1
NCO1.counter_4_LC_2_6_4/in1              LogicCell40_SEQ_MODE_1000      0             10020   6605  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in1
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Setup Constraint : 13520p
Path slack       : 6605p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5530
---------------------------------------   ----- 
End-of-path arrival time (ps)             10020
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__234/I                                 Odrv4                          0              8335   2656  RISE       1
I__234/O                                 Odrv4                        517              8852   2656  RISE       1
I__242/I                                 Span4Mux_s2_h                  0              8852   2656  RISE       1
I__242/O                                 Span4Mux_s2_h                300              9152   2656  RISE       1
I__251/I                                 LocalMux                       0              9152   2656  RISE       1
I__251/O                                 LocalMux                     486              9638   2656  RISE       1
I__253/I                                 InMux                          0              9638   3028  RISE       1
I__253/O                                 InMux                        382             10020   3028  RISE       1
NCO1.counter_6_LC_2_6_6/in1              LogicCell40_SEQ_MODE_1000      0             10020   6605  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in0
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Setup Constraint : 13520p
Path slack       : 7070p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4961
---------------------------------------   ---- 
End-of-path arrival time (ps)             9451
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__434/I                                   Odrv4                          0              8066   4920  RISE       1
I__434/O                                   Odrv4                        517              8583   4920  RISE       1
I__442/I                                   LocalMux                       0              8583   4920  RISE       1
I__442/O                                   LocalMux                     486              9069   4920  RISE       1
I__450/I                                   InMux                          0              9069   7070  RISE       1
I__450/O                                   InMux                        382              9451   7070  RISE       1
NCO1.counter_20_LC_2_8_4/in0               LogicCell40_SEQ_MODE_1000      0              9451   7070  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in1
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Setup Constraint : 13520p
Path slack       : 7422p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4713
---------------------------------------   ---- 
End-of-path arrival time (ps)             9203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__233/I                                 LocalMux                       0              8335   3286  RISE       1
I__233/O                                 LocalMux                     486              8821   3286  RISE       1
I__241/I                                 InMux                          0              8821   3286  RISE       1
I__241/O                                 InMux                        382              9203   3286  RISE       1
NCO1.counter_3_LC_2_6_3/in1              LogicCell40_SEQ_MODE_1000      0              9203   7421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in1
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Setup Constraint : 13520p
Path slack       : 7422p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4713
---------------------------------------   ---- 
End-of-path arrival time (ps)             9203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__235/I                                 LocalMux                       0              8335   4982  RISE       1
I__235/O                                 LocalMux                     486              8821   4982  RISE       1
I__246/I                                 InMux                          0              8821   6656  RISE       1
I__246/O                                 InMux                        382              9203   6656  RISE       1
NCO1.counter_18_LC_2_8_2/in1             LogicCell40_SEQ_MODE_1000      0              9203   7421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in1
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Setup Constraint : 13520p
Path slack       : 7422p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4713
---------------------------------------   ---- 
End-of-path arrival time (ps)             9203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__236/I                                 LocalMux                       0              8335   5623  RISE       1
I__236/O                                 LocalMux                     486              8821   5623  RISE       1
I__247/I                                 InMux                          0              8821   5623  RISE       1
I__247/O                                 InMux                        382              9203   5623  RISE       1
NCO1.counter_14_LC_2_7_6/in1             LogicCell40_SEQ_MODE_1000      0              9203   7421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in1
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Setup Constraint : 13520p
Path slack       : 7422p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4713
---------------------------------------   ---- 
End-of-path arrival time (ps)             9203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__237/I                                 LocalMux                       0              8335   6470  RISE       1
I__237/O                                 LocalMux                     486              8821   6470  RISE       1
I__248/I                                 InMux                          0              8821   6470  RISE       1
I__248/O                                 InMux                        382              9203   6470  RISE       1
NCO1.counter_17_LC_2_8_1/in1             LogicCell40_SEQ_MODE_1000      0              9203   7421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in1
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Setup Constraint : 13520p
Path slack       : 7422p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4713
---------------------------------------   ---- 
End-of-path arrival time (ps)             9203
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__418/I                                 Odrv4                          0              4490   1994  RISE       1
I__418/O                                 Odrv4                        517              5007   1994  RISE       1
I__422/I                                 LocalMux                       0              5007   1994  RISE       1
I__422/O                                 LocalMux                     486              5492   1994  RISE       1
I__426/I                                 InMux                          0              5492   1994  RISE       1
I__426/O                                 InMux                        382              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   1994  RISE       1
NCO1.counter_RNI6C9F1_7_LC_3_7_5/ltout   LogicCell40_SEQ_MODE_0000    569              6443   1994  FALL       1
I__388/I                                 CascadeMux                     0              6443   1994  FALL       1
I__388/O                                 CascadeMux                     0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/in2    LogicCell40_SEQ_MODE_0000      0              6443   1994  FALL       1
NCO1.counter_RNIN29B2_10_LC_3_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              7002   1994  RISE       1
I__372/I                                 LocalMux                       0              7002   1994  RISE       1
I__372/O                                 LocalMux                     486              7487   1994  RISE       1
I__373/I                                 InMux                          0              7487   1994  RISE       1
I__373/O                                 InMux                        382              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in3     LogicCell40_SEQ_MODE_0000      0              7870   1994  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout   LogicCell40_SEQ_MODE_0000    465              8335   1994  RISE      13
I__237/I                                 LocalMux                       0              8335   6470  RISE       1
I__237/O                                 LocalMux                     486              8821   6470  RISE       1
I__249/I                                 InMux                          0              8821   6842  RISE       1
I__249/O                                 InMux                        382              9203   6842  RISE       1
NCO1.counter_19_LC_2_8_3/in1             LogicCell40_SEQ_MODE_1000      0              9203   7421  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in1
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Setup Constraint : 13520p
Path slack       : 7690p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4445
---------------------------------------   ---- 
End-of-path arrival time (ps)             8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__433/I                                   LocalMux                       0              8066   3927  RISE       1
I__433/O                                   LocalMux                     486              8552   3927  RISE       1
I__440/I                                   InMux                          0              8552   3927  RISE       1
I__440/O                                   InMux                        382              8935   3927  RISE       1
NCO1.counter_5_LC_2_6_5/in1                LogicCell40_SEQ_MODE_1000      0              8935   7690  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in1
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Setup Constraint : 13520p
Path slack       : 7690p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4445
---------------------------------------   ---- 
End-of-path arrival time (ps)             8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__433/I                                   LocalMux                       0              8066   3927  RISE       1
I__433/O                                   LocalMux                     486              8552   3927  RISE       1
I__441/I                                   InMux                          0              8552   4299  RISE       1
I__441/O                                   InMux                        382              8935   4299  RISE       1
NCO1.counter_7_LC_2_6_7/in1                LogicCell40_SEQ_MODE_1000      0              8935   7690  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in1
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Setup Constraint : 13520p
Path slack       : 7690p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4445
---------------------------------------   ---- 
End-of-path arrival time (ps)             8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__435/I                                   LocalMux                       0              8066   5333  RISE       1
I__435/O                                   LocalMux                     486              8552   5333  RISE       1
I__443/I                                   InMux                          0              8552   5333  RISE       1
I__443/O                                   InMux                        382              8935   5333  RISE       1
NCO1.counter_11_LC_2_7_3/in1               LogicCell40_SEQ_MODE_1000      0              8935   7690  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in1
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Setup Constraint : 13520p
Path slack       : 7690p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4445
---------------------------------------   ---- 
End-of-path arrival time (ps)             8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__435/I                                   LocalMux                       0              8066   5333  RISE       1
I__435/O                                   LocalMux                     486              8552   5333  RISE       1
I__444/I                                   InMux                          0              8552   5705  RISE       1
I__444/O                                   InMux                        382              8935   5705  RISE       1
NCO1.counter_13_LC_2_7_5/in1               LogicCell40_SEQ_MODE_1000      0              8935   7690  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_9_LC_2_7_1/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in1
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Setup Constraint : 13520p
Path slack       : 7794p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4341
---------------------------------------   ---- 
End-of-path arrival time (ps)             8831
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_9_LC_2_7_1/lcout            LogicCell40_SEQ_MODE_1000    796              4490   2573  RISE       4
I__400/I                                 Odrv4                          0              4490   6336  RISE       1
I__400/O                                 Odrv4                        517              5007   6336  RISE       1
I__404/I                                 LocalMux                       0              5007   6336  RISE       1
I__404/O                                 LocalMux                     486              5492   6336  RISE       1
I__408/I                                 InMux                          0              5492   6336  RISE       1
I__408/O                                 InMux                        382              5875   6336  RISE       1
NCO1.counter_RNIQJCC1_6_LC_3_5_5/in0     LogicCell40_SEQ_MODE_0000      0              5875   6336  RISE       1
NCO1.counter_RNIQJCC1_6_LC_3_5_5/lcout   LogicCell40_SEQ_MODE_0000    662              6536   6336  RISE       1
I__209/I                                 LocalMux                       0              6536   6336  RISE       1
I__209/O                                 LocalMux                     486              7022   6336  RISE       1
I__210/I                                 InMux                          0              7022   6336  RISE       1
I__210/O                                 InMux                        382              7405   6336  RISE       1
I__211/I                                 CascadeMux                     0              7405   6336  RISE       1
I__211/O                                 CascadeMux                     0              7405   6336  RISE       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in2    LogicCell40_SEQ_MODE_0000      0              7405   6336  RISE       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    558              7963   7793  RISE       1
I__168/I                                 LocalMux                       0              7963   7793  RISE       1
I__168/O                                 LocalMux                     486              8449   7793  RISE       1
I__169/I                                 InMux                          0              8449   7793  RISE       1
I__169/O                                 InMux                        382              8831   7793  RISE       1
NCO1.NCO_clk_LC_2_5_3/in1                LogicCell40_SEQ_MODE_1000      0              8831   7793  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in3
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Setup Constraint : 13520p
Path slack       : 7876p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4445
---------------------------------------   ---- 
End-of-path arrival time (ps)             8935
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout             LogicCell40_SEQ_MODE_1000    796              4490   2408  RISE       3
I__327/I                                   LocalMux                       0              4490   2408  RISE       1
I__327/O                                   LocalMux                     486              4976   2408  RISE       1
I__330/I                                   InMux                          0              4976   2449  RISE       1
I__330/O                                   InMux                        382              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5358   2449  RISE       1
NCO1.counter_RNIP51O1_0_17_LC_3_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6020   2449  RISE       1
I__307/I                                   Odrv4                          0              6020   2449  RISE       1
I__307/O                                   Odrv4                        517              6536   2449  RISE       1
I__308/I                                   LocalMux                       0              6536   2449  RISE       1
I__308/O                                   LocalMux                     486              7022   2449  RISE       1
I__309/I                                   InMux                          0              7022   2449  RISE       1
I__309/O                                   InMux                        382              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in0       LogicCell40_SEQ_MODE_0000      0              7405   2449  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout     LogicCell40_SEQ_MODE_0000    662              8066   2449  RISE      13
I__436/I                                   LocalMux                       0              8066   5406  RISE       1
I__436/O                                   LocalMux                     486              8552   5406  RISE       1
I__446/I                                   InMux                          0              8552   7876  RISE       1
I__446/O                                   InMux                        382              8935   7876  RISE       1
NCO1.NCO_clk_LC_2_5_3/in3                  LogicCell40_SEQ_MODE_1000      0              8935   7876  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_15_LC_2_7_7/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in0
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Setup Constraint : 13520p
Path slack       : 9116p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             7405
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_15_LC_2_7_7/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2780  RISE       4
I__365/I                                 Odrv4                          0              4490   6294  RISE       1
I__365/O                                 Odrv4                        517              5007   6294  RISE       1
I__369/I                                 LocalMux                       0              5007   6294  RISE       1
I__369/O                                 LocalMux                     486              5492   6294  RISE       1
I__371/I                                 InMux                          0              5492   6294  RISE       1
I__371/O                                 InMux                        382              5875   6294  RISE       1
NCO1.counter_RNIEPVN1_14_LC_2_5_5/in0    LogicCell40_SEQ_MODE_0000      0              5875   6294  RISE       1
NCO1.counter_RNIEPVN1_14_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_0000    662              6536   6294  RISE       2
I__151/I                                 LocalMux                       0              6536   9116  RISE       1
I__151/O                                 LocalMux                     486              7022   9116  RISE       1
I__153/I                                 InMux                          0              7022   9116  RISE       1
I__153/O                                 InMux                        382              7405   9116  RISE       1
NCO1.NCO_clk_LC_2_5_3/in0                LogicCell40_SEQ_MODE_1000      0              7405   9116  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in1
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Setup Constraint : 13520p
Path slack       : 9737p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             6888
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout          LogicCell40_SEQ_MODE_1010    796              4490   9737  RISE       4
I__140/I                                 LocalMux                       0              4490   9737  RISE       1
I__140/O                                 LocalMux                     486              4976   9737  RISE       1
I__144/I                                 InMux                          0              4976   9737  RISE       1
I__144/O                                 InMux                        382              5358   9737  RISE       1
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/in0    LogicCell40_SEQ_MODE_0000      0              5358   9737  RISE       1
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    662              6020   9737  RISE       1
I__126/I                                 LocalMux                       0              6020   9737  RISE       1
I__126/O                                 LocalMux                     486              6505   9737  RISE       1
I__127/I                                 InMux                          0              6505   9737  RISE       1
I__127/O                                 InMux                        382              6888   9737  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/in1          LogicCell40_SEQ_MODE_1000      0              6888   9737  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_0_LC_2_6_0/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in3
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Setup Constraint : 13520p
Path slack       : 10316p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2005
---------------------------------------   ---- 
End-of-path arrival time (ps)             6495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   6574  RISE       1
I__121/I                          LocalMux                       0              4490   6574  RISE       1
I__121/O                          LocalMux                     486              4976   6574  RISE       1
I__122/I                          InMux                          0              4976   6574  RISE       1
I__122/O                          InMux                        382              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740   6574  RISE       2
NCO1.counter_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740   6574  RISE       1
NCO1.counter_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927   6574  RISE       2
NCO1.counter_2_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927   6574  RISE       1
NCO1.counter_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113   6574  RISE       2
I__191/I                          InMux                          0              6113  10316  RISE       1
I__191/O                          InMux                        382              6495  10316  RISE       1
NCO1.counter_3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              6495  10316  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in2
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Setup Constraint : 13520p
Path slack       : 10398p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1778
---------------------------------------   ---- 
End-of-path arrival time (ps)             6268
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000    796              4490   2883  RISE       4
I__347/I                                Odrv4                          0              4490   6935  RISE       1
I__347/O                                Odrv4                        517              5007   6935  RISE       1
I__351/I                                LocalMux                       0              5007   6935  RISE       1
I__351/O                                LocalMux                     486              5492   6935  RISE       1
I__354/I                                InMux                          0              5492   6935  RISE       1
I__354/O                                InMux                        382              5875   6935  RISE       1
NCO1.counter_RNIML3Q_16_LC_2_5_2/in3    LogicCell40_SEQ_MODE_0000      0              5875   6935  RISE       1
NCO1.counter_RNIML3Q_16_LC_2_5_2/ltout  LogicCell40_SEQ_MODE_0000    393              6268  10398  RISE       1
I__167/I                                CascadeMux                     0              6268  10398  RISE       1
I__167/O                                CascadeMux                     0              6268  10398  RISE       1
NCO1.NCO_clk_LC_2_5_3/in2               LogicCell40_SEQ_MODE_1000      0              6268  10398  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_0_LC_2_6_0/lcout
Path End         : NCO1.counter_2_LC_2_6_2/in3
Capture Clock    : NCO1.counter_2_LC_2_6_2/clk
Setup Constraint : 13520p
Path slack       : 10502p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1819
---------------------------------------   ---- 
End-of-path arrival time (ps)             6309
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   6574  RISE       1
I__121/I                          LocalMux                       0              4490   6574  RISE       1
I__121/O                          LocalMux                     486              4976   6574  RISE       1
I__122/I                          InMux                          0              4976   6574  RISE       1
I__122/O                          InMux                        382              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740   6574  RISE       2
NCO1.counter_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740   6574  RISE       1
NCO1.counter_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927   6574  RISE       2
I__192/I                          InMux                          0              5927  10502  RISE       1
I__192/O                          InMux                        382              6309  10502  RISE       1
NCO1.counter_2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              6309  10502  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_0_LC_2_6_0/lcout
Path End         : NCO1.counter_1_LC_2_6_1/in3
Capture Clock    : NCO1.counter_1_LC_2_6_1/clk
Setup Constraint : 13520p
Path slack       : 10688p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1633
---------------------------------------   ---- 
End-of-path arrival time (ps)             6123
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_0_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   6574  RISE       1
I__121/I                          LocalMux                       0              4490   6574  RISE       1
I__121/O                          LocalMux                     486              4976   6574  RISE       1
I__122/I                          InMux                          0              4976   6574  RISE       1
I__122/O                          InMux                        382              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740   6574  RISE       2
I__118/I                          InMux                          0              5740  10688  RISE       1
I__118/O                          InMux                        382              6123  10688  RISE       1
NCO1.counter_1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              6123  10688  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in0
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Setup Constraint : 13520p
Path slack       : 11163p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   7328  RISE       6
I__159/I                       LocalMux                       0              4490  11163  RISE       1
I__159/O                       LocalMux                     486              4976  11163  RISE       1
I__165/I                       InMux                          0              4976  11163  RISE       1
I__165/O                       InMux                        382              5358  11163  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in0  LogicCell40_SEQ_MODE_1010      0              5358  11163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in0
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Setup Constraint : 13520p
Path slack       : 11163p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490  11163  RISE       3
I__80/I                            LocalMux                       0              4490  11163  RISE       1
I__80/O                            LocalMux                     486              4976  11163  RISE       1
I__82/I                            InMux                          0              4976  11163  RISE       1
I__82/O                            InMux                        382              5358  11163  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/in0    LogicCell40_SEQ_MODE_1000      0              5358  11163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in0
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Setup Constraint : 13520p
Path slack       : 11163p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490  11163  RISE       3
I__100/I                         LocalMux                       0              4490  11163  RISE       1
I__100/O                         LocalMux                     486              4976  11163  RISE       1
I__103/I                         InMux                          0              4976  11163  RISE       1
I__103/O                         InMux                        382              5358  11163  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in0    LogicCell40_SEQ_MODE_1011      0              5358  11163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in0
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Setup Constraint : 13520p
Path slack       : 11163p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   9933  RISE       4
I__129/I                         LocalMux                       0              4490  11163  RISE       1
I__129/O                         LocalMux                     486              4976  11163  RISE       1
I__133/I                         InMux                          0              4976  11163  RISE       1
I__133/O                         InMux                        382              5358  11163  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in0    LogicCell40_SEQ_MODE_1011      0              5358  11163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in0
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Setup Constraint : 13520p
Path slack       : 11163p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             16521

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490  11163  RISE       3
I__101/I                         LocalMux                       0              4490  11163  RISE       1
I__101/O                         LocalMux                     486              4976  11163  RISE       1
I__104/I                         InMux                          0              4976  11163  RISE       1
I__104/O                         InMux                        382              5358  11163  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in0    LogicCell40_SEQ_MODE_1010      0              5358  11163  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_20_LC_2_8_4/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in1
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_20_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2439  RISE       3
I__322/I                        LocalMux                       0              4490  11267  RISE       1
I__322/O                        LocalMux                     486              4976  11267  RISE       1
I__325/I                        InMux                          0              4976  11267  RISE       1
I__325/O                        InMux                        382              5358  11267  RISE       1
NCO1.counter_20_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_12_LC_2_7_4/lcout
Path End         : NCO1.counter_12_LC_2_7_4/in1
Capture Clock    : NCO1.counter_12_LC_2_7_4/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_12_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3855  RISE       4
I__267/I                        LocalMux                       0              4490   9096  RISE       1
I__267/O                        LocalMux                     486              4976   9096  RISE       1
I__271/I                        InMux                          0              4976   9096  RISE       1
I__271/O                        InMux                        382              5358   9096  RISE       1
NCO1.counter_12_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.counter_10_LC_2_7_2/in1
Capture Clock    : NCO1.counter_10_LC_2_7_2/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2863  RISE       4
I__392/I                        LocalMux                       0              4490   8724  RISE       1
I__392/O                        LocalMux                     486              4976   8724  RISE       1
I__396/I                        InMux                          0              4976   8724  RISE       1
I__396/O                        InMux                        382              5358   8724  RISE       1
NCO1.counter_10_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_8_LC_2_7_0/lcout
Path End         : NCO1.counter_8_LC_2_7_0/in1
Capture Clock    : NCO1.counter_8_LC_2_7_0/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_8_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2522  RISE       4
I__412/I                       LocalMux                       0              4490   8352  RISE       1
I__412/O                       LocalMux                     486              4976   8352  RISE       1
I__416/I                       InMux                          0              4976   8352  RISE       1
I__416/O                       InMux                        382              5358   8352  RISE       1
NCO1.counter_8_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_2_LC_2_6_2/lcout
Path End         : NCO1.counter_2_LC_2_6_2/in1
Capture Clock    : NCO1.counter_2_LC_2_6_2/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6894  RISE       2
I__194/I                       LocalMux                       0              4490   6946  RISE       1
I__194/O                       LocalMux                     486              4976   6946  RISE       1
I__196/I                       InMux                          0              4976   6946  RISE       1
I__196/O                       InMux                        382              5358   6946  RISE       1
NCO1.counter_2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_1_LC_2_6_1/lcout
Path End         : NCO1.counter_1_LC_2_6_1/in1
Capture Clock    : NCO1.counter_1_LC_2_6_1/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6760  RISE       1
I__119/I                       LocalMux                       0              4490   6760  RISE       1
I__119/O                       LocalMux                     486              4976   6760  RISE       1
I__120/I                       InMux                          0              4976   6760  RISE       1
I__120/O                       InMux                        382              5358   6760  RISE       1
NCO1.counter_1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_0_LC_2_6_0/lcout
Path End         : NCO1.counter_0_LC_2_6_0/in1
Capture Clock    : NCO1.counter_0_LC_2_6_0/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6574  RISE       1
I__121/I                       LocalMux                       0              4490   6574  RISE       1
I__121/O                       LocalMux                     486              4976   6574  RISE       1
I__122/I                       InMux                          0              4976   6574  RISE       1
I__122/O                       InMux                        382              5358   6574  RISE       1
NCO1.counter_0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in1
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490  11267  RISE       3
I__109/I                         LocalMux                       0              4490  11267  RISE       1
I__109/O                         LocalMux                     486              4976  11267  RISE       1
I__111/I                         InMux                          0              4976  11267  RISE       1
I__111/O                         InMux                        382              5358  11267  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1011      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in1
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490  11267  RISE       3
I__109/I                         LocalMux                       0              4490  11267  RISE       1
I__109/O                         LocalMux                     486              4976  11267  RISE       1
I__112/I                         InMux                          0              4976  11267  RISE       1
I__112/O                         InMux                        382              5358  11267  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1011      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in1
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   9737  RISE       4
I__141/I                         LocalMux                       0              4490  11267  RISE       1
I__141/O                         LocalMux                     486              4976  11267  RISE       1
I__145/I                         InMux                          0              4976  11267  RISE       1
I__145/O                         InMux                        382              5358  11267  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1010      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in1
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   9737  RISE       4
I__142/I                         LocalMux                       0              4490  11267  RISE       1
I__142/O                         LocalMux                     486              4976  11267  RISE       1
I__146/I                         InMux                          0              4976  11267  RISE       1
I__146/O                         InMux                        382              5358  11267  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1010      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_16_LC_2_8_0/in1
Capture Clock    : NCO1.counter_16_LC_2_8_0/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2883  RISE       4
I__348/I                        LocalMux                       0              4490  10129  RISE       1
I__348/O                        LocalMux                     486              4976  10129  RISE       1
I__352/I                        InMux                          0              4976  10129  RISE       1
I__352/O                        InMux                        382              5358  10129  RISE       1
NCO1.counter_16_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_15_LC_2_7_7/lcout
Path End         : NCO1.counter_15_LC_2_7_7/in1
Capture Clock    : NCO1.counter_15_LC_2_7_7/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_15_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2780  RISE       4
I__366/I                        LocalMux                       0              4490   9654  RISE       1
I__366/O                        LocalMux                     486              4976   9654  RISE       1
I__370/I                        InMux                          0              4976   9654  RISE       1
I__370/O                        InMux                        382              5358   9654  RISE       1
NCO1.counter_15_LC_2_7_7/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_9_LC_2_7_1/lcout
Path End         : NCO1.counter_9_LC_2_7_1/in1
Capture Clock    : NCO1.counter_9_LC_2_7_1/clk
Setup Constraint : 13520p
Path slack       : 11267p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             16625

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2573  RISE       4
I__401/I                       LocalMux                       0              4490   8538  RISE       1
I__401/O                       LocalMux                     486              4976   8538  RISE       1
I__405/I                       InMux                          0              4976   8538  RISE       1
I__405/O                       InMux                        382              5358   8538  RISE       1
NCO1.counter_9_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              5358  11267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_13_LC_2_7_5/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in2
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Setup Constraint : 13520p
Path slack       : 11308p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_13_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2976  RISE       4
I__339/I                        LocalMux                       0              4490   9323  RISE       1
I__339/O                        LocalMux                     486              4976   9323  RISE       1
I__343/I                        InMux                          0              4976   9323  RISE       1
I__343/O                        InMux                        382              5358   9323  RISE       1
I__345/I                        CascadeMux                     0              5358   9323  RISE       1
I__345/O                        CascadeMux                     0              5358   9323  RISE       1
NCO1.counter_13_LC_2_7_5/in2    LogicCell40_SEQ_MODE_1000      0              5358  11308  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in2
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Setup Constraint : 13520p
Path slack       : 11308p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2677  RISE       7
I__378/I                        LocalMux                       0              4490   8951  RISE       1
I__378/O                        LocalMux                     486              4976   8951  RISE       1
I__385/I                        InMux                          0              4976   8951  RISE       1
I__385/O                        InMux                        382              5358   8951  RISE       1
I__387/I                        CascadeMux                     0              5358   8951  RISE       1
I__387/O                        CascadeMux                     0              5358   8951  RISE       1
NCO1.counter_11_LC_2_7_3/in2    LogicCell40_SEQ_MODE_1000      0              5358  11308  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_5_LC_2_6_5/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in2
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Setup Constraint : 13520p
Path slack       : 11308p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3504  RISE       4
I__277/I                       LocalMux                       0              4490   7545  RISE       1
I__277/O                       LocalMux                     486              4976   7545  RISE       1
I__281/I                       InMux                          0              4976   7545  RISE       1
I__281/O                       InMux                        382              5358   7545  RISE       1
I__282/I                       CascadeMux                     0              5358   7545  RISE       1
I__282/O                       CascadeMux                     0              5358   7545  RISE       1
NCO1.counter_5_LC_2_6_5/in2    LogicCell40_SEQ_MODE_1000      0              5358  11308  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.f_correct_0_LC_1_6_3/lcout
Path End         : NCO1.counter_0_LC_2_6_0/in2
Capture Clock    : NCO1.counter_0_LC_2_6_0/clk
Setup Constraint : 13520p
Path slack       : 11308p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.f_correct_0_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6615  RISE       1
I__123/I                         LocalMux                       0              4490   6615  RISE       1
I__123/O                         LocalMux                     486              4976   6615  RISE       1
I__124/I                         InMux                          0              4976   6615  RISE       1
I__124/O                         InMux                        382              5358   6615  RISE       1
I__125/I                         CascadeMux                     0              5358   6615  RISE       1
I__125/O                         CascadeMux                     0              5358   6615  RISE       1
NCO1.counter_0_LC_2_6_0/in2      LogicCell40_SEQ_MODE_1000      0              5358  11308  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in2
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Setup Constraint : 13520p
Path slack       : 11308p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             16666

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1994  RISE       4
I__421/I                       LocalMux                       0              4490   7917  RISE       1
I__421/O                       LocalMux                     486              4976   7917  RISE       1
I__425/I                       InMux                          0              4976   7917  RISE       1
I__425/O                       InMux                        382              5358   7917  RISE       1
I__427/I                       CascadeMux                     0              5358   7917  RISE       1
I__427/O                       CascadeMux                     0              5358   7917  RISE       1
NCO1.counter_7_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              5358  11308  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in3
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Setup Constraint : 13520p
Path slack       : 11453p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   9933  RISE       4
I__129/I                         LocalMux                       0              4490  11163  RISE       1
I__129/O                         LocalMux                     486              4976  11163  RISE       1
I__132/I                         InMux                          0              4976  11453  RISE       1
I__132/O                         InMux                        382              5358  11453  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in3    LogicCell40_SEQ_MODE_1010      0              5358  11453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in3
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Setup Constraint : 13520p
Path slack       : 11453p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout      LogicCell40_SEQ_MODE_1000    796              4490   7328  RISE       6
I__158/I                         LocalMux                       0              4490  11453  RISE       1
I__158/O                         LocalMux                     486              4976  11453  RISE       1
I__162/I                         InMux                          0              4976  11453  RISE       1
I__162/O                         InMux                        382              5358  11453  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/in3  LogicCell40_SEQ_MODE_1000      0              5358  11453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in3
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Setup Constraint : 13520p
Path slack       : 11453p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   7328  RISE       6
I__160/I                       LocalMux                       0              4490  11453  RISE       1
I__160/O                       LocalMux                     486              4976  11453  RISE       1
I__166/I                       InMux                          0              4976  11453  RISE       1
I__166/O                       InMux                        382              5358  11453  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in3  LogicCell40_SEQ_MODE_1010      0              5358  11453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in3
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Setup Constraint : 13520p
Path slack       : 11453p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   7328  RISE       6
I__159/I                       LocalMux                       0              4490  11163  RISE       1
I__159/O                       LocalMux                     486              4976  11163  RISE       1
I__163/I                       InMux                          0              4976  11453  RISE       1
I__163/O                       InMux                        382              5358  11453  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in3  LogicCell40_SEQ_MODE_1011      0              5358  11453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in3
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Setup Constraint : 13520p
Path slack       : 11453p

Capture Clock Arrival Time (TOP|clk:R#2)   13520
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             16811

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   7328  RISE       6
I__159/I                       LocalMux                       0              4490  11163  RISE       1
I__159/O                       LocalMux                     486              4976  11163  RISE       1
I__164/I                       InMux                          0              4976  11453  RISE       1
I__164/O                       InMux                        382              5358  11453  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in3  LogicCell40_SEQ_MODE_1011      0              5358  11453  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.f_correct_0_LC_1_6_3/in0
Capture Clock    : NCO1.f_correct_0_LC_1_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1968
---------------------------------------   ---- 
End-of-path arrival time (ps)             1968
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                           TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__90/I                           LocalMux                       0              1192   +INF  FALL       1
I__90/O                           LocalMux                     455              1647   +INF  FALL       1
I__91/I                           InMux                          0              1647   +INF  FALL       1
I__91/O                           InMux                        320              1968   +INF  FALL       1
NCO1.f_correct_0_LC_1_6_3/in0     LogicCell40_SEQ_MODE_1000      0              1968   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/sr
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4614
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__116/I                             LocalMux                       0              1192   +INF  FALL       1
I__116/O                             LocalMux                     455              1647   +INF  FALL       1
I__117/I                             InMux                          0              1647   +INF  FALL       1
I__117/O                             InMux                        320              1968   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       4
I__92/I                              Odrv4                          0              2536   +INF  FALL       1
I__92/O                              Odrv4                        548              3084   +INF  FALL       1
I__94/I                              Span4Mux_v                     0              3084   +INF  FALL       1
I__94/O                              Span4Mux_v                   548              3632   +INF  FALL       1
I__96/I                              LocalMux                       0              3632   +INF  FALL       1
I__96/O                              LocalMux                     455              4087   +INF  FALL       1
I__98/I                              SRMux                          0              4087   +INF  FALL       1
I__98/O                              SRMux                        527              4614   +INF  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/sr         LogicCell40_SEQ_MODE_1010      0              4614   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/sr
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/sr         LogicCell40_SEQ_MODE_1011      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : BNC1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6977
---------------------------------------   ----- 
End-of-path arrival time (ps)             11467
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       3
I__81/I                            Odrv12                         0              4490   +INF  RISE       1
I__81/O                            Odrv12                       724              5213   +INF  RISE       1
I__83/I                            LocalMux                       0              5213   +INF  RISE       1
I__83/O                            LocalMux                     486              5699   +INF  RISE       1
I__85/I                            IoInMux                        0              5699   +INF  RISE       1
I__85/O                            IoInMux                      382              6082   +INF  RISE       1
BNC1_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              6082   +INF  RISE       1
BNC1_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297              9379   +INF  FALL       1
BNC1_obuf_iopad/DIN                IO_PAD                         0              9379   +INF  FALL       1
BNC1_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             11467   +INF  FALL       1
BNC1                               TOP                            0             11467   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : BNC2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8342
---------------------------------------   ----- 
End-of-path arrival time (ps)             12832
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   +INF  FALL       3
I__81/I                            Odrv12                         0              4490   +INF  FALL       1
I__81/O                            Odrv12                       796              5286   +INF  FALL       1
I__84/I                            Sp12to4                        0              5286   +INF  FALL       1
I__84/O                            Sp12to4                      662              5947   +INF  FALL       1
I__86/I                            Span4Mux_s1_h                  0              5947   +INF  FALL       1
I__86/O                            Span4Mux_s1_h                248              6195   +INF  FALL       1
I__87/I                            IoSpan4Mux                     0              6195   +INF  FALL       1
I__87/O                            IoSpan4Mux                   475              6671   +INF  FALL       1
I__88/I                            LocalMux                       0              6671   +INF  FALL       1
I__88/O                            LocalMux                     455              7126   +INF  FALL       1
I__89/I                            IoInMux                        0              7126   +INF  FALL       1
I__89/O                            IoInMux                      320              7446   +INF  FALL       1
BNC2_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              7446   +INF  FALL       1
BNC2_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297             10744   +INF  FALL       1
BNC2_obuf_iopad/DIN                IO_PAD                         0             10744   +INF  FALL       1
BNC2_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             12832   +INF  FALL       1
BNC2                               TOP                            0             12832   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : LED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7411
---------------------------------------   ----- 
End-of-path arrival time (ps)             11901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__102/I                         Odrv4                          0              4490   +INF  RISE       1
I__102/O                         Odrv4                        517              5007   +INF  RISE       1
I__105/I                         Span4Mux_s0_h                  0              5007   +INF  RISE       1
I__105/O                         Span4Mux_s0_h                217              5224   +INF  RISE       1
I__106/I                         IoSpan4Mux                     0              5224   +INF  RISE       1
I__106/O                         IoSpan4Mux                   424              5647   +INF  RISE       1
I__107/I                         LocalMux                       0              5647   +INF  RISE       1
I__107/O                         LocalMux                     486              6133   +INF  RISE       1
I__108/I                         IoInMux                        0              6133   +INF  RISE       1
I__108/O                         IoInMux                      382              6516   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6516   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9813   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              9813   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11901   +INF  FALL       1
LED[0]                           TOP                            0             11901   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/sr
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/sr         LogicCell40_SEQ_MODE_1010      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : LED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       4
I__130/I                         Odrv4                          0              4490   +INF  RISE       1
I__130/O                         Odrv4                        517              5007   +INF  RISE       1
I__134/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__134/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__135/I                         LocalMux                       0              5430   +INF  RISE       1
I__135/O                         LocalMux                     486              5916   +INF  RISE       1
I__136/I                         IoInMux                        0              5916   +INF  RISE       1
I__136/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[2]                           TOP                            0             11684   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/sr
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/sr         LogicCell40_SEQ_MODE_1011      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : LED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__110/I                         Odrv4                          0              4490   +INF  RISE       1
I__110/O                         Odrv4                        517              5007   +INF  RISE       1
I__113/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__113/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__114/I                         LocalMux                       0              5430   +INF  RISE       1
I__114/O                         LocalMux                     486              5916   +INF  RISE       1
I__115/I                         IoInMux                        0              5916   +INF  RISE       1
I__115/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[1]                           TOP                            0             11684   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : LED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7142
---------------------------------------   ----- 
End-of-path arrival time (ps)             11632
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       4
I__143/I                         Odrv4                          0              4490   +INF  RISE       1
I__143/O                         Odrv4                        517              5007   +INF  RISE       1
I__147/I                         Span4Mux_s2_v                  0              5007   +INF  RISE       1
I__147/O                         Span4Mux_s2_v                372              5379   +INF  RISE       1
I__148/I                         LocalMux                       0              5379   +INF  RISE       1
I__148/O                         LocalMux                     486              5865   +INF  RISE       1
I__149/I                         IoInMux                        0              5865   +INF  RISE       1
I__149/O                         IoInMux                      382              6247   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6247   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9544   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              9544   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             11632   +INF  FALL       1
LED[3]                           TOP                            0             11632   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_20_LC_2_8_4/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in1
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_20_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__322/I                        LocalMux                       0              4490   1571  FALL       1
I__322/O                        LocalMux                     455              4945   1571  FALL       1
I__325/I                        InMux                          0              4945   1571  FALL       1
I__325/O                        InMux                        320              5265   1571  FALL       1
NCO1.counter_20_LC_2_8_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_16_LC_2_8_0/in1
Capture Clock    : NCO1.counter_16_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__348/I                        LocalMux                       0              4490   1571  FALL       1
I__348/O                        LocalMux                     455              4945   1571  FALL       1
I__352/I                        InMux                          0              4945   1571  FALL       1
I__352/O                        InMux                        320              5265   1571  FALL       1
NCO1.counter_16_LC_2_8_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_15_LC_2_7_7/lcout
Path End         : NCO1.counter_15_LC_2_7_7/in1
Capture Clock    : NCO1.counter_15_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_15_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__366/I                        LocalMux                       0              4490   1571  FALL       1
I__366/O                        LocalMux                     455              4945   1571  FALL       1
I__370/I                        InMux                          0              4945   1571  FALL       1
I__370/O                        InMux                        320              5265   1571  FALL       1
NCO1.counter_15_LC_2_7_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_13_LC_2_7_5/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in2
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_13_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__339/I                        LocalMux                       0              4490   1571  FALL       1
I__339/O                        LocalMux                     455              4945   1571  FALL       1
I__343/I                        InMux                          0              4945   1571  FALL       1
I__343/O                        InMux                        320              5265   1571  FALL       1
I__345/I                        CascadeMux                     0              5265   1571  FALL       1
I__345/O                        CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_13_LC_2_7_5/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_12_LC_2_7_4/lcout
Path End         : NCO1.counter_12_LC_2_7_4/in1
Capture Clock    : NCO1.counter_12_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_12_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__267/I                        LocalMux                       0              4490   1571  FALL       1
I__267/O                        LocalMux                     455              4945   1571  FALL       1
I__271/I                        InMux                          0              4945   1571  FALL       1
I__271/O                        InMux                        320              5265   1571  FALL       1
NCO1.counter_12_LC_2_7_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in2
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__378/I                        LocalMux                       0              4490   1571  FALL       1
I__378/O                        LocalMux                     455              4945   1571  FALL       1
I__385/I                        InMux                          0              4945   1571  FALL       1
I__385/O                        InMux                        320              5265   1571  FALL       1
I__387/I                        CascadeMux                     0              5265   1571  FALL       1
I__387/O                        CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_11_LC_2_7_3/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.counter_10_LC_2_7_2/in1
Capture Clock    : NCO1.counter_10_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__392/I                        LocalMux                       0              4490   1571  FALL       1
I__392/O                        LocalMux                     455              4945   1571  FALL       1
I__396/I                        InMux                          0              4945   1571  FALL       1
I__396/O                        InMux                        320              5265   1571  FALL       1
NCO1.counter_10_LC_2_7_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_9_LC_2_7_1/lcout
Path End         : NCO1.counter_9_LC_2_7_1/in1
Capture Clock    : NCO1.counter_9_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_9_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__401/I                       LocalMux                       0              4490   1571  FALL       1
I__401/O                       LocalMux                     455              4945   1571  FALL       1
I__405/I                       InMux                          0              4945   1571  FALL       1
I__405/O                       InMux                        320              5265   1571  FALL       1
NCO1.counter_9_LC_2_7_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_8_LC_2_7_0/lcout
Path End         : NCO1.counter_8_LC_2_7_0/in1
Capture Clock    : NCO1.counter_8_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_8_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__412/I                       LocalMux                       0              4490   1571  FALL       1
I__412/O                       LocalMux                     455              4945   1571  FALL       1
I__416/I                       InMux                          0              4945   1571  FALL       1
I__416/O                       InMux                        320              5265   1571  FALL       1
NCO1.counter_8_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in2
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__421/I                       LocalMux                       0              4490   1571  FALL       1
I__421/O                       LocalMux                     455              4945   1571  FALL       1
I__425/I                       InMux                          0              4945   1571  FALL       1
I__425/O                       InMux                        320              5265   1571  FALL       1
I__427/I                       CascadeMux                     0              5265   1571  FALL       1
I__427/O                       CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_7_LC_2_6_7/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_5_LC_2_6_5/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in2
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_5_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__277/I                       LocalMux                       0              4490   1571  FALL       1
I__277/O                       LocalMux                     455              4945   1571  FALL       1
I__281/I                       InMux                          0              4945   1571  FALL       1
I__281/O                       InMux                        320              5265   1571  FALL       1
I__282/I                       CascadeMux                     0              5265   1571  FALL       1
I__282/O                       CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_5_LC_2_6_5/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_2_LC_2_6_2/lcout
Path End         : NCO1.counter_2_LC_2_6_2/in1
Capture Clock    : NCO1.counter_2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_2_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__194/I                       LocalMux                       0              4490   1571  FALL       1
I__194/O                       LocalMux                     455              4945   1571  FALL       1
I__196/I                       InMux                          0              4945   1571  FALL       1
I__196/O                       InMux                        320              5265   1571  FALL       1
NCO1.counter_2_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_1_LC_2_6_1/lcout
Path End         : NCO1.counter_1_LC_2_6_1/in1
Capture Clock    : NCO1.counter_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_1_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__119/I                       LocalMux                       0              4490   1571  FALL       1
I__119/O                       LocalMux                     455              4945   1571  FALL       1
I__120/I                       InMux                          0              4945   1571  FALL       1
I__120/O                       InMux                        320              5265   1571  FALL       1
NCO1.counter_1_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_0_LC_2_6_0/lcout
Path End         : NCO1.counter_0_LC_2_6_0/in1
Capture Clock    : NCO1.counter_0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_0_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__121/I                       LocalMux                       0              4490   1571  FALL       1
I__121/O                       LocalMux                     455              4945   1571  FALL       1
I__122/I                       InMux                          0              4945   1571  FALL       1
I__122/O                       InMux                        320              5265   1571  FALL       1
NCO1.counter_0_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in3
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout      LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__158/I                         LocalMux                       0              4490   1571  FALL       1
I__158/O                         LocalMux                     455              4945   1571  FALL       1
I__162/I                         InMux                          0              4945   1571  FALL       1
I__162/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.sin_data_LC_2_4_5/in3  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in0
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__80/I                            LocalMux                       0              4490   1571  FALL       1
I__80/O                            LocalMux                     455              4945   1571  FALL       1
I__82/I                            InMux                          0              4945   1571  FALL       1
I__82/O                            InMux                        320              5265   1571  FALL       1
NCO1.VCO1.sin_data_LC_2_4_5/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.f_correct_0_LC_1_6_3/lcout
Path End         : NCO1.counter_0_LC_2_6_0/in2
Capture Clock    : NCO1.counter_0_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.f_correct_0_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__123/I                         LocalMux                       0              4490   1571  FALL       1
I__123/O                         LocalMux                     455              4945   1571  FALL       1
I__124/I                         InMux                          0              4945   1571  FALL       1
I__124/O                         InMux                        320              5265   1571  FALL       1
I__125/I                         CascadeMux                     0              5265   1571  FALL       1
I__125/O                         CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_0_LC_2_6_0/in2      LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_0_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in0
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__100/I                         LocalMux                       0              4490   1571  FALL       1
I__100/O                         LocalMux                     455              4945   1571  FALL       1
I__103/I                         InMux                          0              4945   1571  FALL       1
I__103/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in0    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in3
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       4
I__129/I                         LocalMux                       0              4490   1571  FALL       1
I__129/O                         LocalMux                     455              4945   1571  FALL       1
I__132/I                         InMux                          0              4945   1571  FALL       1
I__132/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in3    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in1
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__109/I                         LocalMux                       0              4490   1571  FALL       1
I__109/O                         LocalMux                     455              4945   1571  FALL       1
I__111/I                         InMux                          0              4945   1571  FALL       1
I__111/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in1
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       4
I__141/I                         LocalMux                       0              4490   1571  FALL       1
I__141/O                         LocalMux                     455              4945   1571  FALL       1
I__145/I                         InMux                          0              4945   1571  FALL       1
I__145/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in1    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in0
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__101/I                         LocalMux                       0              4490   1571  FALL       1
I__101/O                         LocalMux                     455              4945   1571  FALL       1
I__104/I                         InMux                          0              4945   1571  FALL       1
I__104/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in0    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in1
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       3
I__109/I                         LocalMux                       0              4490   1571  FALL       1
I__109/O                         LocalMux                     455              4945   1571  FALL       1
I__112/I                         InMux                          0              4945   1571  FALL       1
I__112/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in0
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       4
I__129/I                         LocalMux                       0              4490   1571  FALL       1
I__129/O                         LocalMux                     455              4945   1571  FALL       1
I__133/I                         InMux                          0              4945   1571  FALL       1
I__133/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in0    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in1
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       4
I__142/I                         LocalMux                       0              4490   1571  FALL       1
I__142/O                         LocalMux                     455              4945   1571  FALL       1
I__146/I                         InMux                          0              4945   1571  FALL       1
I__146/O                         InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/in3
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__159/I                       LocalMux                       0              4490   1571  FALL       1
I__159/O                       LocalMux                     455              4945   1571  FALL       1
I__163/I                       InMux                          0              4945   1571  FALL       1
I__163/O                       InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/in3  LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/in3
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__160/I                       LocalMux                       0              4490   1571  FALL       1
I__160/O                       LocalMux                     455              4945   1571  FALL       1
I__166/I                       InMux                          0              4945   1571  FALL       1
I__166/O                       InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/in3  LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/in3
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__159/I                       LocalMux                       0              4490   1571  FALL       1
I__159/O                       LocalMux                     455              4945   1571  FALL       1
I__164/I                       InMux                          0              4945   1571  FALL       1
I__164/O                       InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/in3  LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/in0
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout    LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__159/I                       LocalMux                       0              4490   1571  FALL       1
I__159/O                       LocalMux                     455              4945   1571  FALL       1
I__165/I                       InMux                          0              4945   1571  FALL       1
I__165/O                       InMux                        320              5265   1571  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/in0  LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.NCO_clk_LC_2_5_3/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in2
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 2046p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1250
---------------------------------------   ---- 
End-of-path arrival time (ps)             5740
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.NCO_clk_LC_2_5_3/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__157/I                                LocalMux                       0              4490   2047  FALL       1
I__157/O                                LocalMux                     455              4945   2047  FALL       1
I__161/I                                InMux                          0              4945   2047  FALL       1
I__161/O                                InMux                        320              5265   2047  FALL       1
NCO1.counter_RNIML3Q_16_LC_2_5_2/in1    LogicCell40_SEQ_MODE_0000      0              5265   2047  FALL       1
NCO1.counter_RNIML3Q_16_LC_2_5_2/ltout  LogicCell40_SEQ_MODE_0000    475              5740   2047  RISE       1
I__167/I                                CascadeMux                     0              5740   2047  RISE       1
I__167/O                                CascadeMux                     0              5740   2047  RISE       1
NCO1.NCO_clk_LC_2_5_3/in2               LogicCell40_SEQ_MODE_1000      0              5740   2047  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_13_LC_2_7_5/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in3
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_13_LC_2_7_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__339/I                           LocalMux                       0              4490   1571  FALL       1
I__339/O                           LocalMux                     455              4945   1571  FALL       1
I__343/I                           InMux                          0              4945   1571  FALL       1
I__343/O                           InMux                        320              5265   1571  FALL       1
I__345/I                           CascadeMux                     0              5265   1571  FALL       1
I__345/O                           CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_13_LC_2_7_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_13_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__203/I                           InMux                          0              5461   2088  FALL       1
I__203/O                           InMux                        320              5782   2088  FALL       1
NCO1.counter_14_LC_2_7_6/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_12_LC_2_7_4/in3
Capture Clock    : NCO1.counter_12_LC_2_7_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__378/I                           LocalMux                       0              4490   1571  FALL       1
I__378/O                           LocalMux                     455              4945   1571  FALL       1
I__385/I                           InMux                          0              4945   1571  FALL       1
I__385/O                           InMux                        320              5265   1571  FALL       1
I__387/I                           CascadeMux                     0              5265   1571  FALL       1
I__387/O                           CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_11_LC_2_7_3/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_11_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__205/I                           InMux                          0              5461   2088  FALL       1
I__205/O                           InMux                        320              5782   2088  FALL       1
NCO1.counter_12_LC_2_7_4/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_12_LC_2_7_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_5_LC_2_6_5/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in3
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_5_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__277/I                          LocalMux                       0              4490   1571  FALL       1
I__277/O                          LocalMux                     455              4945   1571  FALL       1
I__281/I                          InMux                          0              4945   1571  FALL       1
I__281/O                          InMux                        320              5265   1571  FALL       1
I__282/I                          CascadeMux                     0              5265   1571  FALL       1
I__282/O                          CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_5_LC_2_6_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__188/I                          InMux                          0              5461   2088  FALL       1
I__188/O                          InMux                        320              5782   2088  FALL       1
NCO1.counter_6_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.f_correct_0_LC_1_6_3/lcout
Path End         : NCO1.counter_1_LC_2_6_1/in3
Capture Clock    : NCO1.counter_1_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             5782
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.f_correct_0_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__123/I                          LocalMux                       0              4490   1571  FALL       1
I__123/O                          LocalMux                     455              4945   1571  FALL       1
I__124/I                          InMux                          0              4945   1571  FALL       1
I__124/O                          InMux                        320              5265   1571  FALL       1
I__125/I                          CascadeMux                     0              5265   1571  FALL       1
I__125/O                          CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_0_LC_2_6_0/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
I__118/I                          InMux                          0              5461   2088  FALL       1
I__118/O                          InMux                        320              5782   2088  FALL       1
NCO1.counter_1_LC_2_6_1/in3       LogicCell40_SEQ_MODE_1000      0              5782   2088  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_1_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_13_LC_2_7_5/lcout
Path End         : NCO1.counter_15_LC_2_7_7/in3
Capture Clock    : NCO1.counter_15_LC_2_7_7/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5937
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_13_LC_2_7_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__339/I                           LocalMux                       0              4490   1571  FALL       1
I__339/O                           LocalMux                     455              4945   1571  FALL       1
I__343/I                           InMux                          0              4945   1571  FALL       1
I__343/O                           InMux                        320              5265   1571  FALL       1
I__345/I                           CascadeMux                     0              5265   1571  FALL       1
I__345/O                           CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_13_LC_2_7_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_13_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
NCO1.counter_14_LC_2_7_6/carryin   LogicCell40_SEQ_MODE_1000      0              5461   2243  FALL       1
NCO1.counter_14_LC_2_7_6/carryout  LogicCell40_SEQ_MODE_1000    155              5616   2243  FALL       2
I__202/I                           InMux                          0              5616   2243  FALL       1
I__202/O                           InMux                        320              5937   2243  FALL       1
NCO1.counter_15_LC_2_7_7/in3       LogicCell40_SEQ_MODE_1000      0              5937   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in3
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5937
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__378/I                           LocalMux                       0              4490   1571  FALL       1
I__378/O                           LocalMux                     455              4945   1571  FALL       1
I__385/I                           InMux                          0              4945   1571  FALL       1
I__385/O                           InMux                        320              5265   1571  FALL       1
I__387/I                           CascadeMux                     0              5265   1571  FALL       1
I__387/O                           CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_11_LC_2_7_3/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_11_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
NCO1.counter_12_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_1000      0              5461   2243  FALL       1
NCO1.counter_12_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_1000    155              5616   2243  FALL       2
I__204/I                           InMux                          0              5616   2243  FALL       1
I__204/O                           InMux                        320              5937   2243  FALL       1
NCO1.counter_13_LC_2_7_5/in3       LogicCell40_SEQ_MODE_1000      0              5937   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_5_LC_2_6_5/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in3
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5937
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_5_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__277/I                          LocalMux                       0              4490   1571  FALL       1
I__277/O                          LocalMux                     455              4945   1571  FALL       1
I__281/I                          InMux                          0              4945   1571  FALL       1
I__281/O                          InMux                        320              5265   1571  FALL       1
I__282/I                          CascadeMux                     0              5265   1571  FALL       1
I__282/O                          CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_5_LC_2_6_5/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_5_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
NCO1.counter_6_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_1000      0              5461   2243  FALL       1
NCO1.counter_6_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    155              5616   2243  FALL       2
I__187/I                          InMux                          0              5616   2243  FALL       1
I__187/O                          InMux                        320              5937   2243  FALL       1
NCO1.counter_7_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5937   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.f_correct_0_LC_1_6_3/lcout
Path End         : NCO1.counter_2_LC_2_6_2/in3
Capture Clock    : NCO1.counter_2_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             5937
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.f_correct_0_LC_1_6_3/lcout   LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__123/I                          LocalMux                       0              4490   1571  FALL       1
I__123/O                          LocalMux                     455              4945   1571  FALL       1
I__124/I                          InMux                          0              4945   1571  FALL       1
I__124/O                          InMux                        320              5265   1571  FALL       1
I__125/I                          CascadeMux                     0              5265   1571  FALL       1
I__125/O                          CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_0_LC_2_6_0/in2       LogicCell40_SEQ_MODE_1000      0              5265   2088  FALL       1
NCO1.counter_0_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2088  FALL       2
NCO1.counter_1_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_1000      0              5461   2243  FALL       1
NCO1.counter_1_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    155              5616   2243  FALL       2
I__192/I                          InMux                          0              5616   2243  FALL       1
I__192/O                          InMux                        320              5937   2243  FALL       1
NCO1.counter_2_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              5937   2243  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in3
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__348/I                           LocalMux                       0              4490   1571  FALL       1
I__348/O                           LocalMux                     455              4945   1571  FALL       1
I__352/I                           InMux                          0              4945   1571  FALL       1
I__352/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_16_LC_2_8_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_16_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__200/I                           InMux                          0              5627   2253  FALL       1
I__200/O                           InMux                        320              5947   2253  FALL       1
NCO1.counter_17_LC_2_8_1/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in3
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__392/I                           LocalMux                       0              4490   1571  FALL       1
I__392/O                           LocalMux                     455              4945   1571  FALL       1
I__396/I                           InMux                          0              4945   1571  FALL       1
I__396/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_10_LC_2_7_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_10_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__206/I                           InMux                          0              5627   2253  FALL       1
I__206/O                           InMux                        320              5947   2253  FALL       1
NCO1.counter_11_LC_2_7_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_9_LC_2_7_1/lcout
Path End         : NCO1.counter_10_LC_2_7_2/in3
Capture Clock    : NCO1.counter_10_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_9_LC_2_7_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__401/I                          LocalMux                       0              4490   1571  FALL       1
I__401/O                          LocalMux                     455              4945   1571  FALL       1
I__405/I                          InMux                          0              4945   1571  FALL       1
I__405/O                          InMux                        320              5265   1571  FALL       1
NCO1.counter_9_LC_2_7_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_9_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__184/I                          InMux                          0              5627   2253  FALL       1
I__184/O                          InMux                        320              5947   2253  FALL       1
NCO1.counter_10_LC_2_7_2/in3      LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_8_LC_2_7_0/lcout
Path End         : NCO1.counter_9_LC_2_7_1/in3
Capture Clock    : NCO1.counter_9_LC_2_7_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_8_LC_2_7_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__412/I                          LocalMux                       0              4490   1571  FALL       1
I__412/O                          LocalMux                     455              4945   1571  FALL       1
I__416/I                          InMux                          0              4945   1571  FALL       1
I__416/O                          InMux                        320              5265   1571  FALL       1
NCO1.counter_8_LC_2_7_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_8_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__185/I                          InMux                          0              5627   2253  FALL       1
I__185/O                          InMux                        320              5947   2253  FALL       1
NCO1.counter_9_LC_2_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_9_LC_2_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_2_LC_2_6_2/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in3
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_2_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__194/I                          LocalMux                       0              4490   1571  FALL       1
I__194/O                          LocalMux                     455              4945   1571  FALL       1
I__196/I                          InMux                          0              4945   1571  FALL       1
I__196/O                          InMux                        320              5265   1571  FALL       1
NCO1.counter_2_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__191/I                          InMux                          0              5627   2253  FALL       1
I__191/O                          InMux                        320              5947   2253  FALL       1
NCO1.counter_3_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_7_LC_2_6_7/lcout
Path End         : NCO1.counter_8_LC_2_7_0/in3
Capture Clock    : NCO1.counter_8_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 2346p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1550
---------------------------------------   ---- 
End-of-path arrival time (ps)             6040
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_7_LC_2_6_7/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__421/I                          LocalMux                       0              4490   1571  FALL       1
I__421/O                          LocalMux                     455              4945   1571  FALL       1
I__425/I                          InMux                          0              4945   1571  FALL       1
I__425/O                          InMux                        320              5265   1571  FALL       1
I__427/I                          CascadeMux                     0              5265   1571  FALL       1
I__427/O                          CascadeMux                     0              5265   1571  FALL       1
NCO1.counter_7_LC_2_6_7/in2       LogicCell40_SEQ_MODE_1000      0              5265   2346  FALL       1
NCO1.counter_7_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    196              5461   2346  FALL       1
IN_MUX_bfv_2_7_0_/carryinitin     ICE_CARRY_IN_MUX               0              5461   2346  FALL       1
IN_MUX_bfv_2_7_0_/carryinitout    ICE_CARRY_IN_MUX             258              5720   2346  FALL       2
I__186/I                          InMux                          0              5720   2346  FALL       1
I__186/O                          InMux                        320              6040   2346  FALL       1
NCO1.counter_8_LC_2_7_0/in3       LogicCell40_SEQ_MODE_1000      0              6040   2346  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_8_LC_2_7_0/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in3
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 2408p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1612
---------------------------------------   ---- 
End-of-path arrival time (ps)             6102
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__348/I                           LocalMux                       0              4490   1571  FALL       1
I__348/O                           LocalMux                     455              4945   1571  FALL       1
I__352/I                           InMux                          0              4945   1571  FALL       1
I__352/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_16_LC_2_8_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_16_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
NCO1.counter_17_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              5627   2409  FALL       1
NCO1.counter_17_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    155              5782   2409  FALL       2
I__199/I                           InMux                          0              5782   2409  FALL       1
I__199/O                           InMux                        320              6102   2409  FALL       1
NCO1.counter_18_LC_2_8_2/in3       LogicCell40_SEQ_MODE_1000      0              6102   2409  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_2_LC_2_6_2/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in3
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2408p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1612
---------------------------------------   ---- 
End-of-path arrival time (ps)             6102
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_2_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__194/I                          LocalMux                       0              4490   1571  FALL       1
I__194/O                          LocalMux                     455              4945   1571  FALL       1
I__196/I                          InMux                          0              4945   1571  FALL       1
I__196/O                          InMux                        320              5265   1571  FALL       1
NCO1.counter_2_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
NCO1.counter_3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              5627   2409  FALL       1
NCO1.counter_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    155              5782   2409  FALL       2
I__190/I                          InMux                          0              5782   2409  FALL       1
I__190/O                          InMux                        320              6102   2409  FALL       1
NCO1.counter_4_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              6102   2409  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_15_LC_2_7_7/lcout
Path End         : NCO1.counter_16_LC_2_8_0/in3
Capture Clock    : NCO1.counter_16_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1716
---------------------------------------   ---- 
End-of-path arrival time (ps)             6206
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_15_LC_2_7_7/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_15_LC_2_7_7/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__366/I                           LocalMux                       0              4490   1571  FALL       1
I__366/O                           LocalMux                     455              4945   1571  FALL       1
I__370/I                           InMux                          0              4945   1571  FALL       1
I__370/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_15_LC_2_7_7/in1       LogicCell40_SEQ_MODE_1000      0              5265   2512  FALL       1
NCO1.counter_15_LC_2_7_7/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2512  FALL       1
IN_MUX_bfv_2_8_0_/carryinitin      ICE_CARRY_IN_MUX               0              5627   2512  FALL       1
IN_MUX_bfv_2_8_0_/carryinitout     ICE_CARRY_IN_MUX             258              5885   2512  FALL       2
I__201/I                           InMux                          0              5885   2512  FALL       1
I__201/O                           InMux                        320              6206   2512  FALL       1
NCO1.counter_16_LC_2_8_0/in3       LogicCell40_SEQ_MODE_1000      0              6206   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in3
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2563p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1767
---------------------------------------   ---- 
End-of-path arrival time (ps)             6257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__348/I                           LocalMux                       0              4490   1571  FALL       1
I__348/O                           LocalMux                     455              4945   1571  FALL       1
I__352/I                           InMux                          0              4945   1571  FALL       1
I__352/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_16_LC_2_8_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_16_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
NCO1.counter_17_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              5627   2409  FALL       1
NCO1.counter_17_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    155              5782   2409  FALL       2
NCO1.counter_18_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5782   2564  FALL       1
NCO1.counter_18_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    155              5937   2564  FALL       2
I__198/I                           InMux                          0              5937   2564  FALL       1
I__198/O                           InMux                        320              6257   2564  FALL       1
NCO1.counter_19_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0              6257   2564  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_2_LC_2_6_2/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in3
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2563p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1767
---------------------------------------   ---- 
End-of-path arrival time (ps)             6257
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_2_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_2_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__194/I                          LocalMux                       0              4490   1571  FALL       1
I__194/O                          LocalMux                     455              4945   1571  FALL       1
I__196/I                          InMux                          0              4945   1571  FALL       1
I__196/O                          InMux                        320              5265   1571  FALL       1
NCO1.counter_2_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_2_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
NCO1.counter_3_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_1000      0              5627   2409  FALL       1
NCO1.counter_3_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    155              5782   2409  FALL       2
NCO1.counter_4_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_1000      0              5782   2564  FALL       1
NCO1.counter_4_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    155              5937   2564  FALL       2
I__189/I                          InMux                          0              5937   2564  FALL       1
I__189/O                          InMux                        320              6257   2564  FALL       1
NCO1.counter_5_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              6257   2564  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_16_LC_2_8_0/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in3
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 2718p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1922
---------------------------------------   ---- 
End-of-path arrival time (ps)             6412
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_16_LC_2_8_0/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_16_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__348/I                           LocalMux                       0              4490   1571  FALL       1
I__348/O                           LocalMux                     455              4945   1571  FALL       1
I__352/I                           InMux                          0              4945   1571  FALL       1
I__352/O                           InMux                        320              5265   1571  FALL       1
NCO1.counter_16_LC_2_8_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.counter_16_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
NCO1.counter_17_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0              5627   2409  FALL       1
NCO1.counter_17_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    155              5782   2409  FALL       2
NCO1.counter_18_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0              5782   2564  FALL       1
NCO1.counter_18_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    155              5937   2564  FALL       2
NCO1.counter_19_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_1000      0              5937   2719  FALL       1
NCO1.counter_19_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    155              6092   2719  FALL       1
I__231/I                           InMux                          0              6092   2719  FALL       1
I__231/O                           InMux                        320              6412   2719  FALL       1
NCO1.counter_20_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0              6412   2719  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_18_LC_2_8_2/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in2
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_18_LC_2_8_2/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2770  FALL       3
I__316/I                                         LocalMux                       0              4490   2770  FALL       1
I__316/O                                         LocalMux                     455              4945   2770  FALL       1
I__319/I                                         InMux                          0              4945   2770  FALL       1
I__319/O                                         InMux                        320              5265   2770  FALL       1
NCO1.un1_counter_4_z_axb_18_l_fx_LC_2_8_6/in3    LogicCell40_SEQ_MODE_0000      0              5265   2770  FALL       1
NCO1.un1_counter_4_z_axb_18_l_fx_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    424              5689   2770  FALL       1
I__215/I                                         LocalMux                       0              5689   2770  FALL       1
I__215/O                                         LocalMux                     455              6144   2770  FALL       1
I__216/I                                         InMux                          0              6144   2770  FALL       1
I__216/O                                         InMux                        320              6464   2770  FALL       1
I__217/I                                         CascadeMux                     0              6464   2770  FALL       1
I__217/O                                         CascadeMux                     0              6464   2770  FALL       1
NCO1.counter_18_LC_2_8_2/in2                     LogicCell40_SEQ_MODE_1000      0              6464   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/in1
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout          LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       4
I__128/I                                 LocalMux                       0              4490   2770  FALL       1
I__128/O                                 LocalMux                     455              4945   2770  FALL       1
I__131/I                                 InMux                          0              4945   2770  FALL       1
I__131/O                                 InMux                        320              5265   2770  FALL       1
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/in3    LogicCell40_SEQ_MODE_0000      0              5265   2770  FALL       1
NCO1.VCO1.sin_data_RNO_0_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_0000    424              5689   2770  FALL       1
I__126/I                                 LocalMux                       0              5689   2770  FALL       1
I__126/O                                 LocalMux                     455              6144   2770  FALL       1
I__127/I                                 InMux                          0              6144   2770  FALL       1
I__127/O                                 InMux                        320              6464   2770  FALL       1
NCO1.VCO1.sin_data_LC_2_4_5/in1          LogicCell40_SEQ_MODE_1000      0              6464   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_19_LC_2_8_3/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in2
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2108
---------------------------------------   ---- 
End-of-path arrival time (ps)             6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_19_LC_2_8_3/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2905  FALL       3
I__311/I                                         LocalMux                       0              4490   2905  FALL       1
I__311/O                                         LocalMux                     455              4945   2905  FALL       1
I__314/I                                         InMux                          0              4945   2905  FALL       1
I__314/O                                         InMux                        320              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_19_l_fx_LC_2_8_7/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_19_l_fx_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       1
I__212/I                                         LocalMux                       0              5823   2905  FALL       1
I__212/O                                         LocalMux                     455              6278   2905  FALL       1
I__213/I                                         InMux                          0              6278   2905  FALL       1
I__213/O                                         InMux                        320              6598   2905  FALL       1
I__214/I                                         CascadeMux                     0              6598   2905  FALL       1
I__214/O                                         CascadeMux                     0              6598   2905  FALL       1
NCO1.counter_19_LC_2_8_3/in2                     LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_17_LC_2_8_1/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in2
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2108
---------------------------------------   ---- 
End-of-path arrival time (ps)             6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_17_LC_2_8_1/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2905  FALL       3
I__328/I                                         LocalMux                       0              4490   2905  FALL       1
I__328/O                                         LocalMux                     455              4945   2905  FALL       1
I__331/I                                         InMux                          0              4945   2905  FALL       1
I__331/O                                         InMux                        320              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_17_l_fx_LC_2_8_5/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_17_l_fx_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       1
I__218/I                                         LocalMux                       0              5823   2905  FALL       1
I__218/O                                         LocalMux                     455              6278   2905  FALL       1
I__219/I                                         InMux                          0              6278   2905  FALL       1
I__219/O                                         InMux                        320              6598   2905  FALL       1
I__220/I                                         CascadeMux                     0              6598   2905  FALL       1
I__220/O                                         CascadeMux                     0              6598   2905  FALL       1
NCO1.counter_17_LC_2_8_1/in2                     LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_14_LC_2_7_6/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in2
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2108
---------------------------------------   ---- 
End-of-path arrival time (ps)             6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_14_LC_2_7_6/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2905  FALL       4
I__356/I                                         LocalMux                       0              4490   2905  FALL       1
I__356/O                                         LocalMux                     455              4945   2905  FALL       1
I__360/I                                         InMux                          0              4945   2905  FALL       1
I__360/O                                         InMux                        320              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_14_l_fx_LC_3_6_7/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_14_l_fx_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       1
I__292/I                                         LocalMux                       0              5823   2905  FALL       1
I__292/O                                         LocalMux                     455              6278   2905  FALL       1
I__293/I                                         InMux                          0              6278   2905  FALL       1
I__293/O                                         InMux                        320              6598   2905  FALL       1
I__294/I                                         CascadeMux                     0              6598   2905  FALL       1
I__294/O                                         CascadeMux                     0              6598   2905  FALL       1
NCO1.counter_14_LC_2_7_6/in2                     LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_4_LC_2_6_4/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in2
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2108
---------------------------------------   ---- 
End-of-path arrival time (ps)             6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_4_LC_2_6_4/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2905  FALL       4
I__452/I                                        LocalMux                       0              4490   2905  FALL       1
I__452/O                                        LocalMux                     455              4945   2905  FALL       1
I__456/I                                        InMux                          0              4945   2905  FALL       1
I__456/O                                        InMux                        320              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_4_l_fx_LC_3_7_4/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
NCO1.un1_counter_4_z_axb_4_l_fx_LC_3_7_4/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       1
I__428/I                                        LocalMux                       0              5823   2905  FALL       1
I__428/O                                        LocalMux                     455              6278   2905  FALL       1
I__429/I                                        InMux                          0              6278   2905  FALL       1
I__429/O                                        InMux                        320              6598   2905  FALL       1
I__430/I                                        CascadeMux                     0              6598   2905  FALL       1
I__430/O                                        CascadeMux                     0              6598   2905  FALL       1
NCO1.counter_4_LC_2_6_4/in2                     LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in2
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             6609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__255/I                                        LocalMux                       0              4490   2915  FALL       1
I__255/O                                        LocalMux                     455              4945   2915  FALL       1
I__259/I                                        InMux                          0              4945   2915  FALL       1
I__259/O                                        InMux                        320              5265   2915  FALL       1
NCO1.un1_counter_4_z_axb_6_l_fx_LC_3_6_6/in0    LogicCell40_SEQ_MODE_0000      0              5265   2915  FALL       1
NCO1.un1_counter_4_z_axb_6_l_fx_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_0000    569              5834   2915  FALL       1
I__295/I                                        LocalMux                       0              5834   2915  FALL       1
I__295/O                                        LocalMux                     455              6288   2915  FALL       1
I__296/I                                        InMux                          0              6288   2915  FALL       1
I__296/O                                        InMux                        320              6609   2915  FALL       1
I__297/I                                        CascadeMux                     0              6609   2915  FALL       1
I__297/O                                        CascadeMux                     0              6609   2915  FALL       1
NCO1.counter_6_LC_2_6_6/in2                     LogicCell40_SEQ_MODE_1000      0              6609   2915  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_3_LC_2_6_3/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in2
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 2915p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2119
---------------------------------------   ---- 
End-of-path arrival time (ps)             6609
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_3_LC_2_6_3/lcout                   LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__284/I                                        LocalMux                       0              4490   2915  FALL       1
I__284/O                                        LocalMux                     455              4945   2915  FALL       1
I__288/I                                        InMux                          0              4945   2915  FALL       1
I__288/O                                        InMux                        320              5265   2915  FALL       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/in0    LogicCell40_SEQ_MODE_0000      0              5265   2915  FALL       1
NCO1.un1_counter_4_z_axb_3_l_fx_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_0000    569              5834   2915  FALL       1
I__303/I                                        LocalMux                       0              5834   2915  FALL       1
I__303/O                                        LocalMux                     455              6288   2915  FALL       1
I__304/I                                        InMux                          0              6288   2915  FALL       1
I__304/O                                        InMux                        320              6609   2915  FALL       1
I__305/I                                        CascadeMux                     0              6609   2915  FALL       1
I__305/O                                        CascadeMux                     0              6609   2915  FALL       1
NCO1.counter_3_LC_2_6_3/in2                     LogicCell40_SEQ_MODE_1000      0              6609   2915  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_3_LC_2_6_3/in1
Capture Clock    : NCO1.counter_3_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__233/I                                LocalMux                       0              6175   3256  FALL       1
I__233/O                                LocalMux                     455              6629   3256  FALL       1
I__241/I                                InMux                          0              6629   3256  FALL       1
I__241/O                                InMux                        320              6950   3256  FALL       1
NCO1.counter_3_LC_2_6_3/in1             LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_3_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_18_LC_2_8_2/in1
Capture Clock    : NCO1.counter_18_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__235/I                                LocalMux                       0              6175   3256  FALL       1
I__235/O                                LocalMux                     455              6629   3256  FALL       1
I__246/I                                InMux                          0              6629   3256  FALL       1
I__246/O                                InMux                        320              6950   3256  FALL       1
NCO1.counter_18_LC_2_8_2/in1            LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_18_LC_2_8_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_14_LC_2_7_6/in1
Capture Clock    : NCO1.counter_14_LC_2_7_6/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__236/I                                LocalMux                       0              6175   3256  FALL       1
I__236/O                                LocalMux                     455              6629   3256  FALL       1
I__247/I                                InMux                          0              6629   3256  FALL       1
I__247/O                                InMux                        320              6950   3256  FALL       1
NCO1.counter_14_LC_2_7_6/in1            LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_17_LC_2_8_1/in1
Capture Clock    : NCO1.counter_17_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__237/I                                LocalMux                       0              6175   3256  FALL       1
I__237/O                                LocalMux                     455              6629   3256  FALL       1
I__248/I                                InMux                          0              6629   3256  FALL       1
I__248/O                                InMux                        320              6950   3256  FALL       1
NCO1.counter_17_LC_2_8_1/in1            LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_17_LC_2_8_1/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_19_LC_2_8_3/in1
Capture Clock    : NCO1.counter_19_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__237/I                                LocalMux                       0              6175   3256  FALL       1
I__237/O                                LocalMux                     455              6629   3256  FALL       1
I__249/I                                InMux                          0              6629   3256  FALL       1
I__249/O                                InMux                        320              6950   3256  FALL       1
NCO1.counter_19_LC_2_8_3/in1            LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_19_LC_2_8_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_5_LC_2_6_5/in1
Capture Clock    : NCO1.counter_5_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__433/I                                  LocalMux                       0              6175   3256  FALL       1
I__433/O                                  LocalMux                     455              6629   3256  FALL       1
I__440/I                                  InMux                          0              6629   3256  FALL       1
I__440/O                                  InMux                        320              6950   3256  FALL       1
NCO1.counter_5_LC_2_6_5/in1               LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_5_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_11_LC_2_7_3/in1
Capture Clock    : NCO1.counter_11_LC_2_7_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__435/I                                  LocalMux                       0              6175   3256  FALL       1
I__435/O                                  LocalMux                     455              6629   3256  FALL       1
I__443/I                                  InMux                          0              6629   3256  FALL       1
I__443/O                                  InMux                        320              6950   3256  FALL       1
NCO1.counter_11_LC_2_7_3/in1              LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in3
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__436/I                                  LocalMux                       0              6175   3256  FALL       1
I__436/O                                  LocalMux                     455              6629   3256  FALL       1
I__446/I                                  InMux                          0              6629   3256  FALL       1
I__446/O                                  InMux                        320              6950   3256  FALL       1
NCO1.NCO_clk_LC_2_5_3/in3                 LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_7_LC_2_6_7/in1
Capture Clock    : NCO1.counter_7_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__433/I                                  LocalMux                       0              6175   3256  FALL       1
I__433/O                                  LocalMux                     455              6629   3256  FALL       1
I__441/I                                  InMux                          0              6629   3256  FALL       1
I__441/O                                  InMux                        320              6950   3256  FALL       1
NCO1.counter_7_LC_2_6_7/in1               LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_7_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_13_LC_2_7_5/in1
Capture Clock    : NCO1.counter_13_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             6950
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__435/I                                  LocalMux                       0              6175   3256  FALL       1
I__435/O                                  LocalMux                     455              6629   3256  FALL       1
I__444/I                                  InMux                          0              6629   3256  FALL       1
I__444/O                                  InMux                        320              6950   3256  FALL       1
NCO1.counter_13_LC_2_7_5/in1              LogicCell40_SEQ_MODE_1000      0              6950   3256  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_13_LC_2_7_5/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_14_LC_2_7_6/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in0
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3318p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2522
---------------------------------------   ---- 
End-of-path arrival time (ps)             7012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_14_LC_2_7_6/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_14_LC_2_7_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2905  FALL       4
I__357/I                                 Odrv4                          0              4490   3318  FALL       1
I__357/O                                 Odrv4                        548              5038   3318  FALL       1
I__361/I                                 LocalMux                       0              5038   3318  FALL       1
I__361/O                                 LocalMux                     455              5492   3318  FALL       1
I__363/I                                 InMux                          0              5492   3318  FALL       1
I__363/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNIEPVN1_14_LC_2_5_5/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNIEPVN1_14_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_0000    424              6237   3318  FALL       2
I__151/I                                 LocalMux                       0              6237   3318  FALL       1
I__151/O                                 LocalMux                     455              6691   3318  FALL       1
I__153/I                                 InMux                          0              6691   3318  FALL       1
I__153/O                                 InMux                        320              7012   3318  FALL       1
NCO1.NCO_clk_LC_2_5_3/in0                LogicCell40_SEQ_MODE_1000      0              7012   3318  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.NCO_clk_LC_2_5_3/in1
Capture Clock    : NCO1.NCO_clk_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3318p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2522
---------------------------------------   ---- 
End-of-path arrival time (ps)             7012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              6237   3318  FALL       1
I__168/I                                 LocalMux                       0              6237   3318  FALL       1
I__168/O                                 LocalMux                     455              6691   3318  FALL       1
I__169/I                                 InMux                          0              6691   3318  FALL       1
I__169/O                                 InMux                        320              7012   3318  FALL       1
NCO1.NCO_clk_LC_2_5_3/in1                LogicCell40_SEQ_MODE_1000      0              7012   3318  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__227/I                                          ClkMux                         0              3239  RISE       1
I__227/O                                          ClkMux                       455              3694  RISE       1
NCO1.NCO_clk_LC_2_5_3/clk                         LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_11_LC_2_7_3/lcout
Path End         : NCO1.counter_20_LC_2_8_4/in0
Capture Clock    : NCO1.counter_20_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 3804p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3008
---------------------------------------   ---- 
End-of-path arrival time (ps)             7498
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_11_LC_2_7_3/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_11_LC_2_7_3/lcout            LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__375/I                                  LocalMux                       0              4490   3256  FALL       1
I__375/O                                  LocalMux                     455              4945   3256  FALL       1
I__382/I                                  InMux                          0              4945   3256  FALL       1
I__382/O                                  InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_0_6_LC_3_6_1/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__207/I                                  CascadeMux                     0              5658   3256  RISE       1
I__207/O                                  CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/in2      LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNIAAML7_6_LC_3_6_2/lcout    LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__434/I                                  Odrv4                          0              6175   3804  FALL       1
I__434/O                                  Odrv4                        548              6722   3804  FALL       1
I__442/I                                  LocalMux                       0              6722   3804  FALL       1
I__442/O                                  LocalMux                     455              7177   3804  FALL       1
I__450/I                                  InMux                          0              7177   3804  FALL       1
I__450/O                                  InMux                        320              7498   3804  FALL       1
NCO1.counter_20_LC_2_8_4/in0              LogicCell40_SEQ_MODE_1000      0              7498   3804  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__230/I                                          ClkMux                         0              3239  RISE       1
I__230/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_20_LC_2_8_4/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_4_LC_2_6_4/in1
Capture Clock    : NCO1.counter_4_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 4104p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3308
---------------------------------------   ---- 
End-of-path arrival time (ps)             7798
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__234/I                                Odrv4                          0              6175   4104  FALL       1
I__234/O                                Odrv4                        548              6722   4104  FALL       1
I__242/I                                Span4Mux_s2_h                  0              6722   4104  FALL       1
I__242/O                                Span4Mux_s2_h                300              7022   4104  FALL       1
I__251/I                                LocalMux                       0              7022   4104  FALL       1
I__251/O                                LocalMux                     455              7477   4104  FALL       1
I__252/I                                InMux                          0              7477   4104  FALL       1
I__252/O                                InMux                        320              7798   4104  FALL       1
NCO1.counter_4_LC_2_6_4/in1             LogicCell40_SEQ_MODE_1000      0              7798   4104  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_4_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_6_LC_2_6_6/lcout
Path End         : NCO1.counter_6_LC_2_6_6/in1
Capture Clock    : NCO1.counter_6_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 4104p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3308
---------------------------------------   ---- 
End-of-path arrival time (ps)             7798
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_6_LC_2_6_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2915  FALL       4
I__256/I                                LocalMux                       0              4490   3256  FALL       1
I__256/O                                LocalMux                     455              4945   3256  FALL       1
I__260/I                                InMux                          0              4945   3256  FALL       1
I__260/O                                InMux                        320              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/in3    LogicCell40_SEQ_MODE_0000      0              5265   3256  FALL       1
NCO1.counter_RNI10C82_6_LC_3_7_2/ltout  LogicCell40_SEQ_MODE_0000    393              5658   3256  RISE       1
I__254/I                                CascadeMux                     0              5658   3256  RISE       1
I__254/O                                CascadeMux                     0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/in2    LogicCell40_SEQ_MODE_0000      0              5658   3256  RISE       1
NCO1.counter_RNI36M38_6_LC_3_7_3/lcout  LogicCell40_SEQ_MODE_0000    517              6175   3256  FALL      13
I__234/I                                Odrv4                          0              6175   4104  FALL       1
I__234/O                                Odrv4                        548              6722   4104  FALL       1
I__242/I                                Span4Mux_s2_h                  0              6722   4104  FALL       1
I__242/O                                Span4Mux_s2_h                300              7022   4104  FALL       1
I__251/I                                LocalMux                       0              7022   4104  FALL       1
I__251/O                                LocalMux                     455              7477   4104  FALL       1
I__253/I                                InMux                          0              7477   4104  FALL       1
I__253/O                                InMux                        320              7798   4104  FALL       1
NCO1.counter_6_LC_2_6_6/in1             LogicCell40_SEQ_MODE_1000      0              7798   4104  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__228/I                                          ClkMux                         0              3239  RISE       1
I__228/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_6_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/ce
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 4848p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4052
---------------------------------------   ---- 
End-of-path arrival time (ps)             8542
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    393              6206   4848  RISE       1
I__183/I                                 CascadeMux                     0              6206   4848  RISE       1
I__183/O                                 CascadeMux                     0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    517              6722   4848  FALL       5
I__172/I                                 Odrv4                          0              6722   4848  FALL       1
I__172/O                                 Odrv4                        548              7270   4848  FALL       1
I__175/I                                 LocalMux                       0              7270   4848  FALL       1
I__175/O                                 LocalMux                     455              7725   4848  FALL       1
I__178/I                                 CEMux                          0              7725   4848  FALL       1
I__178/O                                 CEMux                        817              8542   4848  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/ce             LogicCell40_SEQ_MODE_1011      0              8542   4848  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/ce
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 4848p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4052
---------------------------------------   ---- 
End-of-path arrival time (ps)             8542
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    393              6206   4848  RISE       1
I__183/I                                 CascadeMux                     0              6206   4848  RISE       1
I__183/O                                 CascadeMux                     0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    517              6722   4848  FALL       5
I__172/I                                 Odrv4                          0              6722   4848  FALL       1
I__172/O                                 Odrv4                        548              7270   4848  FALL       1
I__175/I                                 LocalMux                       0              7270   4848  FALL       1
I__175/O                                 LocalMux                     455              7725   4848  FALL       1
I__178/I                                 CEMux                          0              7725   4848  FALL       1
I__178/O                                 CEMux                        817              8542   4848  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/ce             LogicCell40_SEQ_MODE_1010      0              8542   4848  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/ce
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 4848p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4052
---------------------------------------   ---- 
End-of-path arrival time (ps)             8542
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    393              6206   4848  RISE       1
I__183/I                                 CascadeMux                     0              6206   4848  RISE       1
I__183/O                                 CascadeMux                     0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    517              6722   4848  FALL       5
I__172/I                                 Odrv4                          0              6722   4848  FALL       1
I__172/O                                 Odrv4                        548              7270   4848  FALL       1
I__175/I                                 LocalMux                       0              7270   4848  FALL       1
I__175/O                                 LocalMux                     455              7725   4848  FALL       1
I__178/I                                 CEMux                          0              7725   4848  FALL       1
I__178/O                                 CEMux                        817              8542   4848  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/ce             LogicCell40_SEQ_MODE_1011      0              8542   4848  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.VCO1.sin_data_LC_2_4_5/ce
Capture Clock    : NCO1.VCO1.sin_data_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 5396p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4600
---------------------------------------   ---- 
End-of-path arrival time (ps)             9090
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    393              6206   4848  RISE       1
I__183/I                                 CascadeMux                     0              6206   4848  RISE       1
I__183/O                                 CascadeMux                     0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    517              6722   4848  FALL       5
I__173/I                                 Odrv4                          0              6722   5396  FALL       1
I__173/O                                 Odrv4                        548              7270   5396  FALL       1
I__176/I                                 Span4Mux_v                     0              7270   5396  FALL       1
I__176/O                                 Span4Mux_v                   548              7818   5396  FALL       1
I__179/I                                 LocalMux                       0              7818   5396  FALL       1
I__179/O                                 LocalMux                     455              8273   5396  FALL       1
I__181/I                                 CEMux                          0              8273   5396  FALL       1
I__181/O                                 CEMux                        817              9090   5396  FALL       1
NCO1.VCO1.sin_data_LC_2_4_5/ce           LogicCell40_SEQ_MODE_1000      0              9090   5396  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.counter_10_LC_2_7_2/lcout
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/ce
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Hold Constraint  : 0p
Path slack       : 5396p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4600
---------------------------------------   ---- 
End-of-path arrival time (ps)             9090
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__229/I                                          ClkMux                         0              3239  RISE       1
I__229/O                                          ClkMux                       455              3694  RISE       1
NCO1.counter_10_LC_2_7_2/clk                      LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.counter_10_LC_2_7_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__391/I                                 Odrv4                          0              4490   3318  FALL       1
I__391/O                                 Odrv4                        548              5038   3318  FALL       1
I__395/I                                 LocalMux                       0              5038   3318  FALL       1
I__395/O                                 LocalMux                     455              5492   3318  FALL       1
I__397/I                                 InMux                          0              5492   3318  FALL       1
I__397/O                                 InMux                        320              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/in3    LogicCell40_SEQ_MODE_0000      0              5813   3318  FALL       1
NCO1.counter_RNILDOK3_10_LC_2_5_0/ltout  LogicCell40_SEQ_MODE_0000    393              6206   4848  RISE       1
I__183/I                                 CascadeMux                     0              6206   4848  RISE       1
I__183/O                                 CascadeMux                     0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/in2    LogicCell40_SEQ_MODE_0000      0              6206   4848  RISE       1
NCO1.counter_RNI37ISD_10_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_0000    517              6722   4848  FALL       5
I__174/I                                 Odrv4                          0              6722   5396  FALL       1
I__174/O                                 Odrv4                        548              7270   5396  FALL       1
I__177/I                                 Span4Mux_v                     0              7270   5396  FALL       1
I__177/O                                 Span4Mux_v                   548              7818   5396  FALL       1
I__180/I                                 LocalMux                       0              7818   5396  FALL       1
I__180/O                                 LocalMux                     455              8273   5396  FALL       1
I__182/I                                 CEMux                          0              8273   5396  FALL       1
I__182/O                                 CEMux                        817              9090   5396  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/ce             LogicCell40_SEQ_MODE_1010      0              9090   5396  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.f_correct_0_LC_1_6_3/in0
Capture Clock    : NCO1.f_correct_0_LC_1_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1968
---------------------------------------   ---- 
End-of-path arrival time (ps)             1968
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                           TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__90/I                           LocalMux                       0              1192   +INF  FALL       1
I__90/O                           LocalMux                     455              1647   +INF  FALL       1
I__91/I                           InMux                          0              1647   +INF  FALL       1
I__91/O                           InMux                        320              1968   +INF  FALL       1
NCO1.f_correct_0_LC_1_6_3/in0     LogicCell40_SEQ_MODE_1000      0              1968   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__226/I                                          ClkMux                         0              3239  RISE       1
I__226/O                                          ClkMux                       455              3694  RISE       1
NCO1.f_correct_0_LC_1_6_3/clk                     LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_3_LC_1_4_6/sr
Capture Clock    : NCO1.VCO1.U1.q_3_LC_1_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4614
---------------------------------------   ---- 
End-of-path arrival time (ps)             4614
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__116/I                             LocalMux                       0              1192   +INF  FALL       1
I__116/O                             LocalMux                     455              1647   +INF  FALL       1
I__117/I                             InMux                          0              1647   +INF  FALL       1
I__117/O                             InMux                        320              1968   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       4
I__92/I                              Odrv4                          0              2536   +INF  FALL       1
I__92/O                              Odrv4                        548              3084   +INF  FALL       1
I__94/I                              Span4Mux_v                     0              3084   +INF  FALL       1
I__94/O                              Span4Mux_v                   548              3632   +INF  FALL       1
I__96/I                              LocalMux                       0              3632   +INF  FALL       1
I__96/O                              LocalMux                     455              4087   +INF  FALL       1
I__98/I                              SRMux                          0              4087   +INF  FALL       1
I__98/O                              SRMux                        527              4614   +INF  FALL       1
NCO1.VCO1.U1.q_3_LC_1_4_6/sr         LogicCell40_SEQ_MODE_1010      0              4614   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_0_LC_1_5_3/sr
Capture Clock    : NCO1.VCO1.U1.q_0_LC_1_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_0_LC_1_5_3/sr         LogicCell40_SEQ_MODE_1011      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : BNC1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6977
---------------------------------------   ----- 
End-of-path arrival time (ps)             11467
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       3
I__81/I                            Odrv12                         0              4490   +INF  RISE       1
I__81/O                            Odrv12                       724              5213   +INF  RISE       1
I__83/I                            LocalMux                       0              5213   +INF  RISE       1
I__83/O                            LocalMux                     486              5699   +INF  RISE       1
I__85/I                            IoInMux                        0              5699   +INF  RISE       1
I__85/O                            IoInMux                      382              6082   +INF  RISE       1
BNC1_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              6082   +INF  RISE       1
BNC1_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297              9379   +INF  FALL       1
BNC1_obuf_iopad/DIN                IO_PAD                         0              9379   +INF  FALL       1
BNC1_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             11467   +INF  FALL       1
BNC1                               TOP                            0             11467   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.sin_data_LC_2_4_5/lcout
Path End         : BNC2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8342
---------------------------------------   ----- 
End-of-path arrival time (ps)             12832
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__224/I                                          ClkMux                         0              3239  RISE       1
I__224/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.sin_data_LC_2_4_5/clk                   LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.sin_data_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   +INF  FALL       3
I__81/I                            Odrv12                         0              4490   +INF  FALL       1
I__81/O                            Odrv12                       796              5286   +INF  FALL       1
I__84/I                            Sp12to4                        0              5286   +INF  FALL       1
I__84/O                            Sp12to4                      662              5947   +INF  FALL       1
I__86/I                            Span4Mux_s1_h                  0              5947   +INF  FALL       1
I__86/O                            Span4Mux_s1_h                248              6195   +INF  FALL       1
I__87/I                            IoSpan4Mux                     0              6195   +INF  FALL       1
I__87/O                            IoSpan4Mux                   475              6671   +INF  FALL       1
I__88/I                            LocalMux                       0              6671   +INF  FALL       1
I__88/O                            LocalMux                     455              7126   +INF  FALL       1
I__89/I                            IoInMux                        0              7126   +INF  FALL       1
I__89/O                            IoInMux                      320              7446   +INF  FALL       1
BNC2_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              7446   +INF  FALL       1
BNC2_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      3297             10744   +INF  FALL       1
BNC2_obuf_iopad/DIN                IO_PAD                         0             10744   +INF  FALL       1
BNC2_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2088             12832   +INF  FALL       1
BNC2                               TOP                            0             12832   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_0_LC_1_5_3/lcout
Path End         : LED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7411
---------------------------------------   ----- 
End-of-path arrival time (ps)             11901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_0_LC_1_5_3/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_0_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__102/I                         Odrv4                          0              4490   +INF  RISE       1
I__102/O                         Odrv4                        517              5007   +INF  RISE       1
I__105/I                         Span4Mux_s0_h                  0              5007   +INF  RISE       1
I__105/O                         Span4Mux_s0_h                217              5224   +INF  RISE       1
I__106/I                         IoSpan4Mux                     0              5224   +INF  RISE       1
I__106/O                         IoSpan4Mux                   424              5647   +INF  RISE       1
I__107/I                         LocalMux                       0              5647   +INF  RISE       1
I__107/O                         LocalMux                     486              6133   +INF  RISE       1
I__108/I                         IoInMux                        0              6133   +INF  RISE       1
I__108/O                         IoInMux                      382              6516   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6516   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9813   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              9813   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11901   +INF  FALL       1
LED[0]                           TOP                            0             11901   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_2_LC_1_5_2/sr
Capture Clock    : NCO1.VCO1.U1.q_2_LC_1_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_2_LC_1_5_2/sr         LogicCell40_SEQ_MODE_1010      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_2_LC_1_5_2/lcout
Path End         : LED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_2_LC_1_5_2/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_2_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       4
I__130/I                         Odrv4                          0              4490   +INF  RISE       1
I__130/O                         Odrv4                        517              5007   +INF  RISE       1
I__134/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__134/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__135/I                         LocalMux                       0              5430   +INF  RISE       1
I__135/O                         LocalMux                     486              5916   +INF  RISE       1
I__136/I                         IoInMux                        0              5916   +INF  RISE       1
I__136/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[2]                           TOP                            0             11684   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON3
Path End         : NCO1.VCO1.U1.q_1_LC_1_5_1/sr
Capture Clock    : NCO1.VCO1.U1.q_1_LC_1_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (TOP|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4481
---------------------------------------   ---- 
End-of-path arrival time (ps)             4481
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON3                              TOP                            0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON3_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON3_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON3_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__116/I                             LocalMux                       0              1142   +INF  FALL       1
I__116/O                             LocalMux                     455              1597   +INF  FALL       1
I__117/I                             InMux                          0              1597   +INF  FALL       1
I__117/O                             InMux                        320              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON3_ibuf_RNIK877_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       4
I__93/I                              Odrv4                          0              2486   +INF  FALL       1
I__93/O                              Odrv4                        548              3034   +INF  FALL       1
I__95/I                              Span4Mux_h                     0              3034   +INF  FALL       1
I__95/O                              Span4Mux_h                   465              3499   +INF  FALL       1
I__97/I                              LocalMux                       0              3499   +INF  FALL       1
I__97/O                              LocalMux                     455              3954   +INF  FALL       1
I__99/I                              SRMux                          0              3954   +INF  FALL       1
I__99/O                              SRMux                        527              4481   +INF  FALL       1
NCO1.VCO1.U1.q_1_LC_1_5_1/sr         LogicCell40_SEQ_MODE_1011      0              4481   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_1_LC_1_5_1/lcout
Path End         : LED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7194
---------------------------------------   ----- 
End-of-path arrival time (ps)             11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__225/I                                          ClkMux                         0              3239  RISE       1
I__225/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_1_LC_1_5_1/clk                     LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_1_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       3
I__110/I                         Odrv4                          0              4490   +INF  RISE       1
I__110/O                         Odrv4                        517              5007   +INF  RISE       1
I__113/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__113/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__114/I                         LocalMux                       0              5430   +INF  RISE       1
I__114/O                         LocalMux                     486              5916   +INF  RISE       1
I__115/I                         IoInMux                        0              5916   +INF  RISE       1
I__115/O                         IoInMux                      382              6299   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED[1]                           TOP                            0             11684   +INF  FALL       1


++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.VCO1.U1.q_3_LC_1_4_6/lcout
Path End         : LED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (TOP|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7142
---------------------------------------   ----- 
End-of-path arrival time (ps)             11632
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__221/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__221/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__222/I                                          GlobalMux                      0              3012  RISE       1
I__222/O                                          GlobalMux                    227              3239  RISE       1
I__223/I                                          ClkMux                         0              3239  RISE       1
I__223/O                                          ClkMux                       455              3694  RISE       1
NCO1.VCO1.U1.q_3_LC_1_4_6/clk                     LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.VCO1.U1.q_3_LC_1_4_6/lcout  LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       4
I__143/I                         Odrv4                          0              4490   +INF  RISE       1
I__143/O                         Odrv4                        517              5007   +INF  RISE       1
I__147/I                         Span4Mux_s2_v                  0              5007   +INF  RISE       1
I__147/O                         Span4Mux_s2_v                372              5379   +INF  RISE       1
I__148/I                         LocalMux                       0              5379   +INF  RISE       1
I__148/O                         LocalMux                     486              5865   +INF  RISE       1
I__149/I                         IoInMux                        0              5865   +INF  RISE       1
I__149/O                         IoInMux                      382              6247   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6247   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9544   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              9544   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             11632   +INF  FALL       1
LED[3]                           TOP                            0             11632   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

