Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.66 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.66 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: tri_level_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_module.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_module
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : tri_level_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : NO
Multiplier Style                   : auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : YES

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd in Library work.
Architecture behavioral of Entity channel_controller is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd in Library work.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Architecture behavioral of Entity output_level_monitor is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd in Library work.
Architecture behavioral of Entity master_reset_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd in Library work.
Architecture behavioral of Entity tri_level_channel is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latch.vhd in Library work.
Architecture behavioral of Entity led_latch is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk1>.
    Set property "clock_signal = yes" for signal <clk2>.
    Set property "clock_signal = yes" for signal <clk3>.
    Set property "clock_signal = yes" for signal <clk4>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 300: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 306: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 312: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 318: Generating a Black Box for component <BUFG>.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 328: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 346: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val1> is not on the component.
WARNING:Xst:1542 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: No default binding for component: <period_dual_count>. Generic <tick_val2> is not on the component.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 364: Unconnected output port 'sync_offset_o' of component 'period_dual_count'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 426: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 434: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 467: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 475: Unconnected output port 'use_f1485_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 508: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 516: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 548: Generating a Black Box for component <bufgmux>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd line 556: Unconnected output port 'use_f1484_o' of component 'tri_level_channel'.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing Entity <master_reset_delay> (Architecture <behavioral>).
Entity <master_reset_delay> analyzed. Unit <master_reset_delay> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
	tick_val1 = 182
	tick_val2 = 1
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd line 212: Unconnected output port 'debug_o' of component 'Tri_level_timer'.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <channel_controller> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 154: The following signals are missing in the process sensitivity list:
   command_timing, command_system.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 214: The following signals are missing in the process sensitivity list:
   actual_timing, actual_system, mute.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd line 234: The following signals are missing in the process sensitivity list:
   actual_timing_var_clk.
Entity <channel_controller> analyzed. Unit <channel_controller> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 82: The following signals are missing in the process sensitivity list:
   interlaced_i, div10_11_i, sync_mode_lsb_i, spl_div_i, framerate_x2_i.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 140: The following signals are missing in the process sensitivity list:
   divstart_value.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 165: The following signals are missing in the process sensitivity list:
   spl_div.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd line 219: The following signals are missing in the process sensitivity list:
   lines_pr_frame.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd line 117: The following signals are missing in the process sensitivity list:
   zero1_dur.
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <output_level_monitor> (Architecture <behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.

Analyzing Entity <led_latch> (Architecture <behavioral>).
Entity <led_latch> analyzed. Unit <led_latch> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0004 (positive)                              |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <DAC_o>.
    Found 4-bit register for signal <DAC>.
    Found 1-bit register for signal <half_clk_tick>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | mreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero3                                          |
    | Power Up State     | zero1                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok_o>.
    Found 12-bit subtractor for signal <$n0039> created at line 133.
    Found 12-bit register for signal <neg_dur>.
    Found 12-bit register for signal <pos_dur>.
    Found 12-bit register for signal <state_count>.
    Found 12-bit register for signal <sync_dur>.
    Found 1-bit register for signal <sync_polarity>.
    Found 1-bit register for signal <sync_zero>.
    Found 1-bit register for signal <tsg_lvl_reclock>.
    Found 12-bit register for signal <zero1_dur>.
    Found 12-bit register for signal <zero2_dur>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  12 Multiplexer(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/serial_interface.vhd.
WARNING:Xst:1305 - Output <debug_o<15:4>> is never assigned. Tied to value 000000000000.
    Found 1-bit register for signal <debug_o<1>>.
    Found 24-bit register for signal <timing_o>.
    Found 15-bit register for signal <system_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sck_delayed1>.
    Found 1-bit register for signal <sck_tick>.
    Found 15-bit register for signal <system>.
    Found 24-bit register for signal <timing>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 64.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/frame_sync_delay.vhd.
WARNING:Xst:647 - Input <lpf_i> is never used.
WARNING:Xst:647 - Input <div10_11_i> is never used.
WARNING:Xst:647 - Input <spl_div_i> is never used.
WARNING:Xst:1780 - Signal <sync_waiting> is never used or assigned.
    Found 1-bit register for signal <count_en>.
    Found 1-bit register for signal <count_is_2_delayed1>.
    Found 1-bit register for signal <count_load>.
    Found 24-bit down counter for signal <delay_count>.
    Found 7-bit down counter for signal <extra_delay_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_extra_delayed>.
    Found 1-bit register for signal <sync_mask>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_timer.vhd.
WARNING:Xst:1305 - Output <debug_o<15>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_o<13:11>> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug_o<7:6>> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <debug_o<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode_lsb> is assigned but never used.
    Found 1-bit register for signal <timing_change_o>.
    Found 4-bit subtractor for signal <$n0033> created at line 154.
    Found 10-bit subtractor for signal <$n0035> created at line 176.
    Found 10-bit comparator equal for signal <$n0036> created at line 197.
    Found 10-bit comparator equal for signal <$n0037> created at line 203.
    Found 11-bit comparator equal for signal <$n0038> created at line 227.
    Found 11-bit adder for signal <$n0039> created at line 230.
    Found 1-bit register for signal <div10_11>.
    Found 4-bit register for signal <div_count>.
    Found 1-bit register for signal <div_tick>.
    Found 1-bit register for signal <frame_end_tick>.
    Found 1-bit register for signal <frame_end_tick_delayed1>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <framerate_x2>.
    Found 1-bit register for signal <interlaced>.
    Found 1-bit register for signal <line_begin>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <line_mid>.
    Found 11-bit register for signal <lines_pr_frame>.
    Found 1-bit register for signal <make_sync>.
    Found 1-bit register for signal <mute>.
    Found 10-bit register for signal <spl_div>.
    Found 10-bit register for signal <spl_div_count>.
    Found 1-bit register for signal <two_pulses>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <channel_controller>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/channel_controller.vhd.
WARNING:Xst:646 - Signal <debug<15:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <param_valid> is never used or assigned.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_delayed_i (negative)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | muted                                          |
    | Power Up State     | muted                                          |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <spl_is_zero_o>.
    Found 1-bit register for signal <mute_o>.
    Found 24-bit register for signal <timing_o>.
    Found 1-bit register for signal <reset_channel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 15-bit comparator not equal for signal <$n0027> created at line 141.
    Found 8-bit subtractor for signal <$n0033> created at line 201.
    Found 15-bit register for signal <actual_system>.
    Found 15-bit register for signal <actual_system_var_clk>.
    Found 24-bit register for signal <actual_timing>.
    Found 24-bit register for signal <actual_timing_var_clk>.
    Found 4-bit up counter for signal <allowed_count>.
    Found 1-bit register for signal <mute>.
    Found 1-bit register for signal <mute_var_clk>.
    Found 1-bit register for signal <new_system>.
    Found 1-bit register for signal <read_allowed>.
    Found 1-bit register for signal <read_allowed_var_clk>.
    Found 1-bit register for signal <reset_channel>.
    Found 8-bit register for signal <state_count>.
    Found 1-bit register for signal <write_allowed>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <channel_controller> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 13-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 1-bit register for signal <count1_tick>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <led_latch>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/led_latch.vhd.
    Found 1-bit register for signal <led_o>.
    Found 1-bit register for signal <tick_10ms_count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <led_latch> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_level_Channel.vhd.
WARNING:Xst:1305 - Output <debug_o<15:7>> is never assigned. Tied to value 000000000.
WARNING:Xst:1305 - Output <debug_o<3>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:1780 - Signal <lvl_count> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg_level> is never used or assigned.
WARNING:Xst:1780 - Signal <use_f1484> is never used or assigned.
    Found 1-bit register for signal <f2398>.
    Found 1-bit register for signal <f24>.
    Found 1-bit register for signal <f30>.
    Found 1-bit register for signal <f4m>.
    Found 1-bit register for signal <f8g>.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reclk>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/period_dual_count.vhd.
    Register <count1_tick> equivalent to <count1_is_one> has been removed
    Register <count2_tick> equivalent to <count2_is_one_delayed1> has been removed
    Found 1-bit register for signal <sync_o>.
    Found 1-bit register for signal <sync_offset_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_is_one>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_is_one_delayed1>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <master_reset_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/master_reset_delay.vhd.
    Found 1-bit register for signal <reset_delayed_o>.
    Found 8-bit down counter for signal <delay_count>.
    Found 1-bit register for signal <tick_10ms>.
    Found 21-bit down counter for signal <tick_10ms_count>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <master_reset_delay> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:1306 - Output <ext3_o> is never assigned.
WARNING:Xst:1306 - Output <ext0_o> is never assigned.
WARNING:Xst:1306 - Output <ext1_o> is never assigned.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:1306 - Output <ext2_o> is never assigned.
WARNING:Xst:1780 - Signal <f4m_clean_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_mode> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <f8g_clean_tog> is never used or assigned.
WARNING:Xst:646 - Signal <debug1> is assigned but never used.
WARNING:Xst:646 - Signal <debug2> is assigned but never used.
WARNING:Xst:646 - Signal <debug3> is assigned but never used.
WARNING:Xst:646 - Signal <debug4> is assigned but never used.
WARNING:Xst:1780 - Signal <f4m_genlock_resync> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start_tog> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_sync_reset> is assigned but never used.
WARNING:Xst:1780 - Signal <ch1_frame_start> is never used or assigned.
WARNING:Xst:1780 - Signal <genlock_resync> is never used or assigned.
WARNING:Xst:1780 - Signal <spl_div> is never used or assigned.
WARNING:Xst:1780 - Signal <ch1_genlock_sync_tog> is never used or assigned.
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_2> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 3
# Adders/Subtractors               : 24
 8-bit subtractor                  : 4
 11-bit adder                      : 4
 10-bit subtractor                 : 4
 12-bit subtractor                 : 4
 4-bit subtractor                  : 4
 5-bit subtractor                  : 4
# Counters                         : 30
 24-bit down counter               : 4
 7-bit down counter                : 4
 8-bit down counter                : 1
 21-bit down counter               : 1
 12-bit down counter               : 9
 3-bit updown counter              : 2
 13-bit down counter               : 1
 4-bit up counter                  : 4
 6-bit up counter                  : 4
# Registers                        : 574
 1-bit register                    : 482
 11-bit register                   : 12
 5-bit register                    : 4
 15-bit register                   : 12
 24-bit register                   : 16
 8-bit register                    : 4
 4-bit register                    : 12
 10-bit register                   : 8
 12-bit register                   : 24
# Comparators                      : 16
 15-bit comparator not equal       : 4
 11-bit comparator equal           : 4
 10-bit comparator equal           : 8
# Multiplexers                     : 16
 8-bit 2-to-1 multiplexer          : 4
 24-bit 2-to-1 multiplexer         : 4
 1-bit 2-to-1 multiplexer          : 4
 12-bit 2-to-1 multiplexer         : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <channel_controller>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync2398_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync24_generation>.
WARNING:Xst:1291 - FF/Latch <sync_offset_o> is unconnected in block <sync30_generation>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1291 - FF/Latch <debug_o_1> is unconnected in block <serial_interfacing>.
WARNING:Xst:1710 - FF/Latch  <zero1_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_8> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_7> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <pos_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_9> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_10> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_11> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <sync_dur_0> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <tri_level_module> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <output_level_monitor> ...

Optimizing unit <master_reset_delay> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count0> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <serial_interface> ...

Optimizing unit <sync_statemachine> ...
WARNING:Xst:1710 - FF/Latch  <sync_dur_5> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero2_dur_4> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <neg_dur_1> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_0> (without init value) is constant in block <sync_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <zero1_dur_1> (without init value) is constant in block <sync_statemachine>.

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <channel_controller> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_4_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_3_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_2_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_4> is constant in block <tri_level_module>.
WARNING:Xst:1293 - FF/Latch  <Tri_Level_Channel_1_tri_level_timing_lines_pr_frame_8> is constant in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync24_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync2398_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <sync30_generation_sync_offset_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_4_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_3_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_2_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_system_controller_serial_interfacing_debug_o_1> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_4_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_4_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_4_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_3_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_3_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_3_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_2_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_2_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_mosi equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_mosi has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_0 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_5 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_1 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_7 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_5 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_4 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_6 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_neg_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_pos_dur_3 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_9 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_10 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_sync_dur_4 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_2 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_8 equivalent to Tri_Level_Channel_2_tri_level_timing_statemachine_zero2_dur_1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_sync_dur_2 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero2_dur_3 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_2 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_6 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_5 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_1 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_7 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_9 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_3 has been removed
Register Tri_Level_Channel_1_system_controller_lpf_o_0 equivalent to Tri_Level_Channel_1_system_controller_lpf_o_10 has been removed
Register Tri_Level_Channel_3_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_4_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_system_controller_serial_interfacing_sck_delayed1 equivalent to Tri_Level_Channel_2_system_controller_serial_interfacing_sck_delayed1 has been removed
Register Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_6 equivalent to Tri_Level_Channel_1_tri_level_timing_statemachine_zero1_dur_4 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 105.
Optimizing block <tri_level_module> to meet ratio 100 (+ 5) of 1920 slices :
Area constraint is met for block <tri_level_module>, final ratio is 104.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd4.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd1, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd3, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd4.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_16
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_18
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_17
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_20
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_19
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_15
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_4_tri_level_timing_line_begin, Tri_Level_Channel_4_tri_level_timing_line_mid, Tri_Level_Channel_4_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_3_tri_level_timing_line_begin, Tri_Level_Channel_3_tri_level_timing_line_mid, Tri_Level_Channel_3_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_2_tri_level_timing_line_begin, Tri_Level_Channel_2_tri_level_timing_line_mid, Tri_Level_Channel_2_tri_level_timing_two_pulses.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine__n00501 of flipflops :
Tri_Level_Channel_1_tri_level_timing_line_begin, Tri_Level_Channel_1_tri_level_timing_line_mid, Tri_Level_Channel_1_tri_level_timing_two_pulses.
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_12
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_13
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_14
Backward register balancing of flipflop sync24_generation_count2_11
Backward register balancing of flipflop sync24_generation_count2_10
Backward register balancing of flipflop sync24_generation_count1_11
Backward register balancing of flipflop sync24_generation_count1_10
Backward register balancing of flipflop sync2398_generation_count2_11
Backward register balancing of flipflop sync2398_generation_count2_10
Backward register balancing of flipflop sync2398_generation_count1_11
Backward register balancing of flipflop sync2398_generation_count1_10
Backward register balancing of flipflop sync30_generation_count2_11
Backward register balancing of flipflop sync30_generation_count2_10
Backward register balancing of flipflop sync30_generation_count1_11
Backward register balancing of flipflop sync30_generation_count1_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_12
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_11
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_10
Backward register balancing of flipflop master_reset_delaying_tick_10ms_count_11
Backward register balancing of flipflop sync24_generation_count2_9
Backward register balancing of flipflop sync24_generation_count1_9
Backward register balancing of flipflop sync2398_generation_count2_9
Backward register balancing of flipflop sync2398_generation_count1_9
Backward register balancing of flipflop sync30_generation_count2_9
Backward register balancing of flipflop sync30_generation_count1_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_9
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_10
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_9
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_9
Forward register balancing over Tri_Level_Channel_4_system_controller__n003429 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_4_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_4_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003429 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_3_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_3_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003429 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_2_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_2_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003429 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_10, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_11, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_6, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_7.
Forward register balancing over Tri_Level_Channel_1_system_controller__n003439_SW0 of flipflops :
Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_2, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_3, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_4, Tri_Level_Channel_1_system_controller_serial_interfacing_system_o_5.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_8
Backward register balancing of flipflop sync24_generation_count1_8
Backward register balancing of flipflop sync2398_generation_count2_8
Backward register balancing of flipflop sync2398_generation_count1_8
Backward register balancing of flipflop sync30_generation_count2_8
Backward register balancing of flipflop sync30_generation_count1_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_8
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_8
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_5
Backward register balancing of flipflop sync24_generation_count1_7
Backward register balancing of flipflop sync24_generation_count2_7
Backward register balancing of flipflop sync2398_generation_count1_7
Backward register balancing of flipflop sync2398_generation_count2_7
Backward register balancing of flipflop sync30_generation_count1_7
Backward register balancing of flipflop sync30_generation_count2_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_7
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_7
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_4
Backward register balancing of flipflop Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161_FRB
Backward register balancing of flipflop Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161_FRB
Forward register balancing over Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_4_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_4_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_3_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_3_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_2_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_2_tri_level_timing_statemachine_state_FFd2.
Forward register balancing over Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606161 of flipflops :
Tri_Level_Channel_1_tri_level_timing_statemachine_Ker606471_FRB, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd6, Tri_Level_Channel_1_tri_level_timing_statemachine_state_FFd2.
Backward register balancing of flipflop sync24_generation_count2_6
Backward register balancing of flipflop sync24_generation_count1_6
Backward register balancing of flipflop sync2398_generation_count2_6
Backward register balancing of flipflop sync2398_generation_count1_6
Backward register balancing of flipflop sync30_generation_count2_6
Backward register balancing of flipflop sync30_generation_count1_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f4m_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count2_6
Backward register balancing of flipflop f8g_genlock_regen_sync_period_counting_count1_6
Backward register balancing of flipflop Tri_Level_Channel_4_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_3_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_2_system_controller_serial_interfacing_bitptr_3
Backward register balancing of flipflop Tri_Level_Channel_1_system_controller_serial_interfacing_bitptr_3
