
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 462.867 ; gain = 198.805
Command: link_design -top Top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 884.430 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'PISOACT[0]'. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PISOACT[1]'. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PISOACT[2]'. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PISOACT[3]'. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.234 ; gain = 539.562
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1028.168 ; gain = 20.934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10f899bc6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1580.867 ; gain = 552.699

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1917.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1917.816 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10f899bc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1917.816 ; gain = 910.582
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hector/Desktop/Uni/SED/Projecto VHDL/Vivado/Vivado/project_1/project_1.runs/impl_1/Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec51d056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1917.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (68) is greater than number of available sites (59).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 59 sites available on device, but needs 68 sites.
	Term: Pisoactsal[0]
	Term: Pisoactsal[1]
	Term: Pisoactsal[2]
	Term: Pisoactsal[3]
	Term: Pisoactsal[4]
	Term: Pisoactsal[5]
	Term: Pisoactsal[6]
	Term: Pisoactsal[7]
	Term: Pisoactsal[8]
	Term: Pisoactsal[9]
	Term: Pisoactsal[10]
	Term: Pisoactsal[11]
	Term: Pisoactsal[12]
	Term: Pisoactsal[13]
	Term: Pisoactsal[14]
	Term: Pisoactsal[15]
	Term: Pisoactsal[16]
	Term: Pisoactsal[17]
	Term: Pisoactsal[18]
	Term: Pisoactsal[19]
	Term: Pisoactsal[20]
	Term: Pisoactsal[21]
	Term: Pisoactsal[22]
	Term: Pisoactsal[23]
	Term: Pisoactsal[24]
	Term: Pisoactsal[25]
	Term: Pisoactsal[26]
	Term: Pisoactsal[27]
	Term: Pisoactsal[28]
	Term: Pisoactsal[29]
	Term: Pisoactsal[30]
	Term: Pisoactsal[31]
	Term: Pisoobjsal[0]
	Term: Pisoobjsal[1]
	Term: Pisoobjsal[2]
	Term: Pisoobjsal[3]
	Term: Pisoobjsal[4]
	Term: Pisoobjsal[5]
	Term: Pisoobjsal[6]
	Term: Pisoobjsal[7]
	Term: Pisoobjsal[8]
	Term: Pisoobjsal[9]
	Term: Pisoobjsal[10]
	Term: Pisoobjsal[11]
	Term: Pisoobjsal[12]
	Term: Pisoobjsal[13]
	Term: Pisoobjsal[14]
	Term: Pisoobjsal[15]
	Term: Pisoobjsal[16]
	Term: Pisoobjsal[17]
	Term: Pisoobjsal[18]
	Term: Pisoobjsal[19]
	Term: Pisoobjsal[20]
	Term: Pisoobjsal[21]
	Term: Pisoobjsal[22]
	Term: Pisoobjsal[23]
	Term: Pisoobjsal[24]
	Term: Pisoobjsal[25]
	Term: Pisoobjsal[26]
	Term: Pisoobjsal[27]
	Term: Pisoobjsal[28]
	Term: Pisoobjsal[29]
	Term: Pisoobjsal[30]
	Term: Pisoobjsal[31]
	Term: EDGES_SAL[0]
	Term: EDGES_SAL[1]
	Term: EDGES_SAL[2]
	Term: EDGES_SAL[3]


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (68) is greater than number of available sites (59).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 59 sites available on device, but needs 68 sites.
	Term: Pisoactsal[0]
	Term: Pisoactsal[1]
	Term: Pisoactsal[2]
	Term: Pisoactsal[3]
	Term: Pisoactsal[4]
	Term: Pisoactsal[5]
	Term: Pisoactsal[6]
	Term: Pisoactsal[7]
	Term: Pisoactsal[8]
	Term: Pisoactsal[9]
	Term: Pisoactsal[10]
	Term: Pisoactsal[11]
	Term: Pisoactsal[12]
	Term: Pisoactsal[13]
	Term: Pisoactsal[14]
	Term: Pisoactsal[15]
	Term: Pisoactsal[16]
	Term: Pisoactsal[17]
	Term: Pisoactsal[18]
	Term: Pisoactsal[19]
	Term: Pisoactsal[20]
	Term: Pisoactsal[21]
	Term: Pisoactsal[22]
	Term: Pisoactsal[23]
	Term: Pisoactsal[24]
	Term: Pisoactsal[25]
	Term: Pisoactsal[26]
	Term: Pisoactsal[27]
	Term: Pisoactsal[28]
	Term: Pisoactsal[29]
	Term: Pisoactsal[30]
	Term: Pisoactsal[31]
	Term: Pisoobjsal[0]
	Term: Pisoobjsal[1]
	Term: Pisoobjsal[2]
	Term: Pisoobjsal[3]
	Term: Pisoobjsal[4]
	Term: Pisoobjsal[5]
	Term: Pisoobjsal[6]
	Term: Pisoobjsal[7]
	Term: Pisoobjsal[8]
	Term: Pisoobjsal[9]
	Term: Pisoobjsal[10]
	Term: Pisoobjsal[11]
	Term: Pisoobjsal[12]
	Term: Pisoobjsal[13]
	Term: Pisoobjsal[14]
	Term: Pisoobjsal[15]
	Term: Pisoobjsal[16]
	Term: Pisoobjsal[17]
	Term: Pisoobjsal[18]
	Term: Pisoobjsal[19]
	Term: Pisoobjsal[20]
	Term: Pisoobjsal[21]
	Term: Pisoobjsal[22]
	Term: Pisoobjsal[23]
	Term: Pisoobjsal[24]
	Term: Pisoobjsal[25]
	Term: Pisoobjsal[26]
	Term: Pisoobjsal[27]
	Term: Pisoobjsal[28]
	Term: Pisoobjsal[29]
	Term: Pisoobjsal[30]
	Term: Pisoobjsal[31]
	Term: EDGES_SAL[0]
	Term: EDGES_SAL[1]
	Term: EDGES_SAL[2]
	Term: EDGES_SAL[3]


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |     8 | LVCMOS33(8)                                                            |                                          |        |  +3.30 |    YES |     |
| 15 |    50 |     3 | LVCMOS33(3)                                                            |                                          |        |  +3.30 |    YES |     |
| 16 |    10 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     1 | LVCMOS18(1)                                                            |                                          |        |  +1.80 |    YES |     |
| 35 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   210 |    13 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | Button[0]            | LVCMOS33        | IOB_X0Y85            | T18                  |                      |
|        | Button[1]            | LVCMOS33        | IOB_X0Y65            | U18                  |                      |
|        | Button[2]            | LVCMOS33        | IOB_X0Y89            | R13                  |                      |
|        | DOORS                | LVCMOS33        | IOB_X0Y67            | V16                  |                      |
|        | EMER_LED             | LVCMOS33        | IOB_X0Y63            | V17                  |                      |
|        | LED_Floor[3]         | LVCMOS33        | IOB_X0Y84            | N14                  |                      |
|        | MOTORS[0]            | LVCMOS33        | IOB_X0Y66            | U17                  |                      |
|        | MOTORS[1]            | LVCMOS33        | IOB_X0Y64            | U16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 15     | LED_Floor[0]         | LVCMOS33        | IOB_X0Y114           | H17                  |                      |
|        | LED_Floor[1]         | LVCMOS33        | IOB_X0Y102           | K15                  |                      |
|        | LED_Floor[2]         | LVCMOS33        | IOB_X0Y115           | J13                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | Button[3]            | LVCMOS18        | IOB_X1Y51            | T8                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | CLK                  | LVCMOS33        | IOB_X1Y126           | E3                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec51d056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1917.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ec51d056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1917.816 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: ec51d056

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1917.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 4 Warnings, 4 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Jan 10 13:58:45 2024...
