cross16-sweep.blif
Stage: Creating work/cross16-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 4,520e-01s
Debug: Elapsed time after resource sharing: 4,540e-01s
Debug: Num Cones considered: 14560
Debug: Num Cones retained: 4288
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 232
Luts (TLUTS)    depth           check           
80 (74)         2               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 4,980e-01s
Num LUT resources used with sharing: 0
Debug: Elapsed time after resource sharing: 5,030e-01s
Debug: Num Cones considered: 800
Debug: Num Cones retained: 800
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 48
Luts (TLUT/TCON)depth           check           
0 (0/16)        0               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 1,866e+00s
Num LUT resources used with sharing: 0
Debug: Elapsed time after resource sharing: 1,871e+00s
Debug: Num Cones considered: 14560
Debug: Num Cones retained: 4288
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 318
Luts (TLUT/TCON)depth           check           
0 (0/164)       0               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 3,610e-01s
Debug: Num Cones considered: 12464
Debug: Num Cones retained: 3840
Debug: Num Cones considered: 18560
Debug: Num Cones retained: 4288
Debug: Num Cones considered: 16208
Debug: Num Cones retained: 3840
Debug: Num Cones considered: 16208
Debug: Num Cones retained: 3840
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 240
Luts            depth           check           
80              2               PASSED          
Stage: ABC fpga
Luts            depth           check           
80              2               PASSED          
tlc2
Stage: Creating work/tlc2-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 2,760e-01s
Debug: Elapsed time after resource sharing: 2,780e-01s
Debug: Num Cones considered: 8201
Debug: Num Cones retained: 1742
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 84
Luts (TLUTS)    depth           check           
27 (15)         3               SKIPPED         
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 6,810e-01s
Num LUT resources used with sharing: 14
Debug: Elapsed time after resource sharing: 6,870e-01s
Debug: Num Cones considered: 7209
Debug: Num Cones retained: 1687
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 53
Luts (TLUT/TCON)depth           check           
16 (10/1)       2               SKIPPED         
Stage: TCON mapper
Debug: Elapsed time after mapping: 6,280e-01s
Num LUT resources used with sharing: 19
Debug: Elapsed time after resource sharing: 6,340e-01s
Debug: Num Cones considered: 8201
Debug: Num Cones retained: 1742
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 93
Luts (TLUT/TCON)depth           check           
26 (13/5)       3               SKIPPED         
Stage: SimpleMAP
Debug: Elapsed time after mapping: 2,530e-01s
Debug: Num Cones considered: 9038
Debug: Num Cones retained: 1803
Debug: Num Cones considered: 12309
Debug: Num Cones retained: 1847
Debug: Num Cones considered: 11937
Debug: Num Cones retained: 1811
Debug: Num Cones considered: 12093
Debug: Num Cones retained: 1823
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 200
Luts            depth           check           
62              4               SKIPPED         
Stage: ABC fpga
Luts            depth           check           
69              4               SKIPPED         
tlc4
Stage: Creating work/tlc4-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 2,200e-01s
Debug: Elapsed time after resource sharing: 2,230e-01s
Debug: Num Cones considered: 1790
Debug: Num Cones retained: 574
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 48
Luts (TLUTS)    depth           check           
16 (16)         1               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 2,860e-01s
Num LUT resources used with sharing: 14
Debug: Elapsed time after resource sharing: 2,910e-01s
Debug: Num Cones considered: 532
Debug: Num Cones retained: 287
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 53
Luts (TLUT/TCON)depth           check           
14 (12/2)       1               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 3,570e-01s
Num LUT resources used with sharing: 14
Debug: Elapsed time after resource sharing: 3,620e-01s
Debug: Num Cones considered: 1790
Debug: Num Cones retained: 574
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 77
Luts (TLUT/TCON)depth           check           
14 (10/9)       1               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 1,480e-01s
Debug: Num Cones considered: 2014
Debug: Num Cones retained: 635
Debug: Num Cones considered: 2830
Debug: Num Cones retained: 640
Debug: Num Cones considered: 2830
Debug: Num Cones retained: 640
Debug: Num Cones considered: 2830
Debug: Num Cones retained: 640
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 66
Luts            depth           check           
20              2               PASSED          
Stage: ABC fpga
Luts            depth           check           
20              2               PASSED          
regex
Stage: Creating work/grid_tile directory and copying design
Stage: Synthesizing
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Sep 16 14:31:34 2014
Info: Command: quartus_map grid_tile.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file design/countDecoder.vhd
    Info: Found design unit 1: countDecoder-RTL
    Info: Found entity 1: countDecoder
Info: Found 2 design units, including 1 entities, in source file design/counter.vhd
    Info: Found design unit 1: counter-rtl
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file design/test.vhd
    Info: Found design unit 1: test-RTL
    Info: Found entity 1: test
Info: Found 2 design units, including 1 entities, in source file design/top_genericblock.vhd
    Info: Found design unit 1: top_genericblock-RTL
    Info: Found entity 1: top_genericblock
Info: Found 2 design units, including 1 entities, in source file design/grid_tile.vhd
    Info: Found design unit 1: grid_tile-RTL
    Info: Found entity 1: grid_tile
Info: Elaborating entity "grid_tile" for the top level hierarchy
Info: Elaborating entity "top_genericblock" for hierarchy "top_genericblock:Counter_ent"
Info: Elaborating entity "counter" for hierarchy "top_genericblock:Counter_ent|counter:Counter_ent"
Info: Elaborating entity "countDecoder" for hierarchy "top_genericblock:Counter_ent|countDecoder:CountDecoder_ent"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 0 warnings
    Error: Peak virtual memory: 398 megabytes
    Error: Processing ended: Tue Sep 16 14:31:36 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
Stage: Generating parameters
Attention: Verify the detected parameters by inspecting work/grid_tile/grid_tile.par
Stage: Resynthesizing
Stage: TLUT mapper
Debug: Elapsed time after mapping: 1,370e-01s
Debug: Elapsed time after resource sharing: 1,390e-01s
Debug: Num Cones considered: 1914
Debug: Num Cones retained: 523
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 59
Luts (TLUTS)    depth           check           
19 (8)          3               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 4,540e-01s
Num LUT resources used with sharing: 17
Debug: Elapsed time after resource sharing: 4,620e-01s
Debug: Num Cones considered: 1350
Debug: Num Cones retained: 402
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 55
Luts (TLUT/TCON)depth           check           
17 (3/3)        2               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 4,690e-01s
Num LUT resources used with sharing: 17
Debug: Elapsed time after resource sharing: 4,740e-01s
Debug: Num Cones considered: 1914
Debug: Num Cones retained: 523
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 73
Luts (TLUT/TCON)depth           check           
17 (3/11)       2               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 1,340e-01s
Debug: Num Cones considered: 1840
Debug: Num Cones retained: 515
Debug: Num Cones considered: 2308
Debug: Num Cones retained: 520
Debug: Num Cones considered: 2531
Debug: Num Cones retained: 515
Debug: Num Cones considered: 2611
Debug: Num Cones retained: 516
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 102
Luts            depth           check           
32              3               PASSED          
Stage: ABC fpga
Luts            depth           check           
34              3               PASSED          
