--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Epp_top.twx Epp_top.ncd -o Epp_top.twr Epp_top.pcf -ucf
Nexys2_500General.ucf

Design file:              Epp_top.ncd
Physical constraint file: Epp_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock EppAstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |   -0.696(F)|    2.210(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   -0.724(F)|    2.231(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   -0.430(F)|    1.995(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   -0.793(F)|    2.284(F)|EppAstb_IBUF      |   0.000|
DB<4>       |    0.134(F)|    1.538(F)|EppAstb_IBUF      |   0.000|
DB<5>       |    0.019(F)|    1.631(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   -0.241(F)|    1.841(F)|EppAstb_IBUF      |   0.000|
DB<7>       |   -0.523(F)|    2.067(F)|EppAstb_IBUF      |   0.000|
EppWr       |    3.410(R)|   -0.019(R)|mod2/aux          |   0.000|
            |   -0.149(F)|    2.070(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock EppDstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    0.427(F)|    1.462(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   -0.158(F)|    1.930(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   -0.284(F)|    2.031(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   -0.121(F)|    1.900(F)|EppDstb_IBUF      |   0.000|
DB<4>       |   -0.460(F)|    2.171(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   -0.191(F)|    1.957(F)|EppDstb_IBUF      |   0.000|
DB<6>       |    0.664(F)|    1.272(F)|EppDstb_IBUF      |   0.000|
DB<7>       |    0.533(F)|    1.377(F)|EppDstb_IBUF      |   0.000|
EppWr       |    3.299(R)|    0.119(R)|mod2/aux          |   0.000|
            |    2.722(F)|   -0.083(F)|EppDstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    1.583(R)|    0.363(R)|clk_BUFGP         |   0.000|
sw<1>       |    2.007(R)|    0.184(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.938(R)|    0.909(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.093(R)|    0.745(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.877(R)|    1.199(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.411(R)|    1.161(R)|clk_BUFGP         |   0.000|
sw<6>       |    1.381(R)|    0.792(R)|clk_BUFGP         |   0.000|
sw<7>       |    2.372(R)|    0.741(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock EppAstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   12.142(R)|mod2/aux          |   0.000|
            |   13.563(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   10.970(R)|mod2/aux          |   0.000|
            |   12.845(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   12.073(R)|mod2/aux          |   0.000|
            |   13.872(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   12.224(R)|mod2/aux          |   0.000|
            |   13.620(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   11.189(R)|mod2/aux          |   0.000|
            |   12.902(F)|EppAstb_IBUF      |   0.000|
DB<5>       |   10.672(R)|mod2/aux          |   0.000|
            |   12.329(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   11.588(R)|mod2/aux          |   0.000|
            |   13.334(F)|EppAstb_IBUF      |   0.000|
DB<7>       |   11.269(R)|mod2/aux          |   0.000|
            |   13.503(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock EppDstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   12.280(R)|mod2/aux          |   0.000|
            |   14.521(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   11.108(R)|mod2/aux          |   0.000|
            |   13.864(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   12.211(R)|mod2/aux          |   0.000|
            |   14.868(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   12.362(R)|mod2/aux          |   0.000|
            |   14.683(F)|EppDstb_IBUF      |   0.000|
DB<4>       |   11.327(R)|mod2/aux          |   0.000|
            |   13.685(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   10.810(R)|mod2/aux          |   0.000|
            |   13.587(F)|EppDstb_IBUF      |   0.000|
DB<6>       |   11.726(R)|mod2/aux          |   0.000|
            |   14.038(F)|EppDstb_IBUF      |   0.000|
DB<7>       |   11.407(R)|mod2/aux          |   0.000|
            |   13.845(F)|EppDstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   10.657(R)|clk_BUFGP         |   0.000|
Led<1>      |   10.313(R)|clk_BUFGP         |   0.000|
Led<2>      |   10.338(R)|clk_BUFGP         |   0.000|
Led<3>      |   10.338(R)|clk_BUFGP         |   0.000|
Led<4>      |   11.443(R)|clk_BUFGP         |   0.000|
Led<5>      |   10.240(R)|clk_BUFGP         |   0.000|
Led<6>      |   13.164(R)|clk_BUFGP         |   0.000|
Led<7>      |   12.033(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock EppAstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    4.498|    7.071|         |         |
EppDstb        |    4.498|         |         |         |
clk            |    5.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EppDstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    4.498|    7.071|    3.287|    5.761|
EppDstb        |    4.498|         |    3.287|         |
clk            |    5.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    1.811|    1.811|         |         |
clk            |    1.519|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |DB<0>          |    7.690|
EppAstb        |DB<1>          |    7.442|
EppAstb        |DB<2>          |    6.980|
EppAstb        |DB<3>          |    6.902|
EppAstb        |DB<4>          |    9.375|
EppAstb        |DB<5>          |    8.704|
EppAstb        |DB<6>          |    9.900|
EppAstb        |DB<7>          |   10.270|
EppAstb        |EppWait        |    7.535|
EppDstb        |EppWait        |    7.666|
EppWr          |DB<0>          |    5.427|
EppWr          |DB<1>          |    5.704|
EppWr          |DB<2>          |    5.250|
EppWr          |DB<3>          |    5.923|
EppWr          |DB<4>          |    6.755|
EppWr          |DB<5>          |    6.215|
EppWr          |DB<6>          |    7.315|
EppWr          |DB<7>          |    7.111|
---------------+---------------+---------+


Analysis completed Mon Nov 23 16:55:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



