---
title: "Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications"
authors: ["Jing Li","Kunhyuk Kang","Kaushik Roy"]
date: 2009-01-01
doi: "10.1109/TCAD.2008.2009149"
publication_types: ["2"]
publication: "_IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems_"
publication_short: ""
summary: ""
tags: ["journal"," cmos integrated circuits","circuit reliability","elemental semiconductors","low-power electronics","silicon","statistical analysis","thin film transistors","cmos technology","si","circuit reliability","compensation technique","delay variation","four-finger structure","inverter chain","low-power low-cost application","low-temperature polycrystalline-silicon thin-film transistor","multifinger design technique","multimodal delay distribution","response surface method","statistical simulation methodology","unimodal distribution","variation estimation","cmos logic circuits","cmos technology","circuit simulation","delay","grain boundaries","logic devices","response surface methodology","robustness","substrates","thin film transistors","grain boundary (gb)","low-temperature polycrystalline-silicon (ltps)","process variation","thin-film transistor (tft)"]
categories: []
featured: false

url_pdf:
url_code:
url_dataset:
url_poster:
url_project:
url_slides:
url_source:
url_video:

image:
  caption: ""
  focal_point: ""
  preview_only: false

projects: []

slides: ""
---

