// Seed: 948230858
macromodule module_0 (
    output wor id_0,
    output wire id_1,
    output supply0 id_2,
    input wor id_3
);
  logic id_5;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    output uwire id_12,
    input supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input tri id_16
    , id_25,
    output supply0 id_17,
    input tri0 id_18
    , id_26,
    input wand id_19,
    input wire id_20,
    input wire id_21,
    output tri0 id_22,
    output tri1 id_23
);
  always @(*);
  module_0 modCall_1 (
      id_22,
      id_10,
      id_4,
      id_9
  );
endmodule
