<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>An I/O Buffer Cache Architecture for Remote Direct Memory Access</AwardTitle>
<AwardEffectiveDate>10/01/2004</AwardEffectiveDate>
<AwardExpirationDate>09/30/2007</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>35000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>An I/O Buffer Cache Architecture for Remote Direct Memory Access&lt;br/&gt;Abstract&lt;br/&gt;&lt;br/&gt;The project will investigate a low-cost buffer cache solution for improving performance of iSCSI end systems over Remote Direct Memory Access (RDMA). The use of RDMA protocols in modern storage networking architectures can reduce CPU overhead and performance loss due to the multiple memory-copy problem for end systems. An iSCSI-based IP storage architecture over RDMA can provide cost-effectiveness and high-performance.&lt;br/&gt;&lt;br/&gt;There are significant challenges in smoothing out the disparities between iSCSI protocol and RDMA model, and reducing performance loss due to inefficient memory utilization. This research addresses these problems by conducting the following activities: 1) developing a unified buffer cache hardware/software architecture for iSCSI applications over RDMA protocol suite on both client and server sides by reducing the number of data packet translations across iSCSI and RDMA boundaries; and 2) developing propagate update protocols to resolve cache RDMA read and write failure problems. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/24/2004</MinAmdLetterDate>
<MaxAmdLetterDate>08/25/2006</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0429995</AwardID>
<Investigator>
<FirstName>Jun</FirstName>
<LastName>Wang</LastName>
<EmailAddress>Jun.Wang@ucf.edu</EmailAddress>
<StartDate>09/24/2004</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Nebraska-Lincoln</Name>
<CityName>Lincoln</CityName>
<ZipCode>685031435</ZipCode>
<PhoneNumber>4024723171</PhoneNumber>
<StreetAddress>151 Prem S. Paul Research Center</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Nebraska</StateName>
<StateCode>NE</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1674</Code>
<Text>NANOSCALE: INTRDISCPL RESRCH T</Text>
</ProgramElement>
<ProgramReference>
<Code>9150</Code>
<Text>EXP PROG TO STIM COMP RES</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
