{"drivers/gpu/drm/i915/intel_lrc.c": [{"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891], "line_cids": ["", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [886, 891], "line_cids": ["", ""], "line_strs": ["\t\t\ttail = READ_ONCE(buf[write_idx]);", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891, 891, 891, 891, 891, 891], "line_cids": ["", "", "", "", "", "", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891, 891, 891, 891, 891, 891], "line_cids": ["", "", "", "", "", "", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891], "line_cids": ["", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [886, 891], "line_cids": ["", ""], "line_strs": ["\t\t\ttail = READ_ONCE(buf[write_idx]);", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 890], "line_cids": ["", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891], "line_cids": ["", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 890], "line_cids": ["", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [891, 891], "line_cids": ["", ""], "line_strs": ["\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [886, 891], "line_cids": ["", ""], "line_strs": ["\t\t\ttail = READ_ONCE(buf[write_idx]);", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891], "line_cids": ["", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [888, 889, 890, 891, 891, 891, 891, 891, 891], "line_cids": ["", "", "", "", "", "", "", "", ""], "line_strs": ["\t\tGEM_TRACE(\"%s cs-irq head=%d [%d%s], tail=%d [%d%s]\\n\",", "\t\t\t  engine->name,", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");", "\t\t\t  tail, GEN8_CSB_WRITE_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\");"]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}, {"patch_file_name": "drivers/gpu/drm/i915/intel_lrc.c", "func_decl_name": "execlists_submission_tasklet", "is_cond": false, "line_numbers": [890, 890], "line_cids": ["", ""], "line_strs": ["\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\",", "\t\t\t  head, GEN8_CSB_READ_PTR(readl(dev_priv->regs + i915_mmio_reg_offset(RING_CONTEXT_STATUS_PTR(engine)))), fw ? \"\" : \"?\","]}]}