==27795== Cachegrind, a cache and branch-prediction profiler
==27795== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27795== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27795== Command: ./mser .
==27795== 
--27795-- warning: L3 cache found, using its data for the LL simulation.
--27795-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27795-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27795== 
==27795== Process terminating with default action of signal 15 (SIGTERM)
==27795==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27795==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27795== 
==27795== I   refs:      2,143,304,211
==27795== I1  misses:            1,207
==27795== LLi misses:            1,202
==27795== I1  miss rate:          0.00%
==27795== LLi miss rate:          0.00%
==27795== 
==27795== D   refs:        868,781,963  (587,735,541 rd   + 281,046,422 wr)
==27795== D1  misses:        2,341,478  (  1,073,595 rd   +   1,267,883 wr)
==27795== LLd misses:        1,981,671  (    762,668 rd   +   1,219,003 wr)
==27795== D1  miss rate:           0.3% (        0.2%     +         0.5%  )
==27795== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27795== 
==27795== LL refs:           2,342,685  (  1,074,802 rd   +   1,267,883 wr)
==27795== LL misses:         1,982,873  (    763,870 rd   +   1,219,003 wr)
==27795== LL miss rate:            0.1% (        0.0%     +         0.4%  )
