

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
================================================================
* Date:           Sat Mar 11 12:57:21 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.190 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   150018|   150018|  1.500 ms|  1.500 ms|  150018|  150018|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE  |   150016|   150016|        18|          1|          1|  150000|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten110 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 24 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten294 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten294"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %p"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten110"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc260.19"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_1 = load i8 %p" [complex_matmul.cpp:89]   --->   Operation 32 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten294_load = load i18 %indvar_flatten294" [complex_matmul.cpp:89]   --->   Operation 33 'load' 'indvar_flatten294_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [12/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 34 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %p_1" [complex_matmul.cpp:89]   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (4.52ns)   --->   "%mul332 = mul i17 %p_cast, i17 410" [complex_matmul.cpp:89]   --->   Operation 36 'mul' 'mul332' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul332, i32 13, i32 16" [complex_matmul.cpp:89]   --->   Operation 37 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %tmp_2" [complex_matmul.cpp:91]   --->   Operation 38 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.05ns) (grouped into DSP with root node empty_28)   --->   "%mul_ln91 = mul i11 %zext_ln91, i11 200" [complex_matmul.cpp:91]   --->   Operation 39 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (2.43ns)   --->   "%icmp_ln89 = icmp_eq  i18 %indvar_flatten294_load, i18 150000" [complex_matmul.cpp:89]   --->   Operation 40 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.13ns)   --->   "%add_ln89_1 = add i18 %indvar_flatten294_load, i18 1" [complex_matmul.cpp:89]   --->   Operation 41 'add' 'add_ln89_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc269, void %MAT_C_ROWS.exitStub" [complex_matmul.cpp:89]   --->   Operation 42 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten110_load = load i11 %indvar_flatten110" [complex_matmul.cpp:91]   --->   Operation 43 'load' 'indvar_flatten110_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%add_ln89 = add i8 %p_1, i8 1" [complex_matmul.cpp:89]   --->   Operation 44 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.88ns)   --->   "%icmp_ln91 = icmp_eq  i11 %indvar_flatten110_load, i11 1000" [complex_matmul.cpp:91]   --->   Operation 45 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%select_ln89_2 = select i1 %icmp_ln91, i8 %add_ln89, i8 %p_1" [complex_matmul.cpp:89]   --->   Operation 46 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [12/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 47 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln89_cast = zext i8 %add_ln89" [complex_matmul.cpp:89]   --->   Operation 48 'zext' 'add_ln89_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (4.52ns)   --->   "%mul336 = mul i17 %add_ln89_cast, i17 410" [complex_matmul.cpp:89]   --->   Operation 49 'mul' 'mul336' <Predicate = (!icmp_ln89)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %mul336, i32 13, i32 16" [complex_matmul.cpp:89]   --->   Operation 50 'partselect' 'tmp_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln91_1 = add i11 %indvar_flatten110_load, i11 1" [complex_matmul.cpp:91]   --->   Operation 51 'add' 'add_ln91_1' <Predicate = (!icmp_ln89)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln91_4 = select i1 %icmp_ln91, i11 1, i11 %add_ln91_1" [complex_matmul.cpp:91]   --->   Operation 52 'select' 'select_ln91_4' <Predicate = (!icmp_ln89)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln93 = store i18 %add_ln89_1, i18 %indvar_flatten294" [complex_matmul.cpp:93]   --->   Operation 53 'store' 'store_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln93 = store i8 %select_ln89_2, i8 %p" [complex_matmul.cpp:93]   --->   Operation 54 'store' 'store_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln93 = store i11 %select_ln91_4, i11 %indvar_flatten110" [complex_matmul.cpp:93]   --->   Operation 55 'store' 'store_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 56 [11/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 56 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node empty_28)   --->   "%mul_ln91 = mul i11 %zext_ln91, i11 200" [complex_matmul.cpp:91]   --->   Operation 57 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [11/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 58 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_mid_cast = zext i4 %tmp_3" [complex_matmul.cpp:89]   --->   Operation 59 'zext' 'p_mid_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.35ns)   --->   "%empty_30 = mul i16 %p_mid_cast, i16 200" [complex_matmul.cpp:89]   --->   Operation 60 'mul' 'empty_30' <Predicate = (!icmp_ln89)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.02ns)   --->   "%select_ln89_4 = select i1 %icmp_ln91, i4 %tmp_3, i4 %tmp_2" [complex_matmul.cpp:89]   --->   Operation 61 'select' 'select_ln89_4' <Predicate = (!icmp_ln89)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%select_ln89_4_cast = zext i4 %select_ln89_4" [complex_matmul.cpp:89]   --->   Operation 62 'zext' 'select_ln89_4_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node empty_32)   --->   "%empty_31 = mul i11 %select_ln89_4_cast, i11 200" [complex_matmul.cpp:89]   --->   Operation 63 'mul' 'empty_31' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j"   --->   Operation 64 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [10/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 65 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node empty_28)   --->   "%mul_ln91 = mul i11 %zext_ln91, i11 200" [complex_matmul.cpp:91]   --->   Operation 66 'mul' 'mul_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%j_5_cast = zext i8 %j_1"   --->   Operation 67 'zext' 'j_5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_28 = add i11 %mul_ln91, i11 %j_5_cast" [complex_matmul.cpp:91]   --->   Operation 68 'add' 'empty_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [complex_matmul.cpp:93]   --->   Operation 69 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.24ns)   --->   "%select_ln89 = select i1 %icmp_ln91, i8 0, i8 %j_1" [complex_matmul.cpp:89]   --->   Operation 70 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln91)   --->   "%select_ln89_1 = select i1 %icmp_ln91, i7 0, i7 %i_load" [complex_matmul.cpp:89]   --->   Operation 71 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [10/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 72 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i16 %empty_30" [complex_matmul.cpp:89]   --->   Operation 73 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 74 [2/3] (1.05ns) (grouped into DSP with root node empty_32)   --->   "%empty_31 = mul i11 %select_ln89_4_cast, i11 200" [complex_matmul.cpp:89]   --->   Operation 74 'mul' 'empty_31' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%MatB_V_addr_1 = getelementptr i16 %MatB_V, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 75 'getelementptr' 'MatB_V_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%MatB_V_1_addr_1 = getelementptr i16 %MatB_V_1, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 76 'getelementptr' 'MatB_V_1_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%MatB_V_2_addr_1 = getelementptr i16 %MatB_V_2, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 77 'getelementptr' 'MatB_V_2_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%MatB_V_3_addr_1 = getelementptr i16 %MatB_V_3, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 78 'getelementptr' 'MatB_V_3_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%MatB_V_4_addr_1 = getelementptr i16 %MatB_V_4, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 79 'getelementptr' 'MatB_V_4_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%MatB_V_5_addr_1 = getelementptr i16 %MatB_V_5, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 80 'getelementptr' 'MatB_V_5_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%MatB_V_6_addr_1 = getelementptr i16 %MatB_V_6, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 81 'getelementptr' 'MatB_V_6_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%MatB_V_7_addr_1 = getelementptr i16 %MatB_V_7, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 82 'getelementptr' 'MatB_V_7_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%MatB_V_8_addr_1 = getelementptr i16 %MatB_V_8, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 83 'getelementptr' 'MatB_V_8_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%MatB_V_9_addr_1 = getelementptr i16 %MatB_V_9, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 84 'getelementptr' 'MatB_V_9_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%MatB_V_10_addr_1 = getelementptr i16 %MatB_V_10, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 85 'getelementptr' 'MatB_V_10_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%MatB_V_11_addr_1 = getelementptr i16 %MatB_V_11, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 86 'getelementptr' 'MatB_V_11_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%MatB_V_12_addr_1 = getelementptr i16 %MatB_V_12, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 87 'getelementptr' 'MatB_V_12_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%MatB_V_13_addr_1 = getelementptr i16 %MatB_V_13, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 88 'getelementptr' 'MatB_V_13_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%MatB_V_14_addr_1 = getelementptr i16 %MatB_V_14, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 89 'getelementptr' 'MatB_V_14_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%MatB_V_15_addr_1 = getelementptr i16 %MatB_V_15, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 90 'getelementptr' 'MatB_V_15_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%MatB_V_16_addr_1 = getelementptr i16 %MatB_V_16, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 91 'getelementptr' 'MatB_V_16_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%MatB_V_17_addr_1 = getelementptr i16 %MatB_V_17, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 92 'getelementptr' 'MatB_V_17_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%MatB_V_18_addr_1 = getelementptr i16 %MatB_V_18, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 93 'getelementptr' 'MatB_V_18_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%MatB_V_19_addr_1 = getelementptr i16 %MatB_V_19, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 94 'getelementptr' 'MatB_V_19_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%cMatB_V_addr_1 = getelementptr i16 %cMatB_V, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 95 'getelementptr' 'cMatB_V_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%cMatB_V_1_addr_1 = getelementptr i16 %cMatB_V_1, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 96 'getelementptr' 'cMatB_V_1_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%cMatB_V_2_addr_1 = getelementptr i16 %cMatB_V_2, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 97 'getelementptr' 'cMatB_V_2_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%cMatB_V_3_addr_1 = getelementptr i16 %cMatB_V_3, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 98 'getelementptr' 'cMatB_V_3_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%cMatB_V_4_addr_1 = getelementptr i16 %cMatB_V_4, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 99 'getelementptr' 'cMatB_V_4_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%cMatB_V_5_addr_1 = getelementptr i16 %cMatB_V_5, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 100 'getelementptr' 'cMatB_V_5_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%cMatB_V_6_addr_1 = getelementptr i16 %cMatB_V_6, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 101 'getelementptr' 'cMatB_V_6_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%cMatB_V_7_addr_1 = getelementptr i16 %cMatB_V_7, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 102 'getelementptr' 'cMatB_V_7_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%cMatB_V_8_addr_1 = getelementptr i16 %cMatB_V_8, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 103 'getelementptr' 'cMatB_V_8_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%cMatB_V_9_addr_1 = getelementptr i16 %cMatB_V_9, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 104 'getelementptr' 'cMatB_V_9_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%cMatB_V_10_addr_1 = getelementptr i16 %cMatB_V_10, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 105 'getelementptr' 'cMatB_V_10_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%cMatB_V_11_addr_1 = getelementptr i16 %cMatB_V_11, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 106 'getelementptr' 'cMatB_V_11_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%cMatB_V_12_addr_1 = getelementptr i16 %cMatB_V_12, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 107 'getelementptr' 'cMatB_V_12_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%cMatB_V_13_addr_1 = getelementptr i16 %cMatB_V_13, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 108 'getelementptr' 'cMatB_V_13_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%cMatB_V_14_addr_1 = getelementptr i16 %cMatB_V_14, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 109 'getelementptr' 'cMatB_V_14_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%cMatB_V_15_addr_1 = getelementptr i16 %cMatB_V_15, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 110 'getelementptr' 'cMatB_V_15_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%cMatB_V_16_addr_1 = getelementptr i16 %cMatB_V_16, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 111 'getelementptr' 'cMatB_V_16_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%cMatB_V_17_addr_1 = getelementptr i16 %cMatB_V_17, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 112 'getelementptr' 'cMatB_V_17_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%cMatB_V_18_addr_1 = getelementptr i16 %cMatB_V_18, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 113 'getelementptr' 'cMatB_V_18_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%cMatB_V_19_addr_1 = getelementptr i16 %cMatB_V_19, i64 0, i64 %zext_ln89" [complex_matmul.cpp:89]   --->   Operation 114 'getelementptr' 'cMatB_V_19_addr_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%MatB_V_load_1 = load i11 %MatB_V_addr_1" [complex_matmul.cpp:89]   --->   Operation 115 'load' 'MatB_V_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1" [complex_matmul.cpp:89]   --->   Operation 116 'load' 'MatB_V_1_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1" [complex_matmul.cpp:89]   --->   Operation 117 'load' 'MatB_V_2_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1" [complex_matmul.cpp:89]   --->   Operation 118 'load' 'MatB_V_3_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 119 [2/2] (3.25ns)   --->   "%MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1" [complex_matmul.cpp:89]   --->   Operation 119 'load' 'MatB_V_4_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1" [complex_matmul.cpp:89]   --->   Operation 120 'load' 'MatB_V_5_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1" [complex_matmul.cpp:89]   --->   Operation 121 'load' 'MatB_V_6_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1" [complex_matmul.cpp:89]   --->   Operation 122 'load' 'MatB_V_7_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1" [complex_matmul.cpp:89]   --->   Operation 123 'load' 'MatB_V_8_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1" [complex_matmul.cpp:89]   --->   Operation 124 'load' 'MatB_V_9_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1" [complex_matmul.cpp:89]   --->   Operation 125 'load' 'MatB_V_10_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1" [complex_matmul.cpp:89]   --->   Operation 126 'load' 'MatB_V_11_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1" [complex_matmul.cpp:89]   --->   Operation 127 'load' 'MatB_V_12_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1" [complex_matmul.cpp:89]   --->   Operation 128 'load' 'MatB_V_13_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 129 [2/2] (3.25ns)   --->   "%MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1" [complex_matmul.cpp:89]   --->   Operation 129 'load' 'MatB_V_14_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 130 [2/2] (3.25ns)   --->   "%MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1" [complex_matmul.cpp:89]   --->   Operation 130 'load' 'MatB_V_15_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1" [complex_matmul.cpp:89]   --->   Operation 131 'load' 'MatB_V_16_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 132 [2/2] (3.25ns)   --->   "%MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1" [complex_matmul.cpp:89]   --->   Operation 132 'load' 'MatB_V_17_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1" [complex_matmul.cpp:89]   --->   Operation 133 'load' 'MatB_V_18_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 134 [2/2] (3.25ns)   --->   "%MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1" [complex_matmul.cpp:89]   --->   Operation 134 'load' 'MatB_V_19_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%cMatB_V_load_1 = load i11 %cMatB_V_addr_1" [complex_matmul.cpp:89]   --->   Operation 135 'load' 'cMatB_V_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%cMatB_V_1_load_1 = load i11 %cMatB_V_1_addr_1" [complex_matmul.cpp:89]   --->   Operation 136 'load' 'cMatB_V_1_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%cMatB_V_2_load_1 = load i11 %cMatB_V_2_addr_1" [complex_matmul.cpp:89]   --->   Operation 137 'load' 'cMatB_V_2_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%cMatB_V_3_load_1 = load i11 %cMatB_V_3_addr_1" [complex_matmul.cpp:89]   --->   Operation 138 'load' 'cMatB_V_3_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%cMatB_V_4_load_1 = load i11 %cMatB_V_4_addr_1" [complex_matmul.cpp:89]   --->   Operation 139 'load' 'cMatB_V_4_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%cMatB_V_5_load_1 = load i11 %cMatB_V_5_addr_1" [complex_matmul.cpp:89]   --->   Operation 140 'load' 'cMatB_V_5_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%cMatB_V_6_load_1 = load i11 %cMatB_V_6_addr_1" [complex_matmul.cpp:89]   --->   Operation 141 'load' 'cMatB_V_6_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%cMatB_V_7_load_1 = load i11 %cMatB_V_7_addr_1" [complex_matmul.cpp:89]   --->   Operation 142 'load' 'cMatB_V_7_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%cMatB_V_8_load_1 = load i11 %cMatB_V_8_addr_1" [complex_matmul.cpp:89]   --->   Operation 143 'load' 'cMatB_V_8_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 144 [2/2] (3.25ns)   --->   "%cMatB_V_9_load_1 = load i11 %cMatB_V_9_addr_1" [complex_matmul.cpp:89]   --->   Operation 144 'load' 'cMatB_V_9_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%cMatB_V_10_load_1 = load i11 %cMatB_V_10_addr_1" [complex_matmul.cpp:89]   --->   Operation 145 'load' 'cMatB_V_10_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 146 [2/2] (3.25ns)   --->   "%cMatB_V_11_load_1 = load i11 %cMatB_V_11_addr_1" [complex_matmul.cpp:89]   --->   Operation 146 'load' 'cMatB_V_11_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%cMatB_V_12_load_1 = load i11 %cMatB_V_12_addr_1" [complex_matmul.cpp:89]   --->   Operation 147 'load' 'cMatB_V_12_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 148 [2/2] (3.25ns)   --->   "%cMatB_V_13_load_1 = load i11 %cMatB_V_13_addr_1" [complex_matmul.cpp:89]   --->   Operation 148 'load' 'cMatB_V_13_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 149 [2/2] (3.25ns)   --->   "%cMatB_V_14_load_1 = load i11 %cMatB_V_14_addr_1" [complex_matmul.cpp:89]   --->   Operation 149 'load' 'cMatB_V_14_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 150 [2/2] (3.25ns)   --->   "%cMatB_V_15_load_1 = load i11 %cMatB_V_15_addr_1" [complex_matmul.cpp:89]   --->   Operation 150 'load' 'cMatB_V_15_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%cMatB_V_16_load_1 = load i11 %cMatB_V_16_addr_1" [complex_matmul.cpp:89]   --->   Operation 151 'load' 'cMatB_V_16_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 152 [2/2] (3.25ns)   --->   "%cMatB_V_17_load_1 = load i11 %cMatB_V_17_addr_1" [complex_matmul.cpp:89]   --->   Operation 152 'load' 'cMatB_V_17_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 153 [2/2] (3.25ns)   --->   "%cMatB_V_18_load_1 = load i11 %cMatB_V_18_addr_1" [complex_matmul.cpp:89]   --->   Operation 153 'load' 'cMatB_V_18_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%cMatB_V_19_load_1 = load i11 %cMatB_V_19_addr_1" [complex_matmul.cpp:89]   --->   Operation 154 'load' 'cMatB_V_19_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_4 : Operation 155 [1/1] (1.48ns)   --->   "%icmp_ln93 = icmp_ult  i7 %i_load, i7 100" [complex_matmul.cpp:93]   --->   Operation 155 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln89 = or i1 %icmp_ln91, i1 %icmp_ln93" [complex_matmul.cpp:89]   --->   Operation 156 'or' 'or_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (1.91ns)   --->   "%add_ln91 = add i8 %select_ln89, i8 1" [complex_matmul.cpp:91]   --->   Operation 157 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln91 = select i1 %or_ln89, i7 %select_ln89_1, i7 0" [complex_matmul.cpp:91]   --->   Operation 158 'select' 'select_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (1.24ns)   --->   "%select_ln91_1 = select i1 %or_ln89, i8 %select_ln89, i8 %add_ln91" [complex_matmul.cpp:91]   --->   Operation 159 'select' 'select_ln91_1' <Predicate = (!icmp_ln89)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (1.87ns)   --->   "%add_ln93 = add i7 %select_ln91, i7 20" [complex_matmul.cpp:93]   --->   Operation 160 'add' 'add_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln93 = store i8 %select_ln91_1, i8 %j" [complex_matmul.cpp:93]   --->   Operation 161 'store' 'store_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_4 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln93 = store i7 %add_ln93, i7 %i" [complex_matmul.cpp:93]   --->   Operation 162 'store' 'store_ln93' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 163 [9/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 163 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_28 = add i11 %mul_ln91, i11 %j_5_cast" [complex_matmul.cpp:91]   --->   Operation 164 'add' 'empty_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast3 = zext i11 %empty_28" [complex_matmul.cpp:91]   --->   Operation 165 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%MatB_V_addr = getelementptr i16 %MatB_V, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 166 'getelementptr' 'MatB_V_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%MatB_V_1_addr = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 167 'getelementptr' 'MatB_V_1_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%MatB_V_2_addr = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 168 'getelementptr' 'MatB_V_2_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%MatB_V_3_addr = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 169 'getelementptr' 'MatB_V_3_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%MatB_V_4_addr = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 170 'getelementptr' 'MatB_V_4_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%MatB_V_5_addr = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 171 'getelementptr' 'MatB_V_5_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%MatB_V_6_addr = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 172 'getelementptr' 'MatB_V_6_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%MatB_V_7_addr = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 173 'getelementptr' 'MatB_V_7_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%MatB_V_8_addr = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 174 'getelementptr' 'MatB_V_8_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%MatB_V_9_addr = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 175 'getelementptr' 'MatB_V_9_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%MatB_V_10_addr = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 176 'getelementptr' 'MatB_V_10_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%MatB_V_11_addr = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 177 'getelementptr' 'MatB_V_11_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%MatB_V_12_addr = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 178 'getelementptr' 'MatB_V_12_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%MatB_V_13_addr = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 179 'getelementptr' 'MatB_V_13_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%MatB_V_14_addr = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 180 'getelementptr' 'MatB_V_14_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%MatB_V_15_addr = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 181 'getelementptr' 'MatB_V_15_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%MatB_V_16_addr = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 182 'getelementptr' 'MatB_V_16_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%MatB_V_17_addr = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 183 'getelementptr' 'MatB_V_17_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%MatB_V_18_addr = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 184 'getelementptr' 'MatB_V_18_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%MatB_V_19_addr = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 185 'getelementptr' 'MatB_V_19_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%cMatB_V_addr = getelementptr i16 %cMatB_V, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 186 'getelementptr' 'cMatB_V_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%cMatB_V_1_addr = getelementptr i16 %cMatB_V_1, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 187 'getelementptr' 'cMatB_V_1_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%cMatB_V_2_addr = getelementptr i16 %cMatB_V_2, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 188 'getelementptr' 'cMatB_V_2_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%cMatB_V_3_addr = getelementptr i16 %cMatB_V_3, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 189 'getelementptr' 'cMatB_V_3_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%cMatB_V_4_addr = getelementptr i16 %cMatB_V_4, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 190 'getelementptr' 'cMatB_V_4_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%cMatB_V_5_addr = getelementptr i16 %cMatB_V_5, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 191 'getelementptr' 'cMatB_V_5_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%cMatB_V_6_addr = getelementptr i16 %cMatB_V_6, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 192 'getelementptr' 'cMatB_V_6_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%cMatB_V_7_addr = getelementptr i16 %cMatB_V_7, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 193 'getelementptr' 'cMatB_V_7_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%cMatB_V_8_addr = getelementptr i16 %cMatB_V_8, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 194 'getelementptr' 'cMatB_V_8_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%cMatB_V_9_addr = getelementptr i16 %cMatB_V_9, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 195 'getelementptr' 'cMatB_V_9_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%cMatB_V_10_addr = getelementptr i16 %cMatB_V_10, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 196 'getelementptr' 'cMatB_V_10_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%cMatB_V_11_addr = getelementptr i16 %cMatB_V_11, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 197 'getelementptr' 'cMatB_V_11_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%cMatB_V_12_addr = getelementptr i16 %cMatB_V_12, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 198 'getelementptr' 'cMatB_V_12_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%cMatB_V_13_addr = getelementptr i16 %cMatB_V_13, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 199 'getelementptr' 'cMatB_V_13_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%cMatB_V_14_addr = getelementptr i16 %cMatB_V_14, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 200 'getelementptr' 'cMatB_V_14_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%cMatB_V_15_addr = getelementptr i16 %cMatB_V_15, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 201 'getelementptr' 'cMatB_V_15_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%cMatB_V_16_addr = getelementptr i16 %cMatB_V_16, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 202 'getelementptr' 'cMatB_V_16_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%cMatB_V_17_addr = getelementptr i16 %cMatB_V_17, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 203 'getelementptr' 'cMatB_V_17_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%cMatB_V_18_addr = getelementptr i16 %cMatB_V_18, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 204 'getelementptr' 'cMatB_V_18_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%cMatB_V_19_addr = getelementptr i16 %cMatB_V_19, i64 0, i64 %p_cast3" [complex_matmul.cpp:91]   --->   Operation 205 'getelementptr' 'cMatB_V_19_addr' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (3.25ns)   --->   "%MatB_V_load = load i11 %MatB_V_addr" [complex_matmul.cpp:91]   --->   Operation 206 'load' 'MatB_V_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 207 [2/2] (3.25ns)   --->   "%MatB_V_1_load = load i11 %MatB_V_1_addr" [complex_matmul.cpp:91]   --->   Operation 207 'load' 'MatB_V_1_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 208 [2/2] (3.25ns)   --->   "%MatB_V_2_load = load i11 %MatB_V_2_addr" [complex_matmul.cpp:91]   --->   Operation 208 'load' 'MatB_V_2_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 209 [2/2] (3.25ns)   --->   "%MatB_V_3_load = load i11 %MatB_V_3_addr" [complex_matmul.cpp:91]   --->   Operation 209 'load' 'MatB_V_3_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 210 [2/2] (3.25ns)   --->   "%MatB_V_4_load = load i11 %MatB_V_4_addr" [complex_matmul.cpp:91]   --->   Operation 210 'load' 'MatB_V_4_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 211 [2/2] (3.25ns)   --->   "%MatB_V_5_load = load i11 %MatB_V_5_addr" [complex_matmul.cpp:91]   --->   Operation 211 'load' 'MatB_V_5_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 212 [2/2] (3.25ns)   --->   "%MatB_V_6_load = load i11 %MatB_V_6_addr" [complex_matmul.cpp:91]   --->   Operation 212 'load' 'MatB_V_6_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 213 [2/2] (3.25ns)   --->   "%MatB_V_7_load = load i11 %MatB_V_7_addr" [complex_matmul.cpp:91]   --->   Operation 213 'load' 'MatB_V_7_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 214 [2/2] (3.25ns)   --->   "%MatB_V_8_load = load i11 %MatB_V_8_addr" [complex_matmul.cpp:91]   --->   Operation 214 'load' 'MatB_V_8_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 215 [2/2] (3.25ns)   --->   "%MatB_V_9_load = load i11 %MatB_V_9_addr" [complex_matmul.cpp:91]   --->   Operation 215 'load' 'MatB_V_9_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 216 [2/2] (3.25ns)   --->   "%MatB_V_10_load = load i11 %MatB_V_10_addr" [complex_matmul.cpp:91]   --->   Operation 216 'load' 'MatB_V_10_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 217 [2/2] (3.25ns)   --->   "%MatB_V_11_load = load i11 %MatB_V_11_addr" [complex_matmul.cpp:91]   --->   Operation 217 'load' 'MatB_V_11_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 218 [2/2] (3.25ns)   --->   "%MatB_V_12_load = load i11 %MatB_V_12_addr" [complex_matmul.cpp:91]   --->   Operation 218 'load' 'MatB_V_12_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 219 [2/2] (3.25ns)   --->   "%MatB_V_13_load = load i11 %MatB_V_13_addr" [complex_matmul.cpp:91]   --->   Operation 219 'load' 'MatB_V_13_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 220 [2/2] (3.25ns)   --->   "%MatB_V_14_load = load i11 %MatB_V_14_addr" [complex_matmul.cpp:91]   --->   Operation 220 'load' 'MatB_V_14_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 221 [2/2] (3.25ns)   --->   "%MatB_V_15_load = load i11 %MatB_V_15_addr" [complex_matmul.cpp:91]   --->   Operation 221 'load' 'MatB_V_15_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 222 [2/2] (3.25ns)   --->   "%MatB_V_16_load = load i11 %MatB_V_16_addr" [complex_matmul.cpp:91]   --->   Operation 222 'load' 'MatB_V_16_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 223 [2/2] (3.25ns)   --->   "%MatB_V_17_load = load i11 %MatB_V_17_addr" [complex_matmul.cpp:91]   --->   Operation 223 'load' 'MatB_V_17_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 224 [2/2] (3.25ns)   --->   "%MatB_V_18_load = load i11 %MatB_V_18_addr" [complex_matmul.cpp:91]   --->   Operation 224 'load' 'MatB_V_18_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 225 [2/2] (3.25ns)   --->   "%MatB_V_19_load = load i11 %MatB_V_19_addr" [complex_matmul.cpp:91]   --->   Operation 225 'load' 'MatB_V_19_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 226 [2/2] (3.25ns)   --->   "%cMatB_V_load = load i11 %cMatB_V_addr" [complex_matmul.cpp:91]   --->   Operation 226 'load' 'cMatB_V_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 227 [2/2] (3.25ns)   --->   "%cMatB_V_1_load = load i11 %cMatB_V_1_addr" [complex_matmul.cpp:91]   --->   Operation 227 'load' 'cMatB_V_1_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 228 [2/2] (3.25ns)   --->   "%cMatB_V_2_load = load i11 %cMatB_V_2_addr" [complex_matmul.cpp:91]   --->   Operation 228 'load' 'cMatB_V_2_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 229 [2/2] (3.25ns)   --->   "%cMatB_V_3_load = load i11 %cMatB_V_3_addr" [complex_matmul.cpp:91]   --->   Operation 229 'load' 'cMatB_V_3_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 230 [2/2] (3.25ns)   --->   "%cMatB_V_4_load = load i11 %cMatB_V_4_addr" [complex_matmul.cpp:91]   --->   Operation 230 'load' 'cMatB_V_4_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 231 [2/2] (3.25ns)   --->   "%cMatB_V_5_load = load i11 %cMatB_V_5_addr" [complex_matmul.cpp:91]   --->   Operation 231 'load' 'cMatB_V_5_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 232 [2/2] (3.25ns)   --->   "%cMatB_V_6_load = load i11 %cMatB_V_6_addr" [complex_matmul.cpp:91]   --->   Operation 232 'load' 'cMatB_V_6_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 233 [2/2] (3.25ns)   --->   "%cMatB_V_7_load = load i11 %cMatB_V_7_addr" [complex_matmul.cpp:91]   --->   Operation 233 'load' 'cMatB_V_7_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 234 [2/2] (3.25ns)   --->   "%cMatB_V_8_load = load i11 %cMatB_V_8_addr" [complex_matmul.cpp:91]   --->   Operation 234 'load' 'cMatB_V_8_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 235 [2/2] (3.25ns)   --->   "%cMatB_V_9_load = load i11 %cMatB_V_9_addr" [complex_matmul.cpp:91]   --->   Operation 235 'load' 'cMatB_V_9_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 236 [2/2] (3.25ns)   --->   "%cMatB_V_10_load = load i11 %cMatB_V_10_addr" [complex_matmul.cpp:91]   --->   Operation 236 'load' 'cMatB_V_10_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 237 [2/2] (3.25ns)   --->   "%cMatB_V_11_load = load i11 %cMatB_V_11_addr" [complex_matmul.cpp:91]   --->   Operation 237 'load' 'cMatB_V_11_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 238 [2/2] (3.25ns)   --->   "%cMatB_V_12_load = load i11 %cMatB_V_12_addr" [complex_matmul.cpp:91]   --->   Operation 238 'load' 'cMatB_V_12_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 239 [2/2] (3.25ns)   --->   "%cMatB_V_13_load = load i11 %cMatB_V_13_addr" [complex_matmul.cpp:91]   --->   Operation 239 'load' 'cMatB_V_13_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 240 [2/2] (3.25ns)   --->   "%cMatB_V_14_load = load i11 %cMatB_V_14_addr" [complex_matmul.cpp:91]   --->   Operation 240 'load' 'cMatB_V_14_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 241 [2/2] (3.25ns)   --->   "%cMatB_V_15_load = load i11 %cMatB_V_15_addr" [complex_matmul.cpp:91]   --->   Operation 241 'load' 'cMatB_V_15_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 242 [2/2] (3.25ns)   --->   "%cMatB_V_16_load = load i11 %cMatB_V_16_addr" [complex_matmul.cpp:91]   --->   Operation 242 'load' 'cMatB_V_16_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 243 [2/2] (3.25ns)   --->   "%cMatB_V_17_load = load i11 %cMatB_V_17_addr" [complex_matmul.cpp:91]   --->   Operation 243 'load' 'cMatB_V_17_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 244 [2/2] (3.25ns)   --->   "%cMatB_V_18_load = load i11 %cMatB_V_18_addr" [complex_matmul.cpp:91]   --->   Operation 244 'load' 'cMatB_V_18_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 245 [2/2] (3.25ns)   --->   "%cMatB_V_19_load = load i11 %cMatB_V_19_addr" [complex_matmul.cpp:91]   --->   Operation 245 'load' 'cMatB_V_19_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 246 [9/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 246 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/3] (0.00ns) (grouped into DSP with root node empty_32)   --->   "%empty_31 = mul i11 %select_ln89_4_cast, i11 200" [complex_matmul.cpp:89]   --->   Operation 247 'mul' 'empty_31' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 248 [1/2] (3.25ns)   --->   "%MatB_V_load_1 = load i11 %MatB_V_addr_1" [complex_matmul.cpp:89]   --->   Operation 248 'load' 'MatB_V_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 249 [1/2] (3.25ns)   --->   "%MatB_V_1_load_1 = load i11 %MatB_V_1_addr_1" [complex_matmul.cpp:89]   --->   Operation 249 'load' 'MatB_V_1_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 250 [1/2] (3.25ns)   --->   "%MatB_V_2_load_1 = load i11 %MatB_V_2_addr_1" [complex_matmul.cpp:89]   --->   Operation 250 'load' 'MatB_V_2_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 251 [1/2] (3.25ns)   --->   "%MatB_V_3_load_1 = load i11 %MatB_V_3_addr_1" [complex_matmul.cpp:89]   --->   Operation 251 'load' 'MatB_V_3_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 252 [1/2] (3.25ns)   --->   "%MatB_V_4_load_1 = load i11 %MatB_V_4_addr_1" [complex_matmul.cpp:89]   --->   Operation 252 'load' 'MatB_V_4_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 253 [1/2] (3.25ns)   --->   "%MatB_V_5_load_1 = load i11 %MatB_V_5_addr_1" [complex_matmul.cpp:89]   --->   Operation 253 'load' 'MatB_V_5_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 254 [1/2] (3.25ns)   --->   "%MatB_V_6_load_1 = load i11 %MatB_V_6_addr_1" [complex_matmul.cpp:89]   --->   Operation 254 'load' 'MatB_V_6_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 255 [1/2] (3.25ns)   --->   "%MatB_V_7_load_1 = load i11 %MatB_V_7_addr_1" [complex_matmul.cpp:89]   --->   Operation 255 'load' 'MatB_V_7_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 256 [1/2] (3.25ns)   --->   "%MatB_V_8_load_1 = load i11 %MatB_V_8_addr_1" [complex_matmul.cpp:89]   --->   Operation 256 'load' 'MatB_V_8_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 257 [1/2] (3.25ns)   --->   "%MatB_V_9_load_1 = load i11 %MatB_V_9_addr_1" [complex_matmul.cpp:89]   --->   Operation 257 'load' 'MatB_V_9_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 258 [1/2] (3.25ns)   --->   "%MatB_V_10_load_1 = load i11 %MatB_V_10_addr_1" [complex_matmul.cpp:89]   --->   Operation 258 'load' 'MatB_V_10_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 259 [1/2] (3.25ns)   --->   "%MatB_V_11_load_1 = load i11 %MatB_V_11_addr_1" [complex_matmul.cpp:89]   --->   Operation 259 'load' 'MatB_V_11_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 260 [1/2] (3.25ns)   --->   "%MatB_V_12_load_1 = load i11 %MatB_V_12_addr_1" [complex_matmul.cpp:89]   --->   Operation 260 'load' 'MatB_V_12_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 261 [1/2] (3.25ns)   --->   "%MatB_V_13_load_1 = load i11 %MatB_V_13_addr_1" [complex_matmul.cpp:89]   --->   Operation 261 'load' 'MatB_V_13_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 262 [1/2] (3.25ns)   --->   "%MatB_V_14_load_1 = load i11 %MatB_V_14_addr_1" [complex_matmul.cpp:89]   --->   Operation 262 'load' 'MatB_V_14_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 263 [1/2] (3.25ns)   --->   "%MatB_V_15_load_1 = load i11 %MatB_V_15_addr_1" [complex_matmul.cpp:89]   --->   Operation 263 'load' 'MatB_V_15_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 264 [1/2] (3.25ns)   --->   "%MatB_V_16_load_1 = load i11 %MatB_V_16_addr_1" [complex_matmul.cpp:89]   --->   Operation 264 'load' 'MatB_V_16_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 265 [1/2] (3.25ns)   --->   "%MatB_V_17_load_1 = load i11 %MatB_V_17_addr_1" [complex_matmul.cpp:89]   --->   Operation 265 'load' 'MatB_V_17_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 266 [1/2] (3.25ns)   --->   "%MatB_V_18_load_1 = load i11 %MatB_V_18_addr_1" [complex_matmul.cpp:89]   --->   Operation 266 'load' 'MatB_V_18_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 267 [1/2] (3.25ns)   --->   "%MatB_V_19_load_1 = load i11 %MatB_V_19_addr_1" [complex_matmul.cpp:89]   --->   Operation 267 'load' 'MatB_V_19_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 268 [1/2] (3.25ns)   --->   "%cMatB_V_load_1 = load i11 %cMatB_V_addr_1" [complex_matmul.cpp:89]   --->   Operation 268 'load' 'cMatB_V_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 269 [1/2] (3.25ns)   --->   "%cMatB_V_1_load_1 = load i11 %cMatB_V_1_addr_1" [complex_matmul.cpp:89]   --->   Operation 269 'load' 'cMatB_V_1_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 270 [1/2] (3.25ns)   --->   "%cMatB_V_2_load_1 = load i11 %cMatB_V_2_addr_1" [complex_matmul.cpp:89]   --->   Operation 270 'load' 'cMatB_V_2_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 271 [1/2] (3.25ns)   --->   "%cMatB_V_3_load_1 = load i11 %cMatB_V_3_addr_1" [complex_matmul.cpp:89]   --->   Operation 271 'load' 'cMatB_V_3_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 272 [1/2] (3.25ns)   --->   "%cMatB_V_4_load_1 = load i11 %cMatB_V_4_addr_1" [complex_matmul.cpp:89]   --->   Operation 272 'load' 'cMatB_V_4_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 273 [1/2] (3.25ns)   --->   "%cMatB_V_5_load_1 = load i11 %cMatB_V_5_addr_1" [complex_matmul.cpp:89]   --->   Operation 273 'load' 'cMatB_V_5_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 274 [1/2] (3.25ns)   --->   "%cMatB_V_6_load_1 = load i11 %cMatB_V_6_addr_1" [complex_matmul.cpp:89]   --->   Operation 274 'load' 'cMatB_V_6_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 275 [1/2] (3.25ns)   --->   "%cMatB_V_7_load_1 = load i11 %cMatB_V_7_addr_1" [complex_matmul.cpp:89]   --->   Operation 275 'load' 'cMatB_V_7_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 276 [1/2] (3.25ns)   --->   "%cMatB_V_8_load_1 = load i11 %cMatB_V_8_addr_1" [complex_matmul.cpp:89]   --->   Operation 276 'load' 'cMatB_V_8_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 277 [1/2] (3.25ns)   --->   "%cMatB_V_9_load_1 = load i11 %cMatB_V_9_addr_1" [complex_matmul.cpp:89]   --->   Operation 277 'load' 'cMatB_V_9_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 278 [1/2] (3.25ns)   --->   "%cMatB_V_10_load_1 = load i11 %cMatB_V_10_addr_1" [complex_matmul.cpp:89]   --->   Operation 278 'load' 'cMatB_V_10_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%cMatB_V_11_load_1 = load i11 %cMatB_V_11_addr_1" [complex_matmul.cpp:89]   --->   Operation 279 'load' 'cMatB_V_11_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 280 [1/2] (3.25ns)   --->   "%cMatB_V_12_load_1 = load i11 %cMatB_V_12_addr_1" [complex_matmul.cpp:89]   --->   Operation 280 'load' 'cMatB_V_12_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 281 [1/2] (3.25ns)   --->   "%cMatB_V_13_load_1 = load i11 %cMatB_V_13_addr_1" [complex_matmul.cpp:89]   --->   Operation 281 'load' 'cMatB_V_13_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 282 [1/2] (3.25ns)   --->   "%cMatB_V_14_load_1 = load i11 %cMatB_V_14_addr_1" [complex_matmul.cpp:89]   --->   Operation 282 'load' 'cMatB_V_14_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 283 [1/2] (3.25ns)   --->   "%cMatB_V_15_load_1 = load i11 %cMatB_V_15_addr_1" [complex_matmul.cpp:89]   --->   Operation 283 'load' 'cMatB_V_15_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 284 [1/2] (3.25ns)   --->   "%cMatB_V_16_load_1 = load i11 %cMatB_V_16_addr_1" [complex_matmul.cpp:89]   --->   Operation 284 'load' 'cMatB_V_16_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 285 [1/2] (3.25ns)   --->   "%cMatB_V_17_load_1 = load i11 %cMatB_V_17_addr_1" [complex_matmul.cpp:89]   --->   Operation 285 'load' 'cMatB_V_17_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 286 [1/2] (3.25ns)   --->   "%cMatB_V_18_load_1 = load i11 %cMatB_V_18_addr_1" [complex_matmul.cpp:89]   --->   Operation 286 'load' 'cMatB_V_18_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 287 [1/2] (3.25ns)   --->   "%cMatB_V_19_load_1 = load i11 %cMatB_V_19_addr_1" [complex_matmul.cpp:89]   --->   Operation 287 'load' 'cMatB_V_19_load_1' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%add_ln91_cast = zext i8 %add_ln91" [complex_matmul.cpp:91]   --->   Operation 288 'zext' 'add_ln91_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 289 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_32 = add i11 %empty_31, i11 %add_ln91_cast" [complex_matmul.cpp:89]   --->   Operation 289 'add' 'empty_32' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i7 %select_ln91"   --->   Operation 290 'zext' 'zext_ln232' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (4.35ns)   --->   "%mul_ln232 = mul i15 %zext_ln232, i15 205"   --->   Operation 291 'mul' 'mul_ln232' <Predicate = (!icmp_ln89)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln232, i32 12, i32 14"   --->   Operation 292 'partselect' 'tmp_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i3 %tmp_4"   --->   Operation 293 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 294 [3/3] (1.05ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 294 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i3 %tmp_4"   --->   Operation 295 'zext' 'zext_ln886' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 296 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_60)   --->   "%mul_ln886_60 = mul i10 %zext_ln886, i10 200"   --->   Operation 296 'mul' 'mul_ln886_60' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 297 [8/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 297 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/2] (3.25ns)   --->   "%MatB_V_load = load i11 %MatB_V_addr" [complex_matmul.cpp:91]   --->   Operation 298 'load' 'MatB_V_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 299 [1/2] (3.25ns)   --->   "%MatB_V_1_load = load i11 %MatB_V_1_addr" [complex_matmul.cpp:91]   --->   Operation 299 'load' 'MatB_V_1_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 300 [1/2] (3.25ns)   --->   "%MatB_V_2_load = load i11 %MatB_V_2_addr" [complex_matmul.cpp:91]   --->   Operation 300 'load' 'MatB_V_2_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 301 [1/2] (3.25ns)   --->   "%MatB_V_3_load = load i11 %MatB_V_3_addr" [complex_matmul.cpp:91]   --->   Operation 301 'load' 'MatB_V_3_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 302 [1/2] (3.25ns)   --->   "%MatB_V_4_load = load i11 %MatB_V_4_addr" [complex_matmul.cpp:91]   --->   Operation 302 'load' 'MatB_V_4_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 303 [1/2] (3.25ns)   --->   "%MatB_V_5_load = load i11 %MatB_V_5_addr" [complex_matmul.cpp:91]   --->   Operation 303 'load' 'MatB_V_5_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 304 [1/2] (3.25ns)   --->   "%MatB_V_6_load = load i11 %MatB_V_6_addr" [complex_matmul.cpp:91]   --->   Operation 304 'load' 'MatB_V_6_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 305 [1/2] (3.25ns)   --->   "%MatB_V_7_load = load i11 %MatB_V_7_addr" [complex_matmul.cpp:91]   --->   Operation 305 'load' 'MatB_V_7_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 306 [1/2] (3.25ns)   --->   "%MatB_V_8_load = load i11 %MatB_V_8_addr" [complex_matmul.cpp:91]   --->   Operation 306 'load' 'MatB_V_8_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 307 [1/2] (3.25ns)   --->   "%MatB_V_9_load = load i11 %MatB_V_9_addr" [complex_matmul.cpp:91]   --->   Operation 307 'load' 'MatB_V_9_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 308 [1/2] (3.25ns)   --->   "%MatB_V_10_load = load i11 %MatB_V_10_addr" [complex_matmul.cpp:91]   --->   Operation 308 'load' 'MatB_V_10_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 309 [1/2] (3.25ns)   --->   "%MatB_V_11_load = load i11 %MatB_V_11_addr" [complex_matmul.cpp:91]   --->   Operation 309 'load' 'MatB_V_11_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 310 [1/2] (3.25ns)   --->   "%MatB_V_12_load = load i11 %MatB_V_12_addr" [complex_matmul.cpp:91]   --->   Operation 310 'load' 'MatB_V_12_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 311 [1/2] (3.25ns)   --->   "%MatB_V_13_load = load i11 %MatB_V_13_addr" [complex_matmul.cpp:91]   --->   Operation 311 'load' 'MatB_V_13_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 312 [1/2] (3.25ns)   --->   "%MatB_V_14_load = load i11 %MatB_V_14_addr" [complex_matmul.cpp:91]   --->   Operation 312 'load' 'MatB_V_14_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 313 [1/2] (3.25ns)   --->   "%MatB_V_15_load = load i11 %MatB_V_15_addr" [complex_matmul.cpp:91]   --->   Operation 313 'load' 'MatB_V_15_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 314 [1/2] (3.25ns)   --->   "%MatB_V_16_load = load i11 %MatB_V_16_addr" [complex_matmul.cpp:91]   --->   Operation 314 'load' 'MatB_V_16_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 315 [1/2] (3.25ns)   --->   "%MatB_V_17_load = load i11 %MatB_V_17_addr" [complex_matmul.cpp:91]   --->   Operation 315 'load' 'MatB_V_17_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 316 [1/2] (3.25ns)   --->   "%MatB_V_18_load = load i11 %MatB_V_18_addr" [complex_matmul.cpp:91]   --->   Operation 316 'load' 'MatB_V_18_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 317 [1/2] (3.25ns)   --->   "%MatB_V_19_load = load i11 %MatB_V_19_addr" [complex_matmul.cpp:91]   --->   Operation 317 'load' 'MatB_V_19_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 318 [1/2] (3.25ns)   --->   "%cMatB_V_load = load i11 %cMatB_V_addr" [complex_matmul.cpp:91]   --->   Operation 318 'load' 'cMatB_V_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 319 [1/2] (3.25ns)   --->   "%cMatB_V_1_load = load i11 %cMatB_V_1_addr" [complex_matmul.cpp:91]   --->   Operation 319 'load' 'cMatB_V_1_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 320 [1/2] (3.25ns)   --->   "%cMatB_V_2_load = load i11 %cMatB_V_2_addr" [complex_matmul.cpp:91]   --->   Operation 320 'load' 'cMatB_V_2_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 321 [1/2] (3.25ns)   --->   "%cMatB_V_3_load = load i11 %cMatB_V_3_addr" [complex_matmul.cpp:91]   --->   Operation 321 'load' 'cMatB_V_3_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 322 [1/2] (3.25ns)   --->   "%cMatB_V_4_load = load i11 %cMatB_V_4_addr" [complex_matmul.cpp:91]   --->   Operation 322 'load' 'cMatB_V_4_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 323 [1/2] (3.25ns)   --->   "%cMatB_V_5_load = load i11 %cMatB_V_5_addr" [complex_matmul.cpp:91]   --->   Operation 323 'load' 'cMatB_V_5_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 324 [1/2] (3.25ns)   --->   "%cMatB_V_6_load = load i11 %cMatB_V_6_addr" [complex_matmul.cpp:91]   --->   Operation 324 'load' 'cMatB_V_6_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 325 [1/2] (3.25ns)   --->   "%cMatB_V_7_load = load i11 %cMatB_V_7_addr" [complex_matmul.cpp:91]   --->   Operation 325 'load' 'cMatB_V_7_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 326 [1/2] (3.25ns)   --->   "%cMatB_V_8_load = load i11 %cMatB_V_8_addr" [complex_matmul.cpp:91]   --->   Operation 326 'load' 'cMatB_V_8_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 327 [1/2] (3.25ns)   --->   "%cMatB_V_9_load = load i11 %cMatB_V_9_addr" [complex_matmul.cpp:91]   --->   Operation 327 'load' 'cMatB_V_9_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 328 [1/2] (3.25ns)   --->   "%cMatB_V_10_load = load i11 %cMatB_V_10_addr" [complex_matmul.cpp:91]   --->   Operation 328 'load' 'cMatB_V_10_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 329 [1/2] (3.25ns)   --->   "%cMatB_V_11_load = load i11 %cMatB_V_11_addr" [complex_matmul.cpp:91]   --->   Operation 329 'load' 'cMatB_V_11_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 330 [1/2] (3.25ns)   --->   "%cMatB_V_12_load = load i11 %cMatB_V_12_addr" [complex_matmul.cpp:91]   --->   Operation 330 'load' 'cMatB_V_12_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 331 [1/2] (3.25ns)   --->   "%cMatB_V_13_load = load i11 %cMatB_V_13_addr" [complex_matmul.cpp:91]   --->   Operation 331 'load' 'cMatB_V_13_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 332 [1/2] (3.25ns)   --->   "%cMatB_V_14_load = load i11 %cMatB_V_14_addr" [complex_matmul.cpp:91]   --->   Operation 332 'load' 'cMatB_V_14_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 333 [1/2] (3.25ns)   --->   "%cMatB_V_15_load = load i11 %cMatB_V_15_addr" [complex_matmul.cpp:91]   --->   Operation 333 'load' 'cMatB_V_15_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 334 [1/2] (3.25ns)   --->   "%cMatB_V_16_load = load i11 %cMatB_V_16_addr" [complex_matmul.cpp:91]   --->   Operation 334 'load' 'cMatB_V_16_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 335 [1/2] (3.25ns)   --->   "%cMatB_V_17_load = load i11 %cMatB_V_17_addr" [complex_matmul.cpp:91]   --->   Operation 335 'load' 'cMatB_V_17_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 336 [1/2] (3.25ns)   --->   "%cMatB_V_18_load = load i11 %cMatB_V_18_addr" [complex_matmul.cpp:91]   --->   Operation 336 'load' 'cMatB_V_18_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 337 [1/2] (3.25ns)   --->   "%cMatB_V_19_load = load i11 %cMatB_V_19_addr" [complex_matmul.cpp:91]   --->   Operation 337 'load' 'cMatB_V_19_load' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 338 [8/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 338 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_32 = add i11 %empty_31, i11 %add_ln91_cast" [complex_matmul.cpp:89]   --->   Operation 339 'add' 'empty_32' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%p_cast5 = zext i11 %empty_32" [complex_matmul.cpp:89]   --->   Operation 340 'zext' 'p_cast5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%MatB_V_addr_2 = getelementptr i16 %MatB_V, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 341 'getelementptr' 'MatB_V_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%MatB_V_1_addr_2 = getelementptr i16 %MatB_V_1, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 342 'getelementptr' 'MatB_V_1_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%MatB_V_2_addr_2 = getelementptr i16 %MatB_V_2, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 343 'getelementptr' 'MatB_V_2_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%MatB_V_3_addr_2 = getelementptr i16 %MatB_V_3, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 344 'getelementptr' 'MatB_V_3_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%MatB_V_4_addr_2 = getelementptr i16 %MatB_V_4, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 345 'getelementptr' 'MatB_V_4_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%MatB_V_5_addr_2 = getelementptr i16 %MatB_V_5, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 346 'getelementptr' 'MatB_V_5_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%MatB_V_6_addr_2 = getelementptr i16 %MatB_V_6, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 347 'getelementptr' 'MatB_V_6_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%MatB_V_7_addr_2 = getelementptr i16 %MatB_V_7, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 348 'getelementptr' 'MatB_V_7_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%MatB_V_8_addr_2 = getelementptr i16 %MatB_V_8, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 349 'getelementptr' 'MatB_V_8_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%MatB_V_9_addr_2 = getelementptr i16 %MatB_V_9, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 350 'getelementptr' 'MatB_V_9_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%MatB_V_10_addr_2 = getelementptr i16 %MatB_V_10, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 351 'getelementptr' 'MatB_V_10_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%MatB_V_11_addr_2 = getelementptr i16 %MatB_V_11, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 352 'getelementptr' 'MatB_V_11_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%MatB_V_12_addr_2 = getelementptr i16 %MatB_V_12, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 353 'getelementptr' 'MatB_V_12_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%MatB_V_13_addr_2 = getelementptr i16 %MatB_V_13, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 354 'getelementptr' 'MatB_V_13_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%MatB_V_14_addr_2 = getelementptr i16 %MatB_V_14, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 355 'getelementptr' 'MatB_V_14_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%MatB_V_15_addr_2 = getelementptr i16 %MatB_V_15, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 356 'getelementptr' 'MatB_V_15_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%MatB_V_16_addr_2 = getelementptr i16 %MatB_V_16, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 357 'getelementptr' 'MatB_V_16_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%MatB_V_17_addr_2 = getelementptr i16 %MatB_V_17, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 358 'getelementptr' 'MatB_V_17_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%MatB_V_18_addr_2 = getelementptr i16 %MatB_V_18, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 359 'getelementptr' 'MatB_V_18_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%MatB_V_19_addr_2 = getelementptr i16 %MatB_V_19, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 360 'getelementptr' 'MatB_V_19_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%cMatB_V_addr_2 = getelementptr i16 %cMatB_V, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 361 'getelementptr' 'cMatB_V_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%cMatB_V_1_addr_2 = getelementptr i16 %cMatB_V_1, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 362 'getelementptr' 'cMatB_V_1_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%cMatB_V_2_addr_2 = getelementptr i16 %cMatB_V_2, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 363 'getelementptr' 'cMatB_V_2_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%cMatB_V_3_addr_2 = getelementptr i16 %cMatB_V_3, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 364 'getelementptr' 'cMatB_V_3_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%cMatB_V_4_addr_2 = getelementptr i16 %cMatB_V_4, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 365 'getelementptr' 'cMatB_V_4_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%cMatB_V_5_addr_2 = getelementptr i16 %cMatB_V_5, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 366 'getelementptr' 'cMatB_V_5_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%cMatB_V_6_addr_2 = getelementptr i16 %cMatB_V_6, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 367 'getelementptr' 'cMatB_V_6_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%cMatB_V_7_addr_2 = getelementptr i16 %cMatB_V_7, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 368 'getelementptr' 'cMatB_V_7_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%cMatB_V_8_addr_2 = getelementptr i16 %cMatB_V_8, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 369 'getelementptr' 'cMatB_V_8_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%cMatB_V_9_addr_2 = getelementptr i16 %cMatB_V_9, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 370 'getelementptr' 'cMatB_V_9_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%cMatB_V_10_addr_2 = getelementptr i16 %cMatB_V_10, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 371 'getelementptr' 'cMatB_V_10_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%cMatB_V_11_addr_2 = getelementptr i16 %cMatB_V_11, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 372 'getelementptr' 'cMatB_V_11_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%cMatB_V_12_addr_2 = getelementptr i16 %cMatB_V_12, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 373 'getelementptr' 'cMatB_V_12_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%cMatB_V_13_addr_2 = getelementptr i16 %cMatB_V_13, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 374 'getelementptr' 'cMatB_V_13_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%cMatB_V_14_addr_2 = getelementptr i16 %cMatB_V_14, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 375 'getelementptr' 'cMatB_V_14_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%cMatB_V_15_addr_2 = getelementptr i16 %cMatB_V_15, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 376 'getelementptr' 'cMatB_V_15_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%cMatB_V_16_addr_2 = getelementptr i16 %cMatB_V_16, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 377 'getelementptr' 'cMatB_V_16_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%cMatB_V_17_addr_2 = getelementptr i16 %cMatB_V_17, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 378 'getelementptr' 'cMatB_V_17_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%cMatB_V_18_addr_2 = getelementptr i16 %cMatB_V_18, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 379 'getelementptr' 'cMatB_V_18_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%cMatB_V_19_addr_2 = getelementptr i16 %cMatB_V_19, i64 0, i64 %p_cast5" [complex_matmul.cpp:89]   --->   Operation 380 'getelementptr' 'cMatB_V_19_addr_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 0.00>
ST_6 : Operation 381 [2/2] (3.25ns)   --->   "%MatB_V_load_2 = load i11 %MatB_V_addr_2" [complex_matmul.cpp:89]   --->   Operation 381 'load' 'MatB_V_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 382 [2/2] (3.25ns)   --->   "%MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2" [complex_matmul.cpp:89]   --->   Operation 382 'load' 'MatB_V_1_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 383 [2/2] (3.25ns)   --->   "%MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2" [complex_matmul.cpp:89]   --->   Operation 383 'load' 'MatB_V_2_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 384 [2/2] (3.25ns)   --->   "%MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2" [complex_matmul.cpp:89]   --->   Operation 384 'load' 'MatB_V_3_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 385 [2/2] (3.25ns)   --->   "%MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2" [complex_matmul.cpp:89]   --->   Operation 385 'load' 'MatB_V_4_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 386 [2/2] (3.25ns)   --->   "%MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2" [complex_matmul.cpp:89]   --->   Operation 386 'load' 'MatB_V_5_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 387 [2/2] (3.25ns)   --->   "%MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2" [complex_matmul.cpp:89]   --->   Operation 387 'load' 'MatB_V_6_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 388 [2/2] (3.25ns)   --->   "%MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2" [complex_matmul.cpp:89]   --->   Operation 388 'load' 'MatB_V_7_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 389 [2/2] (3.25ns)   --->   "%MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2" [complex_matmul.cpp:89]   --->   Operation 389 'load' 'MatB_V_8_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 390 [2/2] (3.25ns)   --->   "%MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2" [complex_matmul.cpp:89]   --->   Operation 390 'load' 'MatB_V_9_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 391 [2/2] (3.25ns)   --->   "%MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2" [complex_matmul.cpp:89]   --->   Operation 391 'load' 'MatB_V_10_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 392 [2/2] (3.25ns)   --->   "%MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2" [complex_matmul.cpp:89]   --->   Operation 392 'load' 'MatB_V_11_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 393 [2/2] (3.25ns)   --->   "%MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2" [complex_matmul.cpp:89]   --->   Operation 393 'load' 'MatB_V_12_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 394 [2/2] (3.25ns)   --->   "%MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2" [complex_matmul.cpp:89]   --->   Operation 394 'load' 'MatB_V_13_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 395 [2/2] (3.25ns)   --->   "%MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2" [complex_matmul.cpp:89]   --->   Operation 395 'load' 'MatB_V_14_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 396 [2/2] (3.25ns)   --->   "%MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2" [complex_matmul.cpp:89]   --->   Operation 396 'load' 'MatB_V_15_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 397 [2/2] (3.25ns)   --->   "%MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2" [complex_matmul.cpp:89]   --->   Operation 397 'load' 'MatB_V_16_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 398 [2/2] (3.25ns)   --->   "%MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2" [complex_matmul.cpp:89]   --->   Operation 398 'load' 'MatB_V_17_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 399 [2/2] (3.25ns)   --->   "%MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2" [complex_matmul.cpp:89]   --->   Operation 399 'load' 'MatB_V_18_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 400 [2/2] (3.25ns)   --->   "%MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2" [complex_matmul.cpp:89]   --->   Operation 400 'load' 'MatB_V_19_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 401 [2/2] (3.25ns)   --->   "%cMatB_V_load_2 = load i11 %cMatB_V_addr_2" [complex_matmul.cpp:89]   --->   Operation 401 'load' 'cMatB_V_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 402 [2/2] (3.25ns)   --->   "%cMatB_V_1_load_2 = load i11 %cMatB_V_1_addr_2" [complex_matmul.cpp:89]   --->   Operation 402 'load' 'cMatB_V_1_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 403 [2/2] (3.25ns)   --->   "%cMatB_V_2_load_2 = load i11 %cMatB_V_2_addr_2" [complex_matmul.cpp:89]   --->   Operation 403 'load' 'cMatB_V_2_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 404 [2/2] (3.25ns)   --->   "%cMatB_V_3_load_2 = load i11 %cMatB_V_3_addr_2" [complex_matmul.cpp:89]   --->   Operation 404 'load' 'cMatB_V_3_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 405 [2/2] (3.25ns)   --->   "%cMatB_V_4_load_2 = load i11 %cMatB_V_4_addr_2" [complex_matmul.cpp:89]   --->   Operation 405 'load' 'cMatB_V_4_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 406 [2/2] (3.25ns)   --->   "%cMatB_V_5_load_2 = load i11 %cMatB_V_5_addr_2" [complex_matmul.cpp:89]   --->   Operation 406 'load' 'cMatB_V_5_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 407 [2/2] (3.25ns)   --->   "%cMatB_V_6_load_2 = load i11 %cMatB_V_6_addr_2" [complex_matmul.cpp:89]   --->   Operation 407 'load' 'cMatB_V_6_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 408 [2/2] (3.25ns)   --->   "%cMatB_V_7_load_2 = load i11 %cMatB_V_7_addr_2" [complex_matmul.cpp:89]   --->   Operation 408 'load' 'cMatB_V_7_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 409 [2/2] (3.25ns)   --->   "%cMatB_V_8_load_2 = load i11 %cMatB_V_8_addr_2" [complex_matmul.cpp:89]   --->   Operation 409 'load' 'cMatB_V_8_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 410 [2/2] (3.25ns)   --->   "%cMatB_V_9_load_2 = load i11 %cMatB_V_9_addr_2" [complex_matmul.cpp:89]   --->   Operation 410 'load' 'cMatB_V_9_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 411 [2/2] (3.25ns)   --->   "%cMatB_V_10_load_2 = load i11 %cMatB_V_10_addr_2" [complex_matmul.cpp:89]   --->   Operation 411 'load' 'cMatB_V_10_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 412 [2/2] (3.25ns)   --->   "%cMatB_V_11_load_2 = load i11 %cMatB_V_11_addr_2" [complex_matmul.cpp:89]   --->   Operation 412 'load' 'cMatB_V_11_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 413 [2/2] (3.25ns)   --->   "%cMatB_V_12_load_2 = load i11 %cMatB_V_12_addr_2" [complex_matmul.cpp:89]   --->   Operation 413 'load' 'cMatB_V_12_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 414 [2/2] (3.25ns)   --->   "%cMatB_V_13_load_2 = load i11 %cMatB_V_13_addr_2" [complex_matmul.cpp:89]   --->   Operation 414 'load' 'cMatB_V_13_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 415 [2/2] (3.25ns)   --->   "%cMatB_V_14_load_2 = load i11 %cMatB_V_14_addr_2" [complex_matmul.cpp:89]   --->   Operation 415 'load' 'cMatB_V_14_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 416 [2/2] (3.25ns)   --->   "%cMatB_V_15_load_2 = load i11 %cMatB_V_15_addr_2" [complex_matmul.cpp:89]   --->   Operation 416 'load' 'cMatB_V_15_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 417 [2/2] (3.25ns)   --->   "%cMatB_V_16_load_2 = load i11 %cMatB_V_16_addr_2" [complex_matmul.cpp:89]   --->   Operation 417 'load' 'cMatB_V_16_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 418 [2/2] (3.25ns)   --->   "%cMatB_V_17_load_2 = load i11 %cMatB_V_17_addr_2" [complex_matmul.cpp:89]   --->   Operation 418 'load' 'cMatB_V_17_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 419 [2/2] (3.25ns)   --->   "%cMatB_V_18_load_2 = load i11 %cMatB_V_18_addr_2" [complex_matmul.cpp:89]   --->   Operation 419 'load' 'cMatB_V_18_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 420 [2/2] (3.25ns)   --->   "%cMatB_V_19_load_2 = load i11 %cMatB_V_19_addr_2" [complex_matmul.cpp:89]   --->   Operation 420 'load' 'cMatB_V_19_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_6 : Operation 421 [2/3] (1.05ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 421 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 422 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_60)   --->   "%mul_ln886_60 = mul i10 %zext_ln886, i10 200"   --->   Operation 422 'mul' 'mul_ln886_60' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 423 [7/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 423 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%select_ln89_2_cast = zext i8 %select_ln89_2" [complex_matmul.cpp:89]   --->   Operation 424 'zext' 'select_ln89_2_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 425 [7/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 425 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%select_ln91_1_cast = zext i8 %select_ln91_1" [complex_matmul.cpp:91]   --->   Operation 426 'zext' 'select_ln91_1_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_7 : Operation 427 [1/2] (3.25ns)   --->   "%MatB_V_load_2 = load i11 %MatB_V_addr_2" [complex_matmul.cpp:89]   --->   Operation 427 'load' 'MatB_V_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 428 [1/2] (3.25ns)   --->   "%MatB_V_1_load_2 = load i11 %MatB_V_1_addr_2" [complex_matmul.cpp:89]   --->   Operation 428 'load' 'MatB_V_1_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 429 [1/2] (3.25ns)   --->   "%MatB_V_2_load_2 = load i11 %MatB_V_2_addr_2" [complex_matmul.cpp:89]   --->   Operation 429 'load' 'MatB_V_2_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 430 [1/2] (3.25ns)   --->   "%MatB_V_3_load_2 = load i11 %MatB_V_3_addr_2" [complex_matmul.cpp:89]   --->   Operation 430 'load' 'MatB_V_3_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 431 [1/2] (3.25ns)   --->   "%MatB_V_4_load_2 = load i11 %MatB_V_4_addr_2" [complex_matmul.cpp:89]   --->   Operation 431 'load' 'MatB_V_4_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 432 [1/2] (3.25ns)   --->   "%MatB_V_5_load_2 = load i11 %MatB_V_5_addr_2" [complex_matmul.cpp:89]   --->   Operation 432 'load' 'MatB_V_5_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 433 [1/2] (3.25ns)   --->   "%MatB_V_6_load_2 = load i11 %MatB_V_6_addr_2" [complex_matmul.cpp:89]   --->   Operation 433 'load' 'MatB_V_6_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 434 [1/2] (3.25ns)   --->   "%MatB_V_7_load_2 = load i11 %MatB_V_7_addr_2" [complex_matmul.cpp:89]   --->   Operation 434 'load' 'MatB_V_7_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 435 [1/2] (3.25ns)   --->   "%MatB_V_8_load_2 = load i11 %MatB_V_8_addr_2" [complex_matmul.cpp:89]   --->   Operation 435 'load' 'MatB_V_8_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 436 [1/2] (3.25ns)   --->   "%MatB_V_9_load_2 = load i11 %MatB_V_9_addr_2" [complex_matmul.cpp:89]   --->   Operation 436 'load' 'MatB_V_9_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 437 [1/2] (3.25ns)   --->   "%MatB_V_10_load_2 = load i11 %MatB_V_10_addr_2" [complex_matmul.cpp:89]   --->   Operation 437 'load' 'MatB_V_10_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 438 [1/2] (3.25ns)   --->   "%MatB_V_11_load_2 = load i11 %MatB_V_11_addr_2" [complex_matmul.cpp:89]   --->   Operation 438 'load' 'MatB_V_11_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 439 [1/2] (3.25ns)   --->   "%MatB_V_12_load_2 = load i11 %MatB_V_12_addr_2" [complex_matmul.cpp:89]   --->   Operation 439 'load' 'MatB_V_12_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 440 [1/2] (3.25ns)   --->   "%MatB_V_13_load_2 = load i11 %MatB_V_13_addr_2" [complex_matmul.cpp:89]   --->   Operation 440 'load' 'MatB_V_13_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 441 [1/2] (3.25ns)   --->   "%MatB_V_14_load_2 = load i11 %MatB_V_14_addr_2" [complex_matmul.cpp:89]   --->   Operation 441 'load' 'MatB_V_14_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 442 [1/2] (3.25ns)   --->   "%MatB_V_15_load_2 = load i11 %MatB_V_15_addr_2" [complex_matmul.cpp:89]   --->   Operation 442 'load' 'MatB_V_15_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 443 [1/2] (3.25ns)   --->   "%MatB_V_16_load_2 = load i11 %MatB_V_16_addr_2" [complex_matmul.cpp:89]   --->   Operation 443 'load' 'MatB_V_16_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 444 [1/2] (3.25ns)   --->   "%MatB_V_17_load_2 = load i11 %MatB_V_17_addr_2" [complex_matmul.cpp:89]   --->   Operation 444 'load' 'MatB_V_17_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 445 [1/2] (3.25ns)   --->   "%MatB_V_18_load_2 = load i11 %MatB_V_18_addr_2" [complex_matmul.cpp:89]   --->   Operation 445 'load' 'MatB_V_18_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 446 [1/2] (3.25ns)   --->   "%MatB_V_19_load_2 = load i11 %MatB_V_19_addr_2" [complex_matmul.cpp:89]   --->   Operation 446 'load' 'MatB_V_19_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 447 [1/2] (3.25ns)   --->   "%cMatB_V_load_2 = load i11 %cMatB_V_addr_2" [complex_matmul.cpp:89]   --->   Operation 447 'load' 'cMatB_V_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 448 [1/2] (3.25ns)   --->   "%cMatB_V_1_load_2 = load i11 %cMatB_V_1_addr_2" [complex_matmul.cpp:89]   --->   Operation 448 'load' 'cMatB_V_1_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 449 [1/2] (3.25ns)   --->   "%cMatB_V_2_load_2 = load i11 %cMatB_V_2_addr_2" [complex_matmul.cpp:89]   --->   Operation 449 'load' 'cMatB_V_2_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 450 [1/2] (3.25ns)   --->   "%cMatB_V_3_load_2 = load i11 %cMatB_V_3_addr_2" [complex_matmul.cpp:89]   --->   Operation 450 'load' 'cMatB_V_3_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 451 [1/2] (3.25ns)   --->   "%cMatB_V_4_load_2 = load i11 %cMatB_V_4_addr_2" [complex_matmul.cpp:89]   --->   Operation 451 'load' 'cMatB_V_4_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 452 [1/2] (3.25ns)   --->   "%cMatB_V_5_load_2 = load i11 %cMatB_V_5_addr_2" [complex_matmul.cpp:89]   --->   Operation 452 'load' 'cMatB_V_5_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 453 [1/2] (3.25ns)   --->   "%cMatB_V_6_load_2 = load i11 %cMatB_V_6_addr_2" [complex_matmul.cpp:89]   --->   Operation 453 'load' 'cMatB_V_6_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 454 [1/2] (3.25ns)   --->   "%cMatB_V_7_load_2 = load i11 %cMatB_V_7_addr_2" [complex_matmul.cpp:89]   --->   Operation 454 'load' 'cMatB_V_7_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 455 [1/2] (3.25ns)   --->   "%cMatB_V_8_load_2 = load i11 %cMatB_V_8_addr_2" [complex_matmul.cpp:89]   --->   Operation 455 'load' 'cMatB_V_8_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 456 [1/2] (3.25ns)   --->   "%cMatB_V_9_load_2 = load i11 %cMatB_V_9_addr_2" [complex_matmul.cpp:89]   --->   Operation 456 'load' 'cMatB_V_9_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 457 [1/2] (3.25ns)   --->   "%cMatB_V_10_load_2 = load i11 %cMatB_V_10_addr_2" [complex_matmul.cpp:89]   --->   Operation 457 'load' 'cMatB_V_10_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 458 [1/2] (3.25ns)   --->   "%cMatB_V_11_load_2 = load i11 %cMatB_V_11_addr_2" [complex_matmul.cpp:89]   --->   Operation 458 'load' 'cMatB_V_11_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 459 [1/2] (3.25ns)   --->   "%cMatB_V_12_load_2 = load i11 %cMatB_V_12_addr_2" [complex_matmul.cpp:89]   --->   Operation 459 'load' 'cMatB_V_12_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 460 [1/2] (3.25ns)   --->   "%cMatB_V_13_load_2 = load i11 %cMatB_V_13_addr_2" [complex_matmul.cpp:89]   --->   Operation 460 'load' 'cMatB_V_13_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 461 [1/2] (3.25ns)   --->   "%cMatB_V_14_load_2 = load i11 %cMatB_V_14_addr_2" [complex_matmul.cpp:89]   --->   Operation 461 'load' 'cMatB_V_14_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 462 [1/2] (3.25ns)   --->   "%cMatB_V_15_load_2 = load i11 %cMatB_V_15_addr_2" [complex_matmul.cpp:89]   --->   Operation 462 'load' 'cMatB_V_15_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 463 [1/2] (3.25ns)   --->   "%cMatB_V_16_load_2 = load i11 %cMatB_V_16_addr_2" [complex_matmul.cpp:89]   --->   Operation 463 'load' 'cMatB_V_16_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 464 [1/2] (3.25ns)   --->   "%cMatB_V_17_load_2 = load i11 %cMatB_V_17_addr_2" [complex_matmul.cpp:89]   --->   Operation 464 'load' 'cMatB_V_17_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 465 [1/2] (3.25ns)   --->   "%cMatB_V_18_load_2 = load i11 %cMatB_V_18_addr_2" [complex_matmul.cpp:89]   --->   Operation 465 'load' 'cMatB_V_18_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 466 [1/2] (3.25ns)   --->   "%cMatB_V_19_load_2 = load i11 %cMatB_V_19_addr_2" [complex_matmul.cpp:89]   --->   Operation 466 'load' 'cMatB_V_19_load_2' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1600> <RAM>
ST_7 : Operation 467 [1/3] (0.00ns) (grouped into DSP with root node add_ln232)   --->   "%mul_ln232_1 = mul i10 %zext_ln232_1, i10 150"   --->   Operation 467 'mul' 'mul_ln232_1' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 468 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232 = add i10 %mul_ln232_1, i10 %select_ln89_2_cast"   --->   Operation 468 'add' 'add_ln232' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 469 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_60)   --->   "%mul_ln886_60 = mul i10 %zext_ln886, i10 200"   --->   Operation 469 'mul' 'mul_ln886_60' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 470 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_60 = add i10 %mul_ln886_60, i10 %select_ln91_1_cast"   --->   Operation 470 'add' 'add_ln886_60' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 471 [6/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 471 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [6/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 472 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln232 = add i10 %mul_ln232_1, i10 %select_ln89_2_cast"   --->   Operation 473 'add' 'add_ln232' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 474 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_60 = add i10 %mul_ln886_60, i10 %select_ln91_1_cast"   --->   Operation 474 'add' 'add_ln886_60' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 475 [5/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 475 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [5/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 476 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.38>
ST_10 : Operation 477 [4/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 477 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [4/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 478 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.38>
ST_11 : Operation 479 [3/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 479 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [3/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 480 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 481 [2/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 481 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 482 [2/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 482 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.38>
ST_13 : Operation 483 [1/12] (4.38ns)   --->   "%empty = urem i8 %p_1, i8 20" [complex_matmul.cpp:89]   --->   Operation 483 'urem' 'empty' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 484 [1/12] (4.38ns)   --->   "%p_mid1202 = urem i8 %add_ln89, i8 20" [complex_matmul.cpp:89]   --->   Operation 484 'urem' 'p_mid1202' <Predicate = (!icmp_ln89)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i8 %p_mid1202" [complex_matmul.cpp:89]   --->   Operation 485 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89 & icmp_ln91)> <Delay = 0.00>
ST_13 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %add_ln232"   --->   Operation 486 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 487 [1/1] (0.00ns)   --->   "%MatA_V_addr = getelementptr i16 %MatA_V, i64 0, i64 %zext_ln232_2"   --->   Operation 487 'getelementptr' 'MatA_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%MatA_V_1_addr = getelementptr i16 %MatA_V_1, i64 0, i64 %zext_ln232_2"   --->   Operation 488 'getelementptr' 'MatA_V_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%MatA_V_2_addr = getelementptr i16 %MatA_V_2, i64 0, i64 %zext_ln232_2"   --->   Operation 489 'getelementptr' 'MatA_V_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (0.00ns)   --->   "%MatA_V_3_addr = getelementptr i16 %MatA_V_3, i64 0, i64 %zext_ln232_2"   --->   Operation 490 'getelementptr' 'MatA_V_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%MatA_V_4_addr = getelementptr i16 %MatA_V_4, i64 0, i64 %zext_ln232_2"   --->   Operation 491 'getelementptr' 'MatA_V_4_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%MatA_V_5_addr = getelementptr i16 %MatA_V_5, i64 0, i64 %zext_ln232_2"   --->   Operation 492 'getelementptr' 'MatA_V_5_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 493 [1/1] (0.00ns)   --->   "%MatA_V_6_addr = getelementptr i16 %MatA_V_6, i64 0, i64 %zext_ln232_2"   --->   Operation 493 'getelementptr' 'MatA_V_6_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%MatA_V_7_addr = getelementptr i16 %MatA_V_7, i64 0, i64 %zext_ln232_2"   --->   Operation 494 'getelementptr' 'MatA_V_7_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%MatA_V_8_addr = getelementptr i16 %MatA_V_8, i64 0, i64 %zext_ln232_2"   --->   Operation 495 'getelementptr' 'MatA_V_8_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%MatA_V_9_addr = getelementptr i16 %MatA_V_9, i64 0, i64 %zext_ln232_2"   --->   Operation 496 'getelementptr' 'MatA_V_9_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 497 [1/1] (0.00ns)   --->   "%MatA_V_10_addr = getelementptr i16 %MatA_V_10, i64 0, i64 %zext_ln232_2"   --->   Operation 497 'getelementptr' 'MatA_V_10_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%MatA_V_11_addr = getelementptr i16 %MatA_V_11, i64 0, i64 %zext_ln232_2"   --->   Operation 498 'getelementptr' 'MatA_V_11_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%MatA_V_12_addr = getelementptr i16 %MatA_V_12, i64 0, i64 %zext_ln232_2"   --->   Operation 499 'getelementptr' 'MatA_V_12_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%MatA_V_13_addr = getelementptr i16 %MatA_V_13, i64 0, i64 %zext_ln232_2"   --->   Operation 500 'getelementptr' 'MatA_V_13_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%MatA_V_14_addr = getelementptr i16 %MatA_V_14, i64 0, i64 %zext_ln232_2"   --->   Operation 501 'getelementptr' 'MatA_V_14_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (0.00ns)   --->   "%MatA_V_15_addr = getelementptr i16 %MatA_V_15, i64 0, i64 %zext_ln232_2"   --->   Operation 502 'getelementptr' 'MatA_V_15_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%MatA_V_16_addr = getelementptr i16 %MatA_V_16, i64 0, i64 %zext_ln232_2"   --->   Operation 503 'getelementptr' 'MatA_V_16_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%MatA_V_17_addr = getelementptr i16 %MatA_V_17, i64 0, i64 %zext_ln232_2"   --->   Operation 504 'getelementptr' 'MatA_V_17_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%MatA_V_18_addr = getelementptr i16 %MatA_V_18, i64 0, i64 %zext_ln232_2"   --->   Operation 505 'getelementptr' 'MatA_V_18_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 506 [1/1] (0.00ns)   --->   "%MatA_V_19_addr = getelementptr i16 %MatA_V_19, i64 0, i64 %zext_ln232_2"   --->   Operation 506 'getelementptr' 'MatA_V_19_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 507 [1/1] (0.00ns)   --->   "%cMatA_V_addr = getelementptr i16 %cMatA_V, i64 0, i64 %zext_ln232_2"   --->   Operation 507 'getelementptr' 'cMatA_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 508 [1/1] (0.00ns)   --->   "%cMatA_V_1_addr = getelementptr i16 %cMatA_V_1, i64 0, i64 %zext_ln232_2"   --->   Operation 508 'getelementptr' 'cMatA_V_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 509 [1/1] (0.00ns)   --->   "%cMatA_V_2_addr = getelementptr i16 %cMatA_V_2, i64 0, i64 %zext_ln232_2"   --->   Operation 509 'getelementptr' 'cMatA_V_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 510 [1/1] (0.00ns)   --->   "%cMatA_V_3_addr = getelementptr i16 %cMatA_V_3, i64 0, i64 %zext_ln232_2"   --->   Operation 510 'getelementptr' 'cMatA_V_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 511 [1/1] (0.00ns)   --->   "%cMatA_V_4_addr = getelementptr i16 %cMatA_V_4, i64 0, i64 %zext_ln232_2"   --->   Operation 511 'getelementptr' 'cMatA_V_4_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%cMatA_V_5_addr = getelementptr i16 %cMatA_V_5, i64 0, i64 %zext_ln232_2"   --->   Operation 512 'getelementptr' 'cMatA_V_5_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%cMatA_V_6_addr = getelementptr i16 %cMatA_V_6, i64 0, i64 %zext_ln232_2"   --->   Operation 513 'getelementptr' 'cMatA_V_6_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%cMatA_V_7_addr = getelementptr i16 %cMatA_V_7, i64 0, i64 %zext_ln232_2"   --->   Operation 514 'getelementptr' 'cMatA_V_7_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%cMatA_V_8_addr = getelementptr i16 %cMatA_V_8, i64 0, i64 %zext_ln232_2"   --->   Operation 515 'getelementptr' 'cMatA_V_8_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%cMatA_V_9_addr = getelementptr i16 %cMatA_V_9, i64 0, i64 %zext_ln232_2"   --->   Operation 516 'getelementptr' 'cMatA_V_9_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%cMatA_V_10_addr = getelementptr i16 %cMatA_V_10, i64 0, i64 %zext_ln232_2"   --->   Operation 517 'getelementptr' 'cMatA_V_10_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%cMatA_V_11_addr = getelementptr i16 %cMatA_V_11, i64 0, i64 %zext_ln232_2"   --->   Operation 518 'getelementptr' 'cMatA_V_11_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%cMatA_V_12_addr = getelementptr i16 %cMatA_V_12, i64 0, i64 %zext_ln232_2"   --->   Operation 519 'getelementptr' 'cMatA_V_12_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%cMatA_V_13_addr = getelementptr i16 %cMatA_V_13, i64 0, i64 %zext_ln232_2"   --->   Operation 520 'getelementptr' 'cMatA_V_13_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%cMatA_V_14_addr = getelementptr i16 %cMatA_V_14, i64 0, i64 %zext_ln232_2"   --->   Operation 521 'getelementptr' 'cMatA_V_14_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%cMatA_V_15_addr = getelementptr i16 %cMatA_V_15, i64 0, i64 %zext_ln232_2"   --->   Operation 522 'getelementptr' 'cMatA_V_15_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%cMatA_V_16_addr = getelementptr i16 %cMatA_V_16, i64 0, i64 %zext_ln232_2"   --->   Operation 523 'getelementptr' 'cMatA_V_16_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 524 [1/1] (0.00ns)   --->   "%cMatA_V_17_addr = getelementptr i16 %cMatA_V_17, i64 0, i64 %zext_ln232_2"   --->   Operation 524 'getelementptr' 'cMatA_V_17_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 525 [1/1] (0.00ns)   --->   "%cMatA_V_18_addr = getelementptr i16 %cMatA_V_18, i64 0, i64 %zext_ln232_2"   --->   Operation 525 'getelementptr' 'cMatA_V_18_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 526 [1/1] (0.00ns)   --->   "%cMatA_V_19_addr = getelementptr i16 %cMatA_V_19, i64 0, i64 %zext_ln232_2"   --->   Operation 526 'getelementptr' 'cMatA_V_19_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_13 : Operation 527 [2/2] (3.25ns)   --->   "%MatA_V_load = load i10 %MatA_V_addr"   --->   Operation 527 'load' 'MatA_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 528 [2/2] (3.25ns)   --->   "%cMatA_V_load = load i10 %cMatA_V_addr"   --->   Operation 528 'load' 'cMatA_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 529 [2/2] (3.25ns)   --->   "%MatA_V_1_load = load i10 %MatA_V_1_addr"   --->   Operation 529 'load' 'MatA_V_1_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 530 [2/2] (3.25ns)   --->   "%cMatA_V_1_load = load i10 %cMatA_V_1_addr"   --->   Operation 530 'load' 'cMatA_V_1_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 531 [2/2] (3.25ns)   --->   "%MatA_V_2_load = load i10 %MatA_V_2_addr"   --->   Operation 531 'load' 'MatA_V_2_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 532 [2/2] (3.25ns)   --->   "%cMatA_V_2_load = load i10 %cMatA_V_2_addr"   --->   Operation 532 'load' 'cMatA_V_2_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 533 [2/2] (3.25ns)   --->   "%MatA_V_3_load = load i10 %MatA_V_3_addr"   --->   Operation 533 'load' 'MatA_V_3_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 534 [2/2] (3.25ns)   --->   "%cMatA_V_3_load = load i10 %cMatA_V_3_addr"   --->   Operation 534 'load' 'cMatA_V_3_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 535 [2/2] (3.25ns)   --->   "%MatA_V_4_load = load i10 %MatA_V_4_addr"   --->   Operation 535 'load' 'MatA_V_4_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 536 [2/2] (3.25ns)   --->   "%cMatA_V_4_load = load i10 %cMatA_V_4_addr"   --->   Operation 536 'load' 'cMatA_V_4_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 537 [2/2] (3.25ns)   --->   "%MatA_V_5_load = load i10 %MatA_V_5_addr"   --->   Operation 537 'load' 'MatA_V_5_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 538 [2/2] (3.25ns)   --->   "%cMatA_V_5_load = load i10 %cMatA_V_5_addr"   --->   Operation 538 'load' 'cMatA_V_5_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 539 [2/2] (3.25ns)   --->   "%MatA_V_6_load = load i10 %MatA_V_6_addr"   --->   Operation 539 'load' 'MatA_V_6_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 540 [2/2] (3.25ns)   --->   "%cMatA_V_6_load = load i10 %cMatA_V_6_addr"   --->   Operation 540 'load' 'cMatA_V_6_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 541 [2/2] (3.25ns)   --->   "%MatA_V_7_load = load i10 %MatA_V_7_addr"   --->   Operation 541 'load' 'MatA_V_7_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 542 [2/2] (3.25ns)   --->   "%cMatA_V_7_load = load i10 %cMatA_V_7_addr"   --->   Operation 542 'load' 'cMatA_V_7_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 543 [2/2] (3.25ns)   --->   "%MatA_V_8_load = load i10 %MatA_V_8_addr"   --->   Operation 543 'load' 'MatA_V_8_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 544 [2/2] (3.25ns)   --->   "%cMatA_V_8_load = load i10 %cMatA_V_8_addr"   --->   Operation 544 'load' 'cMatA_V_8_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 545 [2/2] (3.25ns)   --->   "%MatA_V_9_load = load i10 %MatA_V_9_addr"   --->   Operation 545 'load' 'MatA_V_9_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 546 [2/2] (3.25ns)   --->   "%cMatA_V_9_load = load i10 %cMatA_V_9_addr"   --->   Operation 546 'load' 'cMatA_V_9_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 547 [2/2] (3.25ns)   --->   "%MatA_V_10_load = load i10 %MatA_V_10_addr"   --->   Operation 547 'load' 'MatA_V_10_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 548 [2/2] (3.25ns)   --->   "%cMatA_V_10_load = load i10 %cMatA_V_10_addr"   --->   Operation 548 'load' 'cMatA_V_10_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 549 [2/2] (3.25ns)   --->   "%MatA_V_11_load = load i10 %MatA_V_11_addr"   --->   Operation 549 'load' 'MatA_V_11_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 550 [2/2] (3.25ns)   --->   "%cMatA_V_11_load = load i10 %cMatA_V_11_addr"   --->   Operation 550 'load' 'cMatA_V_11_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 551 [2/2] (3.25ns)   --->   "%MatA_V_12_load = load i10 %MatA_V_12_addr"   --->   Operation 551 'load' 'MatA_V_12_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 552 [2/2] (3.25ns)   --->   "%cMatA_V_12_load = load i10 %cMatA_V_12_addr"   --->   Operation 552 'load' 'cMatA_V_12_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 553 [2/2] (3.25ns)   --->   "%MatA_V_13_load = load i10 %MatA_V_13_addr"   --->   Operation 553 'load' 'MatA_V_13_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 554 [2/2] (3.25ns)   --->   "%cMatA_V_13_load = load i10 %cMatA_V_13_addr"   --->   Operation 554 'load' 'cMatA_V_13_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 555 [2/2] (3.25ns)   --->   "%MatA_V_14_load = load i10 %MatA_V_14_addr"   --->   Operation 555 'load' 'MatA_V_14_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 556 [2/2] (3.25ns)   --->   "%cMatA_V_14_load = load i10 %cMatA_V_14_addr"   --->   Operation 556 'load' 'cMatA_V_14_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 557 [2/2] (3.25ns)   --->   "%MatA_V_15_load = load i10 %MatA_V_15_addr"   --->   Operation 557 'load' 'MatA_V_15_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 558 [2/2] (3.25ns)   --->   "%cMatA_V_15_load = load i10 %cMatA_V_15_addr"   --->   Operation 558 'load' 'cMatA_V_15_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 559 [2/2] (3.25ns)   --->   "%MatA_V_16_load = load i10 %MatA_V_16_addr"   --->   Operation 559 'load' 'MatA_V_16_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 560 [2/2] (3.25ns)   --->   "%cMatA_V_16_load = load i10 %cMatA_V_16_addr"   --->   Operation 560 'load' 'cMatA_V_16_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 561 [2/2] (3.25ns)   --->   "%MatA_V_17_load = load i10 %MatA_V_17_addr"   --->   Operation 561 'load' 'MatA_V_17_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 562 [2/2] (3.25ns)   --->   "%cMatA_V_17_load = load i10 %cMatA_V_17_addr"   --->   Operation 562 'load' 'cMatA_V_17_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 563 [2/2] (3.25ns)   --->   "%MatA_V_18_load = load i10 %MatA_V_18_addr"   --->   Operation 563 'load' 'MatA_V_18_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 564 [2/2] (3.25ns)   --->   "%cMatA_V_18_load = load i10 %cMatA_V_18_addr"   --->   Operation 564 'load' 'cMatA_V_18_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 565 [2/2] (3.25ns)   --->   "%MatA_V_19_load = load i10 %MatA_V_19_addr"   --->   Operation 565 'load' 'MatA_V_19_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_13 : Operation 566 [2/2] (3.25ns)   --->   "%cMatA_V_19_load = load i10 %cMatA_V_19_addr"   --->   Operation 566 'load' 'cMatA_V_19_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>

State 14 <SV = 13> <Delay = 7.19>
ST_14 : Operation 567 [1/1] (3.02ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load, i16 %MatB_V_1_load, i16 %MatB_V_2_load, i16 %MatB_V_3_load, i16 %MatB_V_4_load, i16 %MatB_V_5_load, i16 %MatB_V_6_load, i16 %MatB_V_7_load, i16 %MatB_V_8_load, i16 %MatB_V_9_load, i16 %MatB_V_10_load, i16 %MatB_V_11_load, i16 %MatB_V_12_load, i16 %MatB_V_13_load, i16 %MatB_V_14_load, i16 %MatB_V_15_load, i16 %MatB_V_16_load, i16 %MatB_V_17_load, i16 %MatB_V_18_load, i16 %MatB_V_19_load, i8 %empty"   --->   Operation 567 'mux' 'tmp' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 568 [1/1] (3.02ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %cMatB_V_load, i16 %cMatB_V_1_load, i16 %cMatB_V_2_load, i16 %cMatB_V_3_load, i16 %cMatB_V_4_load, i16 %cMatB_V_5_load, i16 %cMatB_V_6_load, i16 %cMatB_V_7_load, i16 %cMatB_V_8_load, i16 %cMatB_V_9_load, i16 %cMatB_V_10_load, i16 %cMatB_V_11_load, i16 %cMatB_V_12_load, i16 %cMatB_V_13_load, i16 %cMatB_V_14_load, i16 %cMatB_V_15_load, i16 %cMatB_V_16_load, i16 %cMatB_V_17_load, i16 %cMatB_V_18_load, i16 %cMatB_V_19_load, i8 %empty"   --->   Operation 568 'mux' 'tmp_1' <Predicate = (!icmp_ln91 & or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i8 %empty" [complex_matmul.cpp:89]   --->   Operation 569 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89 & !icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 570 [1/1] (1.21ns)   --->   "%select_ln89_3 = select i1 %icmp_ln91, i5 %trunc_ln89, i5 %trunc_ln89_1" [complex_matmul.cpp:89]   --->   Operation 570 'select' 'select_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 571 [1/1] (3.02ns)   --->   "%tmp_mid = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %MatB_V_load_1, i16 %MatB_V_1_load_1, i16 %MatB_V_2_load_1, i16 %MatB_V_3_load_1, i16 %MatB_V_4_load_1, i16 %MatB_V_5_load_1, i16 %MatB_V_6_load_1, i16 %MatB_V_7_load_1, i16 %MatB_V_8_load_1, i16 %MatB_V_9_load_1, i16 %MatB_V_10_load_1, i16 %MatB_V_11_load_1, i16 %MatB_V_12_load_1, i16 %MatB_V_13_load_1, i16 %MatB_V_14_load_1, i16 %MatB_V_15_load_1, i16 %MatB_V_16_load_1, i16 %MatB_V_17_load_1, i16 %MatB_V_18_load_1, i16 %MatB_V_19_load_1, i8 %p_mid1202"   --->   Operation 571 'mux' 'tmp_mid' <Predicate = (!icmp_ln89 & icmp_ln91 & or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_2)   --->   "%select_ln89_5 = select i1 %icmp_ln91, i16 %tmp_mid, i16 %tmp" [complex_matmul.cpp:89]   --->   Operation 572 'select' 'select_ln89_5' <Predicate = (!icmp_ln89 & or_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 573 [1/1] (3.02ns)   --->   "%tmp_1_mid = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i8, i16 %cMatB_V_load_1, i16 %cMatB_V_1_load_1, i16 %cMatB_V_2_load_1, i16 %cMatB_V_3_load_1, i16 %cMatB_V_4_load_1, i16 %cMatB_V_5_load_1, i16 %cMatB_V_6_load_1, i16 %cMatB_V_7_load_1, i16 %cMatB_V_8_load_1, i16 %cMatB_V_9_load_1, i16 %cMatB_V_10_load_1, i16 %cMatB_V_11_load_1, i16 %cMatB_V_12_load_1, i16 %cMatB_V_13_load_1, i16 %cMatB_V_14_load_1, i16 %cMatB_V_15_load_1, i16 %cMatB_V_16_load_1, i16 %cMatB_V_17_load_1, i16 %cMatB_V_18_load_1, i16 %cMatB_V_19_load_1, i8 %p_mid1202"   --->   Operation 573 'mux' 'tmp_1_mid' <Predicate = (!icmp_ln89 & icmp_ln91 & or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_3)   --->   "%select_ln89_6 = select i1 %icmp_ln91, i16 %tmp_1_mid, i16 %tmp_1" [complex_matmul.cpp:89]   --->   Operation 574 'select' 'select_ln89_6' <Predicate = (!icmp_ln89 & or_ln89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 575 [1/1] (3.02ns)   --->   "%tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i5, i16 %MatB_V_load_2, i16 %MatB_V_1_load_2, i16 %MatB_V_2_load_2, i16 %MatB_V_3_load_2, i16 %MatB_V_4_load_2, i16 %MatB_V_5_load_2, i16 %MatB_V_6_load_2, i16 %MatB_V_7_load_2, i16 %MatB_V_8_load_2, i16 %MatB_V_9_load_2, i16 %MatB_V_10_load_2, i16 %MatB_V_11_load_2, i16 %MatB_V_12_load_2, i16 %MatB_V_13_load_2, i16 %MatB_V_14_load_2, i16 %MatB_V_15_load_2, i16 %MatB_V_16_load_2, i16 %MatB_V_17_load_2, i16 %MatB_V_18_load_2, i16 %MatB_V_19_load_2, i5 %select_ln89_3"   --->   Operation 575 'mux' 'tmp_mid1' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 576 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln91_2 = select i1 %or_ln89, i16 %select_ln89_5, i16 %tmp_mid1" [complex_matmul.cpp:91]   --->   Operation 576 'select' 'select_ln91_2' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 577 [1/1] (3.02ns)   --->   "%tmp_1_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i5, i16 %cMatB_V_load_2, i16 %cMatB_V_1_load_2, i16 %cMatB_V_2_load_2, i16 %cMatB_V_3_load_2, i16 %cMatB_V_4_load_2, i16 %cMatB_V_5_load_2, i16 %cMatB_V_6_load_2, i16 %cMatB_V_7_load_2, i16 %cMatB_V_8_load_2, i16 %cMatB_V_9_load_2, i16 %cMatB_V_10_load_2, i16 %cMatB_V_11_load_2, i16 %cMatB_V_12_load_2, i16 %cMatB_V_13_load_2, i16 %cMatB_V_14_load_2, i16 %cMatB_V_15_load_2, i16 %cMatB_V_16_load_2, i16 %cMatB_V_17_load_2, i16 %cMatB_V_18_load_2, i16 %cMatB_V_19_load_2, i5 %select_ln89_3"   --->   Operation 577 'mux' 'tmp_1_mid1' <Predicate = (!icmp_ln89 & !or_ln89)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln91_3 = select i1 %or_ln89, i16 %select_ln89_6, i16 %tmp_1_mid1" [complex_matmul.cpp:91]   --->   Operation 578 'select' 'select_ln91_3' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 579 [1/2] (3.25ns)   --->   "%MatA_V_load = load i10 %MatA_V_addr"   --->   Operation 579 'load' 'MatA_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 580 [3/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln91_2"   --->   Operation 580 'mul' 'mul_ln886' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 581 [1/2] (3.25ns)   --->   "%cMatA_V_load = load i10 %cMatA_V_addr"   --->   Operation 581 'load' 'cMatA_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 582 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_2 = mul i16 %cMatA_V_load, i16 %select_ln91_2"   --->   Operation 582 'mul' 'mul_ln886_2' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 583 [1/2] (3.25ns)   --->   "%MatA_V_1_load = load i10 %MatA_V_1_addr"   --->   Operation 583 'load' 'MatA_V_1_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 584 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_1_load, i16 %select_ln91_2"   --->   Operation 584 'mul' 'mul_ln886_3' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 585 [1/2] (3.25ns)   --->   "%cMatA_V_1_load = load i10 %cMatA_V_1_addr"   --->   Operation 585 'load' 'cMatA_V_1_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 586 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_5 = mul i16 %cMatA_V_1_load, i16 %select_ln91_2"   --->   Operation 586 'mul' 'mul_ln886_5' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 587 [1/2] (3.25ns)   --->   "%MatA_V_2_load = load i10 %MatA_V_2_addr"   --->   Operation 587 'load' 'MatA_V_2_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 588 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_2_load, i16 %select_ln91_2"   --->   Operation 588 'mul' 'mul_ln886_6' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 589 [1/2] (3.25ns)   --->   "%cMatA_V_2_load = load i10 %cMatA_V_2_addr"   --->   Operation 589 'load' 'cMatA_V_2_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 590 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_8 = mul i16 %cMatA_V_2_load, i16 %select_ln91_2"   --->   Operation 590 'mul' 'mul_ln886_8' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 591 [1/2] (3.25ns)   --->   "%MatA_V_3_load = load i10 %MatA_V_3_addr"   --->   Operation 591 'load' 'MatA_V_3_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 592 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_3_load, i16 %select_ln91_2"   --->   Operation 592 'mul' 'mul_ln886_9' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 593 [1/2] (3.25ns)   --->   "%cMatA_V_3_load = load i10 %cMatA_V_3_addr"   --->   Operation 593 'load' 'cMatA_V_3_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 594 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_11 = mul i16 %cMatA_V_3_load, i16 %select_ln91_2"   --->   Operation 594 'mul' 'mul_ln886_11' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 595 [1/2] (3.25ns)   --->   "%MatA_V_4_load = load i10 %MatA_V_4_addr"   --->   Operation 595 'load' 'MatA_V_4_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 596 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_4_load, i16 %select_ln91_2"   --->   Operation 596 'mul' 'mul_ln886_12' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 597 [1/2] (3.25ns)   --->   "%cMatA_V_4_load = load i10 %cMatA_V_4_addr"   --->   Operation 597 'load' 'cMatA_V_4_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 598 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_14 = mul i16 %cMatA_V_4_load, i16 %select_ln91_2"   --->   Operation 598 'mul' 'mul_ln886_14' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 599 [1/2] (3.25ns)   --->   "%MatA_V_5_load = load i10 %MatA_V_5_addr"   --->   Operation 599 'load' 'MatA_V_5_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 600 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_5_load, i16 %select_ln91_2"   --->   Operation 600 'mul' 'mul_ln886_15' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 601 [1/2] (3.25ns)   --->   "%cMatA_V_5_load = load i10 %cMatA_V_5_addr"   --->   Operation 601 'load' 'cMatA_V_5_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 602 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_17 = mul i16 %cMatA_V_5_load, i16 %select_ln91_2"   --->   Operation 602 'mul' 'mul_ln886_17' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 603 [1/2] (3.25ns)   --->   "%MatA_V_6_load = load i10 %MatA_V_6_addr"   --->   Operation 603 'load' 'MatA_V_6_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 604 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_6_load, i16 %select_ln91_2"   --->   Operation 604 'mul' 'mul_ln886_18' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 605 [1/2] (3.25ns)   --->   "%cMatA_V_6_load = load i10 %cMatA_V_6_addr"   --->   Operation 605 'load' 'cMatA_V_6_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 606 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_20 = mul i16 %cMatA_V_6_load, i16 %select_ln91_2"   --->   Operation 606 'mul' 'mul_ln886_20' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 607 [1/2] (3.25ns)   --->   "%MatA_V_7_load = load i10 %MatA_V_7_addr"   --->   Operation 607 'load' 'MatA_V_7_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 608 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_21)   --->   "%mul_ln886_21 = mul i16 %MatA_V_7_load, i16 %select_ln91_2"   --->   Operation 608 'mul' 'mul_ln886_21' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 609 [1/2] (3.25ns)   --->   "%cMatA_V_7_load = load i10 %cMatA_V_7_addr"   --->   Operation 609 'load' 'cMatA_V_7_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 610 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_23 = mul i16 %cMatA_V_7_load, i16 %select_ln91_2"   --->   Operation 610 'mul' 'mul_ln886_23' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 611 [1/2] (3.25ns)   --->   "%MatA_V_8_load = load i10 %MatA_V_8_addr"   --->   Operation 611 'load' 'MatA_V_8_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 612 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_24)   --->   "%mul_ln886_24 = mul i16 %MatA_V_8_load, i16 %select_ln91_2"   --->   Operation 612 'mul' 'mul_ln886_24' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 613 [1/2] (3.25ns)   --->   "%cMatA_V_8_load = load i10 %cMatA_V_8_addr"   --->   Operation 613 'load' 'cMatA_V_8_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 614 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_26 = mul i16 %cMatA_V_8_load, i16 %select_ln91_2"   --->   Operation 614 'mul' 'mul_ln886_26' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 615 [1/2] (3.25ns)   --->   "%MatA_V_9_load = load i10 %MatA_V_9_addr"   --->   Operation 615 'load' 'MatA_V_9_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 616 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_27)   --->   "%mul_ln886_27 = mul i16 %MatA_V_9_load, i16 %select_ln91_2"   --->   Operation 616 'mul' 'mul_ln886_27' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 617 [1/2] (3.25ns)   --->   "%cMatA_V_9_load = load i10 %cMatA_V_9_addr"   --->   Operation 617 'load' 'cMatA_V_9_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 618 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_29 = mul i16 %cMatA_V_9_load, i16 %select_ln91_2"   --->   Operation 618 'mul' 'mul_ln886_29' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 619 [1/2] (3.25ns)   --->   "%MatA_V_10_load = load i10 %MatA_V_10_addr"   --->   Operation 619 'load' 'MatA_V_10_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 620 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_30)   --->   "%mul_ln886_30 = mul i16 %MatA_V_10_load, i16 %select_ln91_2"   --->   Operation 620 'mul' 'mul_ln886_30' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 621 [1/2] (3.25ns)   --->   "%cMatA_V_10_load = load i10 %cMatA_V_10_addr"   --->   Operation 621 'load' 'cMatA_V_10_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 622 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_32 = mul i16 %cMatA_V_10_load, i16 %select_ln91_2"   --->   Operation 622 'mul' 'mul_ln886_32' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 623 [1/2] (3.25ns)   --->   "%MatA_V_11_load = load i10 %MatA_V_11_addr"   --->   Operation 623 'load' 'MatA_V_11_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 624 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_33)   --->   "%mul_ln886_33 = mul i16 %MatA_V_11_load, i16 %select_ln91_2"   --->   Operation 624 'mul' 'mul_ln886_33' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 625 [1/2] (3.25ns)   --->   "%cMatA_V_11_load = load i10 %cMatA_V_11_addr"   --->   Operation 625 'load' 'cMatA_V_11_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 626 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_35 = mul i16 %cMatA_V_11_load, i16 %select_ln91_2"   --->   Operation 626 'mul' 'mul_ln886_35' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 627 [1/2] (3.25ns)   --->   "%MatA_V_12_load = load i10 %MatA_V_12_addr"   --->   Operation 627 'load' 'MatA_V_12_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 628 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_36)   --->   "%mul_ln886_36 = mul i16 %MatA_V_12_load, i16 %select_ln91_2"   --->   Operation 628 'mul' 'mul_ln886_36' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 629 [1/2] (3.25ns)   --->   "%cMatA_V_12_load = load i10 %cMatA_V_12_addr"   --->   Operation 629 'load' 'cMatA_V_12_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 630 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_38 = mul i16 %cMatA_V_12_load, i16 %select_ln91_2"   --->   Operation 630 'mul' 'mul_ln886_38' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 631 [1/2] (3.25ns)   --->   "%MatA_V_13_load = load i10 %MatA_V_13_addr"   --->   Operation 631 'load' 'MatA_V_13_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 632 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_39)   --->   "%mul_ln886_39 = mul i16 %MatA_V_13_load, i16 %select_ln91_2"   --->   Operation 632 'mul' 'mul_ln886_39' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 633 [1/2] (3.25ns)   --->   "%cMatA_V_13_load = load i10 %cMatA_V_13_addr"   --->   Operation 633 'load' 'cMatA_V_13_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 634 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_41 = mul i16 %cMatA_V_13_load, i16 %select_ln91_2"   --->   Operation 634 'mul' 'mul_ln886_41' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 635 [1/2] (3.25ns)   --->   "%MatA_V_14_load = load i10 %MatA_V_14_addr"   --->   Operation 635 'load' 'MatA_V_14_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 636 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_42)   --->   "%mul_ln886_42 = mul i16 %MatA_V_14_load, i16 %select_ln91_2"   --->   Operation 636 'mul' 'mul_ln886_42' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 637 [1/2] (3.25ns)   --->   "%cMatA_V_14_load = load i10 %cMatA_V_14_addr"   --->   Operation 637 'load' 'cMatA_V_14_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 638 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_44 = mul i16 %cMatA_V_14_load, i16 %select_ln91_2"   --->   Operation 638 'mul' 'mul_ln886_44' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 639 [1/2] (3.25ns)   --->   "%MatA_V_15_load = load i10 %MatA_V_15_addr"   --->   Operation 639 'load' 'MatA_V_15_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 640 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_45)   --->   "%mul_ln886_45 = mul i16 %MatA_V_15_load, i16 %select_ln91_2"   --->   Operation 640 'mul' 'mul_ln886_45' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 641 [1/2] (3.25ns)   --->   "%cMatA_V_15_load = load i10 %cMatA_V_15_addr"   --->   Operation 641 'load' 'cMatA_V_15_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 642 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_47 = mul i16 %cMatA_V_15_load, i16 %select_ln91_2"   --->   Operation 642 'mul' 'mul_ln886_47' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 643 [1/2] (3.25ns)   --->   "%MatA_V_16_load = load i10 %MatA_V_16_addr"   --->   Operation 643 'load' 'MatA_V_16_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 644 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_48)   --->   "%mul_ln886_48 = mul i16 %MatA_V_16_load, i16 %select_ln91_2"   --->   Operation 644 'mul' 'mul_ln886_48' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 645 [1/2] (3.25ns)   --->   "%cMatA_V_16_load = load i10 %cMatA_V_16_addr"   --->   Operation 645 'load' 'cMatA_V_16_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 646 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_50 = mul i16 %cMatA_V_16_load, i16 %select_ln91_2"   --->   Operation 646 'mul' 'mul_ln886_50' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 647 [1/2] (3.25ns)   --->   "%MatA_V_17_load = load i10 %MatA_V_17_addr"   --->   Operation 647 'load' 'MatA_V_17_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 648 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_51)   --->   "%mul_ln886_51 = mul i16 %MatA_V_17_load, i16 %select_ln91_2"   --->   Operation 648 'mul' 'mul_ln886_51' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 649 [1/2] (3.25ns)   --->   "%cMatA_V_17_load = load i10 %cMatA_V_17_addr"   --->   Operation 649 'load' 'cMatA_V_17_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 650 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_53 = mul i16 %cMatA_V_17_load, i16 %select_ln91_2"   --->   Operation 650 'mul' 'mul_ln886_53' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 651 [1/2] (3.25ns)   --->   "%MatA_V_18_load = load i10 %MatA_V_18_addr"   --->   Operation 651 'load' 'MatA_V_18_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 652 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_54)   --->   "%mul_ln886_54 = mul i16 %MatA_V_18_load, i16 %select_ln91_2"   --->   Operation 652 'mul' 'mul_ln886_54' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 653 [1/2] (3.25ns)   --->   "%cMatA_V_18_load = load i10 %cMatA_V_18_addr"   --->   Operation 653 'load' 'cMatA_V_18_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 654 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_56 = mul i16 %cMatA_V_18_load, i16 %select_ln91_2"   --->   Operation 654 'mul' 'mul_ln886_56' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 655 [1/2] (3.25ns)   --->   "%MatA_V_19_load = load i10 %MatA_V_19_addr"   --->   Operation 655 'load' 'MatA_V_19_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 656 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_57)   --->   "%mul_ln886_57 = mul i16 %MatA_V_19_load, i16 %select_ln91_2"   --->   Operation 656 'mul' 'mul_ln886_57' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 657 [1/2] (3.25ns)   --->   "%cMatA_V_19_load = load i10 %cMatA_V_19_addr"   --->   Operation 657 'load' 'cMatA_V_19_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 750> <RAM>
ST_14 : Operation 658 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_59 = mul i16 %cMatA_V_19_load, i16 %select_ln91_2"   --->   Operation 658 'mul' 'mul_ln886_59' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i10 %add_ln886_60"   --->   Operation 659 'zext' 'zext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln886_1"   --->   Operation 660 'getelementptr' 'MatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln886_1"   --->   Operation 661 'getelementptr' 'MatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln886_1"   --->   Operation 662 'getelementptr' 'MatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln886_1"   --->   Operation 663 'getelementptr' 'MatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln886_1"   --->   Operation 664 'getelementptr' 'MatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 665 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln886_1"   --->   Operation 665 'getelementptr' 'MatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln886_1"   --->   Operation 666 'getelementptr' 'MatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln886_1"   --->   Operation 667 'getelementptr' 'MatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln886_1"   --->   Operation 668 'getelementptr' 'MatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln886_1"   --->   Operation 669 'getelementptr' 'MatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln886_1"   --->   Operation 670 'getelementptr' 'MatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 671 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln886_1"   --->   Operation 671 'getelementptr' 'MatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln886_1"   --->   Operation 672 'getelementptr' 'MatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln886_1"   --->   Operation 673 'getelementptr' 'MatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln886_1"   --->   Operation 674 'getelementptr' 'MatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln886_1"   --->   Operation 675 'getelementptr' 'MatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln886_1"   --->   Operation 676 'getelementptr' 'MatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 677 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln886_1"   --->   Operation 677 'getelementptr' 'MatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 678 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln886_1"   --->   Operation 678 'getelementptr' 'MatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln886_1"   --->   Operation 679 'getelementptr' 'MatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 680 [2/3] (1.05ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln91_2"   --->   Operation 680 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 681 [2/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr"   --->   Operation 681 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 682 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887)   --->   "%mul_ln887 = mul i16 %cMatA_V_load, i16 %select_ln91_3"   --->   Operation 682 'mul' 'mul_ln887' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 683 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_load, i16 %select_ln91_3"   --->   Operation 683 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 684 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_2 = mul i16 %cMatA_V_load, i16 %select_ln91_2"   --->   Operation 684 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 685 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_1_load, i16 %select_ln91_2"   --->   Operation 685 'mul' 'mul_ln886_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 686 [2/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr"   --->   Operation 686 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 687 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_1)   --->   "%mul_ln887_1 = mul i16 %cMatA_V_1_load, i16 %select_ln91_3"   --->   Operation 687 'mul' 'mul_ln887_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 688 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_1_load, i16 %select_ln91_3"   --->   Operation 688 'mul' 'mul_ln886_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 689 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_5 = mul i16 %cMatA_V_1_load, i16 %select_ln91_2"   --->   Operation 689 'mul' 'mul_ln886_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 690 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_2_load, i16 %select_ln91_2"   --->   Operation 690 'mul' 'mul_ln886_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 691 [2/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr"   --->   Operation 691 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 692 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_2)   --->   "%mul_ln887_2 = mul i16 %cMatA_V_2_load, i16 %select_ln91_3"   --->   Operation 692 'mul' 'mul_ln887_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 693 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_2_load, i16 %select_ln91_3"   --->   Operation 693 'mul' 'mul_ln886_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 694 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_8 = mul i16 %cMatA_V_2_load, i16 %select_ln91_2"   --->   Operation 694 'mul' 'mul_ln886_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 695 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_3_load, i16 %select_ln91_2"   --->   Operation 695 'mul' 'mul_ln886_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 696 [2/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr"   --->   Operation 696 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 697 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_3)   --->   "%mul_ln887_3 = mul i16 %cMatA_V_3_load, i16 %select_ln91_3"   --->   Operation 697 'mul' 'mul_ln887_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 698 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_3_load, i16 %select_ln91_3"   --->   Operation 698 'mul' 'mul_ln886_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 699 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_11 = mul i16 %cMatA_V_3_load, i16 %select_ln91_2"   --->   Operation 699 'mul' 'mul_ln886_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 700 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_4_load, i16 %select_ln91_2"   --->   Operation 700 'mul' 'mul_ln886_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 701 [2/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr"   --->   Operation 701 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 702 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_4)   --->   "%mul_ln887_4 = mul i16 %cMatA_V_4_load, i16 %select_ln91_3"   --->   Operation 702 'mul' 'mul_ln887_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 703 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_4_load, i16 %select_ln91_3"   --->   Operation 703 'mul' 'mul_ln886_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 704 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_14 = mul i16 %cMatA_V_4_load, i16 %select_ln91_2"   --->   Operation 704 'mul' 'mul_ln886_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 705 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_5_load, i16 %select_ln91_2"   --->   Operation 705 'mul' 'mul_ln886_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 706 [2/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr"   --->   Operation 706 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 707 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_5)   --->   "%mul_ln887_5 = mul i16 %cMatA_V_5_load, i16 %select_ln91_3"   --->   Operation 707 'mul' 'mul_ln887_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 708 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_5_load, i16 %select_ln91_3"   --->   Operation 708 'mul' 'mul_ln886_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 709 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_17 = mul i16 %cMatA_V_5_load, i16 %select_ln91_2"   --->   Operation 709 'mul' 'mul_ln886_17' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 710 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_6_load, i16 %select_ln91_2"   --->   Operation 710 'mul' 'mul_ln886_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 711 [2/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr"   --->   Operation 711 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 712 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_6)   --->   "%mul_ln887_6 = mul i16 %cMatA_V_6_load, i16 %select_ln91_3"   --->   Operation 712 'mul' 'mul_ln887_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 713 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_6_load, i16 %select_ln91_3"   --->   Operation 713 'mul' 'mul_ln886_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 714 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_20 = mul i16 %cMatA_V_6_load, i16 %select_ln91_2"   --->   Operation 714 'mul' 'mul_ln886_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 715 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_21)   --->   "%mul_ln886_21 = mul i16 %MatA_V_7_load, i16 %select_ln91_2"   --->   Operation 715 'mul' 'mul_ln886_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 716 [2/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr"   --->   Operation 716 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 717 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_7)   --->   "%mul_ln887_7 = mul i16 %cMatA_V_7_load, i16 %select_ln91_3"   --->   Operation 717 'mul' 'mul_ln887_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 718 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_22)   --->   "%mul_ln886_22 = mul i16 %MatA_V_7_load, i16 %select_ln91_3"   --->   Operation 718 'mul' 'mul_ln886_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 719 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_23 = mul i16 %cMatA_V_7_load, i16 %select_ln91_2"   --->   Operation 719 'mul' 'mul_ln886_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 720 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_24)   --->   "%mul_ln886_24 = mul i16 %MatA_V_8_load, i16 %select_ln91_2"   --->   Operation 720 'mul' 'mul_ln886_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 721 [2/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr"   --->   Operation 721 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 722 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_8)   --->   "%mul_ln887_8 = mul i16 %cMatA_V_8_load, i16 %select_ln91_3"   --->   Operation 722 'mul' 'mul_ln887_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 723 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_25)   --->   "%mul_ln886_25 = mul i16 %MatA_V_8_load, i16 %select_ln91_3"   --->   Operation 723 'mul' 'mul_ln886_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 724 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_26 = mul i16 %cMatA_V_8_load, i16 %select_ln91_2"   --->   Operation 724 'mul' 'mul_ln886_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 725 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_27)   --->   "%mul_ln886_27 = mul i16 %MatA_V_9_load, i16 %select_ln91_2"   --->   Operation 725 'mul' 'mul_ln886_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 726 [2/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr"   --->   Operation 726 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 727 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_9)   --->   "%mul_ln887_9 = mul i16 %cMatA_V_9_load, i16 %select_ln91_3"   --->   Operation 727 'mul' 'mul_ln887_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 728 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_28)   --->   "%mul_ln886_28 = mul i16 %MatA_V_9_load, i16 %select_ln91_3"   --->   Operation 728 'mul' 'mul_ln886_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 729 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_29 = mul i16 %cMatA_V_9_load, i16 %select_ln91_2"   --->   Operation 729 'mul' 'mul_ln886_29' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 730 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_30)   --->   "%mul_ln886_30 = mul i16 %MatA_V_10_load, i16 %select_ln91_2"   --->   Operation 730 'mul' 'mul_ln886_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 731 [2/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr"   --->   Operation 731 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 732 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_10)   --->   "%mul_ln887_10 = mul i16 %cMatA_V_10_load, i16 %select_ln91_3"   --->   Operation 732 'mul' 'mul_ln887_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 733 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_31)   --->   "%mul_ln886_31 = mul i16 %MatA_V_10_load, i16 %select_ln91_3"   --->   Operation 733 'mul' 'mul_ln886_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 734 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_32 = mul i16 %cMatA_V_10_load, i16 %select_ln91_2"   --->   Operation 734 'mul' 'mul_ln886_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 735 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_33)   --->   "%mul_ln886_33 = mul i16 %MatA_V_11_load, i16 %select_ln91_2"   --->   Operation 735 'mul' 'mul_ln886_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 736 [2/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr"   --->   Operation 736 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 737 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_11)   --->   "%mul_ln887_11 = mul i16 %cMatA_V_11_load, i16 %select_ln91_3"   --->   Operation 737 'mul' 'mul_ln887_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 738 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_34)   --->   "%mul_ln886_34 = mul i16 %MatA_V_11_load, i16 %select_ln91_3"   --->   Operation 738 'mul' 'mul_ln886_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 739 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_35 = mul i16 %cMatA_V_11_load, i16 %select_ln91_2"   --->   Operation 739 'mul' 'mul_ln886_35' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 740 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_36)   --->   "%mul_ln886_36 = mul i16 %MatA_V_12_load, i16 %select_ln91_2"   --->   Operation 740 'mul' 'mul_ln886_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 741 [2/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr"   --->   Operation 741 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 742 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_12)   --->   "%mul_ln887_12 = mul i16 %cMatA_V_12_load, i16 %select_ln91_3"   --->   Operation 742 'mul' 'mul_ln887_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 743 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_37)   --->   "%mul_ln886_37 = mul i16 %MatA_V_12_load, i16 %select_ln91_3"   --->   Operation 743 'mul' 'mul_ln886_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 744 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_38 = mul i16 %cMatA_V_12_load, i16 %select_ln91_2"   --->   Operation 744 'mul' 'mul_ln886_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 745 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_39)   --->   "%mul_ln886_39 = mul i16 %MatA_V_13_load, i16 %select_ln91_2"   --->   Operation 745 'mul' 'mul_ln886_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 746 [2/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr"   --->   Operation 746 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 747 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_13)   --->   "%mul_ln887_13 = mul i16 %cMatA_V_13_load, i16 %select_ln91_3"   --->   Operation 747 'mul' 'mul_ln887_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 748 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_40)   --->   "%mul_ln886_40 = mul i16 %MatA_V_13_load, i16 %select_ln91_3"   --->   Operation 748 'mul' 'mul_ln886_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 749 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_41 = mul i16 %cMatA_V_13_load, i16 %select_ln91_2"   --->   Operation 749 'mul' 'mul_ln886_41' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 750 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_42)   --->   "%mul_ln886_42 = mul i16 %MatA_V_14_load, i16 %select_ln91_2"   --->   Operation 750 'mul' 'mul_ln886_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 751 [2/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr"   --->   Operation 751 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 752 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_14)   --->   "%mul_ln887_14 = mul i16 %cMatA_V_14_load, i16 %select_ln91_3"   --->   Operation 752 'mul' 'mul_ln887_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 753 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_43)   --->   "%mul_ln886_43 = mul i16 %MatA_V_14_load, i16 %select_ln91_3"   --->   Operation 753 'mul' 'mul_ln886_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 754 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_44 = mul i16 %cMatA_V_14_load, i16 %select_ln91_2"   --->   Operation 754 'mul' 'mul_ln886_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 755 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_45)   --->   "%mul_ln886_45 = mul i16 %MatA_V_15_load, i16 %select_ln91_2"   --->   Operation 755 'mul' 'mul_ln886_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 756 [2/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr"   --->   Operation 756 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 757 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_15)   --->   "%mul_ln887_15 = mul i16 %cMatA_V_15_load, i16 %select_ln91_3"   --->   Operation 757 'mul' 'mul_ln887_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 758 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_46)   --->   "%mul_ln886_46 = mul i16 %MatA_V_15_load, i16 %select_ln91_3"   --->   Operation 758 'mul' 'mul_ln886_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 759 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_47 = mul i16 %cMatA_V_15_load, i16 %select_ln91_2"   --->   Operation 759 'mul' 'mul_ln886_47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 760 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_48)   --->   "%mul_ln886_48 = mul i16 %MatA_V_16_load, i16 %select_ln91_2"   --->   Operation 760 'mul' 'mul_ln886_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 761 [2/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr"   --->   Operation 761 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 762 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_16)   --->   "%mul_ln887_16 = mul i16 %cMatA_V_16_load, i16 %select_ln91_3"   --->   Operation 762 'mul' 'mul_ln887_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 763 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_49)   --->   "%mul_ln886_49 = mul i16 %MatA_V_16_load, i16 %select_ln91_3"   --->   Operation 763 'mul' 'mul_ln886_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 764 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_50 = mul i16 %cMatA_V_16_load, i16 %select_ln91_2"   --->   Operation 764 'mul' 'mul_ln886_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 765 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_51)   --->   "%mul_ln886_51 = mul i16 %MatA_V_17_load, i16 %select_ln91_2"   --->   Operation 765 'mul' 'mul_ln886_51' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 766 [2/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr"   --->   Operation 766 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 767 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_17)   --->   "%mul_ln887_17 = mul i16 %cMatA_V_17_load, i16 %select_ln91_3"   --->   Operation 767 'mul' 'mul_ln887_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 768 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_52)   --->   "%mul_ln886_52 = mul i16 %MatA_V_17_load, i16 %select_ln91_3"   --->   Operation 768 'mul' 'mul_ln886_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 769 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_53 = mul i16 %cMatA_V_17_load, i16 %select_ln91_2"   --->   Operation 769 'mul' 'mul_ln886_53' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 770 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_54)   --->   "%mul_ln886_54 = mul i16 %MatA_V_18_load, i16 %select_ln91_2"   --->   Operation 770 'mul' 'mul_ln886_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 771 [2/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr"   --->   Operation 771 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 772 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_18)   --->   "%mul_ln887_18 = mul i16 %cMatA_V_18_load, i16 %select_ln91_3"   --->   Operation 772 'mul' 'mul_ln887_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 773 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_55)   --->   "%mul_ln886_55 = mul i16 %MatA_V_18_load, i16 %select_ln91_3"   --->   Operation 773 'mul' 'mul_ln886_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 774 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_56 = mul i16 %cMatA_V_18_load, i16 %select_ln91_2"   --->   Operation 774 'mul' 'mul_ln886_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 775 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_57)   --->   "%mul_ln886_57 = mul i16 %MatA_V_19_load, i16 %select_ln91_2"   --->   Operation 775 'mul' 'mul_ln886_57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 776 [2/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr"   --->   Operation 776 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_15 : Operation 777 [3/3] (1.05ns) (grouped into DSP with root node sub_ln887_19)   --->   "%mul_ln887_19 = mul i16 %cMatA_V_19_load, i16 %select_ln91_3"   --->   Operation 777 'mul' 'mul_ln887_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 778 [3/3] (1.05ns) (grouped into DSP with root node add_ln886_58)   --->   "%mul_ln886_58 = mul i16 %MatA_V_19_load, i16 %select_ln91_3"   --->   Operation 778 'mul' 'mul_ln886_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 779 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_59 = mul i16 %cMatA_V_19_load, i16 %select_ln91_2"   --->   Operation 779 'mul' 'mul_ln886_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 5.35>
ST_16 : Operation 780 [1/3] (0.00ns) (grouped into DSP with root node add_ln886)   --->   "%mul_ln886 = mul i16 %MatA_V_load, i16 %select_ln91_2"   --->   Operation 780 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 781 [1/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr"   --->   Operation 781 'load' 'MatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 782 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887)   --->   "%mul_ln887 = mul i16 %cMatA_V_load, i16 %select_ln91_3"   --->   Operation 782 'mul' 'mul_ln887' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 783 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886"   --->   Operation 783 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 784 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_load, i16 %select_ln91_3"   --->   Operation 784 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 785 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_2 = mul i16 %cMatA_V_load, i16 %select_ln91_2"   --->   Operation 785 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_3)   --->   "%mul_ln886_3 = mul i16 %MatA_V_1_load, i16 %select_ln91_2"   --->   Operation 786 'mul' 'mul_ln886_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 787 [1/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr"   --->   Operation 787 'load' 'MatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 788 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_1)   --->   "%mul_ln887_1 = mul i16 %cMatA_V_1_load, i16 %select_ln91_3"   --->   Operation 788 'mul' 'mul_ln887_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 789 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_3 = add i16 %MatC_V_1_load, i16 %mul_ln886_3"   --->   Operation 789 'add' 'add_ln886_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 790 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_1_load, i16 %select_ln91_3"   --->   Operation 790 'mul' 'mul_ln886_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 791 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_5 = mul i16 %cMatA_V_1_load, i16 %select_ln91_2"   --->   Operation 791 'mul' 'mul_ln886_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 792 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_6)   --->   "%mul_ln886_6 = mul i16 %MatA_V_2_load, i16 %select_ln91_2"   --->   Operation 792 'mul' 'mul_ln886_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 793 [1/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr"   --->   Operation 793 'load' 'MatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 794 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_2)   --->   "%mul_ln887_2 = mul i16 %cMatA_V_2_load, i16 %select_ln91_3"   --->   Operation 794 'mul' 'mul_ln887_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 795 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_6 = add i16 %MatC_V_2_load, i16 %mul_ln886_6"   --->   Operation 795 'add' 'add_ln886_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 796 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_2_load, i16 %select_ln91_3"   --->   Operation 796 'mul' 'mul_ln886_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 797 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_8 = mul i16 %cMatA_V_2_load, i16 %select_ln91_2"   --->   Operation 797 'mul' 'mul_ln886_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 798 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_9)   --->   "%mul_ln886_9 = mul i16 %MatA_V_3_load, i16 %select_ln91_2"   --->   Operation 798 'mul' 'mul_ln886_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 799 [1/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr"   --->   Operation 799 'load' 'MatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 800 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_3)   --->   "%mul_ln887_3 = mul i16 %cMatA_V_3_load, i16 %select_ln91_3"   --->   Operation 800 'mul' 'mul_ln887_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 801 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_9 = add i16 %MatC_V_3_load, i16 %mul_ln886_9"   --->   Operation 801 'add' 'add_ln886_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 802 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_3_load, i16 %select_ln91_3"   --->   Operation 802 'mul' 'mul_ln886_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 803 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_11 = mul i16 %cMatA_V_3_load, i16 %select_ln91_2"   --->   Operation 803 'mul' 'mul_ln886_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 804 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886_12 = mul i16 %MatA_V_4_load, i16 %select_ln91_2"   --->   Operation 804 'mul' 'mul_ln886_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 805 [1/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr"   --->   Operation 805 'load' 'MatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 806 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_4)   --->   "%mul_ln887_4 = mul i16 %cMatA_V_4_load, i16 %select_ln91_3"   --->   Operation 806 'mul' 'mul_ln887_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 807 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_12 = add i16 %MatC_V_4_load, i16 %mul_ln886_12"   --->   Operation 807 'add' 'add_ln886_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 808 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_4_load, i16 %select_ln91_3"   --->   Operation 808 'mul' 'mul_ln886_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 809 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_14 = mul i16 %cMatA_V_4_load, i16 %select_ln91_2"   --->   Operation 809 'mul' 'mul_ln886_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 810 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_15)   --->   "%mul_ln886_15 = mul i16 %MatA_V_5_load, i16 %select_ln91_2"   --->   Operation 810 'mul' 'mul_ln886_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 811 [1/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr"   --->   Operation 811 'load' 'MatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 812 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_5)   --->   "%mul_ln887_5 = mul i16 %cMatA_V_5_load, i16 %select_ln91_3"   --->   Operation 812 'mul' 'mul_ln887_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 813 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_15 = add i16 %MatC_V_5_load, i16 %mul_ln886_15"   --->   Operation 813 'add' 'add_ln886_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 814 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_5_load, i16 %select_ln91_3"   --->   Operation 814 'mul' 'mul_ln886_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 815 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_17 = mul i16 %cMatA_V_5_load, i16 %select_ln91_2"   --->   Operation 815 'mul' 'mul_ln886_17' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 816 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_18)   --->   "%mul_ln886_18 = mul i16 %MatA_V_6_load, i16 %select_ln91_2"   --->   Operation 816 'mul' 'mul_ln886_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 817 [1/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr"   --->   Operation 817 'load' 'MatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 818 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_6)   --->   "%mul_ln887_6 = mul i16 %cMatA_V_6_load, i16 %select_ln91_3"   --->   Operation 818 'mul' 'mul_ln887_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 819 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_18 = add i16 %MatC_V_6_load, i16 %mul_ln886_18"   --->   Operation 819 'add' 'add_ln886_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 820 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_6_load, i16 %select_ln91_3"   --->   Operation 820 'mul' 'mul_ln886_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 821 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_20 = mul i16 %cMatA_V_6_load, i16 %select_ln91_2"   --->   Operation 821 'mul' 'mul_ln886_20' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 822 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_21)   --->   "%mul_ln886_21 = mul i16 %MatA_V_7_load, i16 %select_ln91_2"   --->   Operation 822 'mul' 'mul_ln886_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 823 [1/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr"   --->   Operation 823 'load' 'MatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 824 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_7)   --->   "%mul_ln887_7 = mul i16 %cMatA_V_7_load, i16 %select_ln91_3"   --->   Operation 824 'mul' 'mul_ln887_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 825 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_21 = add i16 %MatC_V_7_load, i16 %mul_ln886_21"   --->   Operation 825 'add' 'add_ln886_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 826 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_22)   --->   "%mul_ln886_22 = mul i16 %MatA_V_7_load, i16 %select_ln91_3"   --->   Operation 826 'mul' 'mul_ln886_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 827 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_23 = mul i16 %cMatA_V_7_load, i16 %select_ln91_2"   --->   Operation 827 'mul' 'mul_ln886_23' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 828 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_24)   --->   "%mul_ln886_24 = mul i16 %MatA_V_8_load, i16 %select_ln91_2"   --->   Operation 828 'mul' 'mul_ln886_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 829 [1/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr"   --->   Operation 829 'load' 'MatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 830 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_8)   --->   "%mul_ln887_8 = mul i16 %cMatA_V_8_load, i16 %select_ln91_3"   --->   Operation 830 'mul' 'mul_ln887_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 831 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_24 = add i16 %MatC_V_8_load, i16 %mul_ln886_24"   --->   Operation 831 'add' 'add_ln886_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 832 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_25)   --->   "%mul_ln886_25 = mul i16 %MatA_V_8_load, i16 %select_ln91_3"   --->   Operation 832 'mul' 'mul_ln886_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 833 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_26 = mul i16 %cMatA_V_8_load, i16 %select_ln91_2"   --->   Operation 833 'mul' 'mul_ln886_26' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 834 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_27)   --->   "%mul_ln886_27 = mul i16 %MatA_V_9_load, i16 %select_ln91_2"   --->   Operation 834 'mul' 'mul_ln886_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 835 [1/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr"   --->   Operation 835 'load' 'MatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 836 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_9)   --->   "%mul_ln887_9 = mul i16 %cMatA_V_9_load, i16 %select_ln91_3"   --->   Operation 836 'mul' 'mul_ln887_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 837 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_27 = add i16 %MatC_V_9_load, i16 %mul_ln886_27"   --->   Operation 837 'add' 'add_ln886_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 838 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_28)   --->   "%mul_ln886_28 = mul i16 %MatA_V_9_load, i16 %select_ln91_3"   --->   Operation 838 'mul' 'mul_ln886_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 839 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_29 = mul i16 %cMatA_V_9_load, i16 %select_ln91_2"   --->   Operation 839 'mul' 'mul_ln886_29' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_30)   --->   "%mul_ln886_30 = mul i16 %MatA_V_10_load, i16 %select_ln91_2"   --->   Operation 840 'mul' 'mul_ln886_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 841 [1/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr"   --->   Operation 841 'load' 'MatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 842 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_10)   --->   "%mul_ln887_10 = mul i16 %cMatA_V_10_load, i16 %select_ln91_3"   --->   Operation 842 'mul' 'mul_ln887_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 843 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_30 = add i16 %MatC_V_10_load, i16 %mul_ln886_30"   --->   Operation 843 'add' 'add_ln886_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 844 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_31)   --->   "%mul_ln886_31 = mul i16 %MatA_V_10_load, i16 %select_ln91_3"   --->   Operation 844 'mul' 'mul_ln886_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 845 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_32 = mul i16 %cMatA_V_10_load, i16 %select_ln91_2"   --->   Operation 845 'mul' 'mul_ln886_32' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 846 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_33)   --->   "%mul_ln886_33 = mul i16 %MatA_V_11_load, i16 %select_ln91_2"   --->   Operation 846 'mul' 'mul_ln886_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 847 [1/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr"   --->   Operation 847 'load' 'MatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 848 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_11)   --->   "%mul_ln887_11 = mul i16 %cMatA_V_11_load, i16 %select_ln91_3"   --->   Operation 848 'mul' 'mul_ln887_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 849 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_33 = add i16 %MatC_V_11_load, i16 %mul_ln886_33"   --->   Operation 849 'add' 'add_ln886_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 850 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_34)   --->   "%mul_ln886_34 = mul i16 %MatA_V_11_load, i16 %select_ln91_3"   --->   Operation 850 'mul' 'mul_ln886_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 851 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_35 = mul i16 %cMatA_V_11_load, i16 %select_ln91_2"   --->   Operation 851 'mul' 'mul_ln886_35' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 852 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_36)   --->   "%mul_ln886_36 = mul i16 %MatA_V_12_load, i16 %select_ln91_2"   --->   Operation 852 'mul' 'mul_ln886_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 853 [1/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr"   --->   Operation 853 'load' 'MatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 854 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_12)   --->   "%mul_ln887_12 = mul i16 %cMatA_V_12_load, i16 %select_ln91_3"   --->   Operation 854 'mul' 'mul_ln887_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 855 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_36 = add i16 %MatC_V_12_load, i16 %mul_ln886_36"   --->   Operation 855 'add' 'add_ln886_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 856 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_37)   --->   "%mul_ln886_37 = mul i16 %MatA_V_12_load, i16 %select_ln91_3"   --->   Operation 856 'mul' 'mul_ln886_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 857 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_38 = mul i16 %cMatA_V_12_load, i16 %select_ln91_2"   --->   Operation 857 'mul' 'mul_ln886_38' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 858 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_39)   --->   "%mul_ln886_39 = mul i16 %MatA_V_13_load, i16 %select_ln91_2"   --->   Operation 858 'mul' 'mul_ln886_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 859 [1/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr"   --->   Operation 859 'load' 'MatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 860 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_13)   --->   "%mul_ln887_13 = mul i16 %cMatA_V_13_load, i16 %select_ln91_3"   --->   Operation 860 'mul' 'mul_ln887_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 861 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_39 = add i16 %MatC_V_13_load, i16 %mul_ln886_39"   --->   Operation 861 'add' 'add_ln886_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 862 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_40)   --->   "%mul_ln886_40 = mul i16 %MatA_V_13_load, i16 %select_ln91_3"   --->   Operation 862 'mul' 'mul_ln886_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 863 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_41 = mul i16 %cMatA_V_13_load, i16 %select_ln91_2"   --->   Operation 863 'mul' 'mul_ln886_41' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 864 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_42)   --->   "%mul_ln886_42 = mul i16 %MatA_V_14_load, i16 %select_ln91_2"   --->   Operation 864 'mul' 'mul_ln886_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 865 [1/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr"   --->   Operation 865 'load' 'MatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 866 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_14)   --->   "%mul_ln887_14 = mul i16 %cMatA_V_14_load, i16 %select_ln91_3"   --->   Operation 866 'mul' 'mul_ln887_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 867 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_42 = add i16 %MatC_V_14_load, i16 %mul_ln886_42"   --->   Operation 867 'add' 'add_ln886_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 868 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_43)   --->   "%mul_ln886_43 = mul i16 %MatA_V_14_load, i16 %select_ln91_3"   --->   Operation 868 'mul' 'mul_ln886_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 869 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_44 = mul i16 %cMatA_V_14_load, i16 %select_ln91_2"   --->   Operation 869 'mul' 'mul_ln886_44' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 870 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_45)   --->   "%mul_ln886_45 = mul i16 %MatA_V_15_load, i16 %select_ln91_2"   --->   Operation 870 'mul' 'mul_ln886_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 871 [1/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr"   --->   Operation 871 'load' 'MatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 872 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_15)   --->   "%mul_ln887_15 = mul i16 %cMatA_V_15_load, i16 %select_ln91_3"   --->   Operation 872 'mul' 'mul_ln887_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 873 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_45 = add i16 %MatC_V_15_load, i16 %mul_ln886_45"   --->   Operation 873 'add' 'add_ln886_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 874 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_46)   --->   "%mul_ln886_46 = mul i16 %MatA_V_15_load, i16 %select_ln91_3"   --->   Operation 874 'mul' 'mul_ln886_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 875 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_47 = mul i16 %cMatA_V_15_load, i16 %select_ln91_2"   --->   Operation 875 'mul' 'mul_ln886_47' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 876 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_48)   --->   "%mul_ln886_48 = mul i16 %MatA_V_16_load, i16 %select_ln91_2"   --->   Operation 876 'mul' 'mul_ln886_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 877 [1/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr"   --->   Operation 877 'load' 'MatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 878 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_16)   --->   "%mul_ln887_16 = mul i16 %cMatA_V_16_load, i16 %select_ln91_3"   --->   Operation 878 'mul' 'mul_ln887_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 879 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_48 = add i16 %MatC_V_16_load, i16 %mul_ln886_48"   --->   Operation 879 'add' 'add_ln886_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 880 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_49)   --->   "%mul_ln886_49 = mul i16 %MatA_V_16_load, i16 %select_ln91_3"   --->   Operation 880 'mul' 'mul_ln886_49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 881 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_50 = mul i16 %cMatA_V_16_load, i16 %select_ln91_2"   --->   Operation 881 'mul' 'mul_ln886_50' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 882 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_51)   --->   "%mul_ln886_51 = mul i16 %MatA_V_17_load, i16 %select_ln91_2"   --->   Operation 882 'mul' 'mul_ln886_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 883 [1/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr"   --->   Operation 883 'load' 'MatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 884 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_17)   --->   "%mul_ln887_17 = mul i16 %cMatA_V_17_load, i16 %select_ln91_3"   --->   Operation 884 'mul' 'mul_ln887_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 885 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_51 = add i16 %MatC_V_17_load, i16 %mul_ln886_51"   --->   Operation 885 'add' 'add_ln886_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 886 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_52)   --->   "%mul_ln886_52 = mul i16 %MatA_V_17_load, i16 %select_ln91_3"   --->   Operation 886 'mul' 'mul_ln886_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 887 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_53 = mul i16 %cMatA_V_17_load, i16 %select_ln91_2"   --->   Operation 887 'mul' 'mul_ln886_53' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 888 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_54)   --->   "%mul_ln886_54 = mul i16 %MatA_V_18_load, i16 %select_ln91_2"   --->   Operation 888 'mul' 'mul_ln886_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 889 [1/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr"   --->   Operation 889 'load' 'MatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 890 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_18)   --->   "%mul_ln887_18 = mul i16 %cMatA_V_18_load, i16 %select_ln91_3"   --->   Operation 890 'mul' 'mul_ln887_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 891 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_54 = add i16 %MatC_V_18_load, i16 %mul_ln886_54"   --->   Operation 891 'add' 'add_ln886_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 892 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_55)   --->   "%mul_ln886_55 = mul i16 %MatA_V_18_load, i16 %select_ln91_3"   --->   Operation 892 'mul' 'mul_ln886_55' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 893 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_56 = mul i16 %cMatA_V_18_load, i16 %select_ln91_2"   --->   Operation 893 'mul' 'mul_ln886_56' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 894 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_57)   --->   "%mul_ln886_57 = mul i16 %MatA_V_19_load, i16 %select_ln91_2"   --->   Operation 894 'mul' 'mul_ln886_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 895 [1/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr"   --->   Operation 895 'load' 'MatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_16 : Operation 896 [2/3] (1.05ns) (grouped into DSP with root node sub_ln887_19)   --->   "%mul_ln887_19 = mul i16 %cMatA_V_19_load, i16 %select_ln91_3"   --->   Operation 896 'mul' 'mul_ln887_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 897 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_57 = add i16 %MatC_V_19_load, i16 %mul_ln886_57"   --->   Operation 897 'add' 'add_ln886_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 898 [2/3] (1.05ns) (grouped into DSP with root node add_ln886_58)   --->   "%mul_ln886_58 = mul i16 %MatA_V_19_load, i16 %select_ln91_3"   --->   Operation 898 'mul' 'mul_ln886_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 899 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln886_59 = mul i16 %cMatA_V_19_load, i16 %select_ln91_2"   --->   Operation 899 'mul' 'mul_ln886_59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 900 [1/1] (0.00ns)   --->   "%cMatC_V_addr = getelementptr i16 %cMatC_V, i64 0, i64 %zext_ln886_1"   --->   Operation 900 'getelementptr' 'cMatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 901 [1/1] (0.00ns)   --->   "%cMatC_V_1_addr = getelementptr i16 %cMatC_V_1, i64 0, i64 %zext_ln886_1"   --->   Operation 901 'getelementptr' 'cMatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 902 [1/1] (0.00ns)   --->   "%cMatC_V_2_addr = getelementptr i16 %cMatC_V_2, i64 0, i64 %zext_ln886_1"   --->   Operation 902 'getelementptr' 'cMatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 903 [1/1] (0.00ns)   --->   "%cMatC_V_3_addr = getelementptr i16 %cMatC_V_3, i64 0, i64 %zext_ln886_1"   --->   Operation 903 'getelementptr' 'cMatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 904 [1/1] (0.00ns)   --->   "%cMatC_V_4_addr = getelementptr i16 %cMatC_V_4, i64 0, i64 %zext_ln886_1"   --->   Operation 904 'getelementptr' 'cMatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 905 [1/1] (0.00ns)   --->   "%cMatC_V_5_addr = getelementptr i16 %cMatC_V_5, i64 0, i64 %zext_ln886_1"   --->   Operation 905 'getelementptr' 'cMatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 906 [1/1] (0.00ns)   --->   "%cMatC_V_6_addr = getelementptr i16 %cMatC_V_6, i64 0, i64 %zext_ln886_1"   --->   Operation 906 'getelementptr' 'cMatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 907 [1/1] (0.00ns)   --->   "%cMatC_V_7_addr = getelementptr i16 %cMatC_V_7, i64 0, i64 %zext_ln886_1"   --->   Operation 907 'getelementptr' 'cMatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 908 [1/1] (0.00ns)   --->   "%cMatC_V_8_addr = getelementptr i16 %cMatC_V_8, i64 0, i64 %zext_ln886_1"   --->   Operation 908 'getelementptr' 'cMatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 909 [1/1] (0.00ns)   --->   "%cMatC_V_9_addr = getelementptr i16 %cMatC_V_9, i64 0, i64 %zext_ln886_1"   --->   Operation 909 'getelementptr' 'cMatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 910 [1/1] (0.00ns)   --->   "%cMatC_V_10_addr = getelementptr i16 %cMatC_V_10, i64 0, i64 %zext_ln886_1"   --->   Operation 910 'getelementptr' 'cMatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 911 [1/1] (0.00ns)   --->   "%cMatC_V_11_addr = getelementptr i16 %cMatC_V_11, i64 0, i64 %zext_ln886_1"   --->   Operation 911 'getelementptr' 'cMatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 912 [1/1] (0.00ns)   --->   "%cMatC_V_12_addr = getelementptr i16 %cMatC_V_12, i64 0, i64 %zext_ln886_1"   --->   Operation 912 'getelementptr' 'cMatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 913 [1/1] (0.00ns)   --->   "%cMatC_V_13_addr = getelementptr i16 %cMatC_V_13, i64 0, i64 %zext_ln886_1"   --->   Operation 913 'getelementptr' 'cMatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 914 [1/1] (0.00ns)   --->   "%cMatC_V_14_addr = getelementptr i16 %cMatC_V_14, i64 0, i64 %zext_ln886_1"   --->   Operation 914 'getelementptr' 'cMatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 915 [1/1] (0.00ns)   --->   "%cMatC_V_15_addr = getelementptr i16 %cMatC_V_15, i64 0, i64 %zext_ln886_1"   --->   Operation 915 'getelementptr' 'cMatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 916 [1/1] (0.00ns)   --->   "%cMatC_V_16_addr = getelementptr i16 %cMatC_V_16, i64 0, i64 %zext_ln886_1"   --->   Operation 916 'getelementptr' 'cMatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 917 [1/1] (0.00ns)   --->   "%cMatC_V_17_addr = getelementptr i16 %cMatC_V_17, i64 0, i64 %zext_ln886_1"   --->   Operation 917 'getelementptr' 'cMatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 918 [1/1] (0.00ns)   --->   "%cMatC_V_18_addr = getelementptr i16 %cMatC_V_18, i64 0, i64 %zext_ln886_1"   --->   Operation 918 'getelementptr' 'cMatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 919 [1/1] (0.00ns)   --->   "%cMatC_V_19_addr = getelementptr i16 %cMatC_V_19, i64 0, i64 %zext_ln886_1"   --->   Operation 919 'getelementptr' 'cMatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 920 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887)   --->   "%mul_ln887 = mul i16 %cMatA_V_load, i16 %select_ln91_3"   --->   Operation 920 'mul' 'mul_ln887' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 921 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886 = add i16 %MatC_V_load, i16 %mul_ln886"   --->   Operation 921 'add' 'add_ln886' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 922 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887 = sub i16 %add_ln886, i16 %mul_ln887"   --->   Operation 922 'sub' 'sub_ln887' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 923 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_1)   --->   "%mul_ln886_1 = mul i16 %MatA_V_load, i16 %select_ln91_3"   --->   Operation 923 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 924 [2/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr"   --->   Operation 924 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 925 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_2 = mul i16 %cMatA_V_load, i16 %select_ln91_2"   --->   Operation 925 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 926 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_1 = add i16 %mul_ln886_2, i16 %mul_ln886_1"   --->   Operation 926 'add' 'add_ln886_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 927 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_1)   --->   "%mul_ln887_1 = mul i16 %cMatA_V_1_load, i16 %select_ln91_3"   --->   Operation 927 'mul' 'mul_ln887_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 928 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_3 = add i16 %MatC_V_1_load, i16 %mul_ln886_3"   --->   Operation 928 'add' 'add_ln886_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 929 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_1 = sub i16 %add_ln886_3, i16 %mul_ln887_1"   --->   Operation 929 'sub' 'sub_ln887_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 930 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_4)   --->   "%mul_ln886_4 = mul i16 %MatA_V_1_load, i16 %select_ln91_3"   --->   Operation 930 'mul' 'mul_ln886_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 931 [2/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr"   --->   Operation 931 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 932 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_5 = mul i16 %cMatA_V_1_load, i16 %select_ln91_2"   --->   Operation 932 'mul' 'mul_ln886_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 933 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_4 = add i16 %mul_ln886_5, i16 %mul_ln886_4"   --->   Operation 933 'add' 'add_ln886_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 934 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_2)   --->   "%mul_ln887_2 = mul i16 %cMatA_V_2_load, i16 %select_ln91_3"   --->   Operation 934 'mul' 'mul_ln887_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 935 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_6 = add i16 %MatC_V_2_load, i16 %mul_ln886_6"   --->   Operation 935 'add' 'add_ln886_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 936 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_2 = sub i16 %add_ln886_6, i16 %mul_ln887_2"   --->   Operation 936 'sub' 'sub_ln887_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 937 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_7)   --->   "%mul_ln886_7 = mul i16 %MatA_V_2_load, i16 %select_ln91_3"   --->   Operation 937 'mul' 'mul_ln886_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 938 [2/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr"   --->   Operation 938 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 939 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_8 = mul i16 %cMatA_V_2_load, i16 %select_ln91_2"   --->   Operation 939 'mul' 'mul_ln886_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 940 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_7 = add i16 %mul_ln886_8, i16 %mul_ln886_7"   --->   Operation 940 'add' 'add_ln886_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 941 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_3)   --->   "%mul_ln887_3 = mul i16 %cMatA_V_3_load, i16 %select_ln91_3"   --->   Operation 941 'mul' 'mul_ln887_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 942 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_9 = add i16 %MatC_V_3_load, i16 %mul_ln886_9"   --->   Operation 942 'add' 'add_ln886_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 943 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_3 = sub i16 %add_ln886_9, i16 %mul_ln887_3"   --->   Operation 943 'sub' 'sub_ln887_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 944 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_10)   --->   "%mul_ln886_10 = mul i16 %MatA_V_3_load, i16 %select_ln91_3"   --->   Operation 944 'mul' 'mul_ln886_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 945 [2/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr"   --->   Operation 945 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 946 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_11 = mul i16 %cMatA_V_3_load, i16 %select_ln91_2"   --->   Operation 946 'mul' 'mul_ln886_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 947 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_10 = add i16 %mul_ln886_11, i16 %mul_ln886_10"   --->   Operation 947 'add' 'add_ln886_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 948 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_4)   --->   "%mul_ln887_4 = mul i16 %cMatA_V_4_load, i16 %select_ln91_3"   --->   Operation 948 'mul' 'mul_ln887_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 949 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_12 = add i16 %MatC_V_4_load, i16 %mul_ln886_12"   --->   Operation 949 'add' 'add_ln886_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 950 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_4 = sub i16 %add_ln886_12, i16 %mul_ln887_4"   --->   Operation 950 'sub' 'sub_ln887_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 951 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_13)   --->   "%mul_ln886_13 = mul i16 %MatA_V_4_load, i16 %select_ln91_3"   --->   Operation 951 'mul' 'mul_ln886_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 952 [2/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr"   --->   Operation 952 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 953 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_14 = mul i16 %cMatA_V_4_load, i16 %select_ln91_2"   --->   Operation 953 'mul' 'mul_ln886_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 954 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_13 = add i16 %mul_ln886_14, i16 %mul_ln886_13"   --->   Operation 954 'add' 'add_ln886_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 955 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_5)   --->   "%mul_ln887_5 = mul i16 %cMatA_V_5_load, i16 %select_ln91_3"   --->   Operation 955 'mul' 'mul_ln887_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 956 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_15 = add i16 %MatC_V_5_load, i16 %mul_ln886_15"   --->   Operation 956 'add' 'add_ln886_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 957 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_5 = sub i16 %add_ln886_15, i16 %mul_ln887_5"   --->   Operation 957 'sub' 'sub_ln887_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 958 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_16 = mul i16 %MatA_V_5_load, i16 %select_ln91_3"   --->   Operation 958 'mul' 'mul_ln886_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 959 [2/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr"   --->   Operation 959 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 960 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_17 = mul i16 %cMatA_V_5_load, i16 %select_ln91_2"   --->   Operation 960 'mul' 'mul_ln886_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 961 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_16 = add i16 %mul_ln886_17, i16 %mul_ln886_16"   --->   Operation 961 'add' 'add_ln886_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 962 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_6)   --->   "%mul_ln887_6 = mul i16 %cMatA_V_6_load, i16 %select_ln91_3"   --->   Operation 962 'mul' 'mul_ln887_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 963 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_18 = add i16 %MatC_V_6_load, i16 %mul_ln886_18"   --->   Operation 963 'add' 'add_ln886_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 964 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_6 = sub i16 %add_ln886_18, i16 %mul_ln887_6"   --->   Operation 964 'sub' 'sub_ln887_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 965 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_19)   --->   "%mul_ln886_19 = mul i16 %MatA_V_6_load, i16 %select_ln91_3"   --->   Operation 965 'mul' 'mul_ln886_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 966 [2/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr"   --->   Operation 966 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 967 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_20 = mul i16 %cMatA_V_6_load, i16 %select_ln91_2"   --->   Operation 967 'mul' 'mul_ln886_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 968 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_19 = add i16 %mul_ln886_20, i16 %mul_ln886_19"   --->   Operation 968 'add' 'add_ln886_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 969 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_7)   --->   "%mul_ln887_7 = mul i16 %cMatA_V_7_load, i16 %select_ln91_3"   --->   Operation 969 'mul' 'mul_ln887_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 970 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_21 = add i16 %MatC_V_7_load, i16 %mul_ln886_21"   --->   Operation 970 'add' 'add_ln886_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 971 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_7 = sub i16 %add_ln886_21, i16 %mul_ln887_7"   --->   Operation 971 'sub' 'sub_ln887_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 972 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_22)   --->   "%mul_ln886_22 = mul i16 %MatA_V_7_load, i16 %select_ln91_3"   --->   Operation 972 'mul' 'mul_ln886_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 973 [2/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr"   --->   Operation 973 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 974 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_23 = mul i16 %cMatA_V_7_load, i16 %select_ln91_2"   --->   Operation 974 'mul' 'mul_ln886_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 975 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_22 = add i16 %mul_ln886_23, i16 %mul_ln886_22"   --->   Operation 975 'add' 'add_ln886_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 976 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_8)   --->   "%mul_ln887_8 = mul i16 %cMatA_V_8_load, i16 %select_ln91_3"   --->   Operation 976 'mul' 'mul_ln887_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 977 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_24 = add i16 %MatC_V_8_load, i16 %mul_ln886_24"   --->   Operation 977 'add' 'add_ln886_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 978 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_8 = sub i16 %add_ln886_24, i16 %mul_ln887_8"   --->   Operation 978 'sub' 'sub_ln887_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 979 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_25)   --->   "%mul_ln886_25 = mul i16 %MatA_V_8_load, i16 %select_ln91_3"   --->   Operation 979 'mul' 'mul_ln886_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 980 [2/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr"   --->   Operation 980 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 981 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_26 = mul i16 %cMatA_V_8_load, i16 %select_ln91_2"   --->   Operation 981 'mul' 'mul_ln886_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 982 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_25 = add i16 %mul_ln886_26, i16 %mul_ln886_25"   --->   Operation 982 'add' 'add_ln886_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 983 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_9)   --->   "%mul_ln887_9 = mul i16 %cMatA_V_9_load, i16 %select_ln91_3"   --->   Operation 983 'mul' 'mul_ln887_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 984 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_27 = add i16 %MatC_V_9_load, i16 %mul_ln886_27"   --->   Operation 984 'add' 'add_ln886_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 985 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_9 = sub i16 %add_ln886_27, i16 %mul_ln887_9"   --->   Operation 985 'sub' 'sub_ln887_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 986 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_28)   --->   "%mul_ln886_28 = mul i16 %MatA_V_9_load, i16 %select_ln91_3"   --->   Operation 986 'mul' 'mul_ln886_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 987 [2/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr"   --->   Operation 987 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 988 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_29 = mul i16 %cMatA_V_9_load, i16 %select_ln91_2"   --->   Operation 988 'mul' 'mul_ln886_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 989 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_28 = add i16 %mul_ln886_29, i16 %mul_ln886_28"   --->   Operation 989 'add' 'add_ln886_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 990 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_10)   --->   "%mul_ln887_10 = mul i16 %cMatA_V_10_load, i16 %select_ln91_3"   --->   Operation 990 'mul' 'mul_ln887_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 991 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_30 = add i16 %MatC_V_10_load, i16 %mul_ln886_30"   --->   Operation 991 'add' 'add_ln886_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 992 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_10 = sub i16 %add_ln886_30, i16 %mul_ln887_10"   --->   Operation 992 'sub' 'sub_ln887_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 993 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_31)   --->   "%mul_ln886_31 = mul i16 %MatA_V_10_load, i16 %select_ln91_3"   --->   Operation 993 'mul' 'mul_ln886_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 994 [2/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr"   --->   Operation 994 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 995 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_32 = mul i16 %cMatA_V_10_load, i16 %select_ln91_2"   --->   Operation 995 'mul' 'mul_ln886_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 996 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_31 = add i16 %mul_ln886_32, i16 %mul_ln886_31"   --->   Operation 996 'add' 'add_ln886_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 997 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_11)   --->   "%mul_ln887_11 = mul i16 %cMatA_V_11_load, i16 %select_ln91_3"   --->   Operation 997 'mul' 'mul_ln887_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 998 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_33 = add i16 %MatC_V_11_load, i16 %mul_ln886_33"   --->   Operation 998 'add' 'add_ln886_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 999 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_11 = sub i16 %add_ln886_33, i16 %mul_ln887_11"   --->   Operation 999 'sub' 'sub_ln887_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1000 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_34)   --->   "%mul_ln886_34 = mul i16 %MatA_V_11_load, i16 %select_ln91_3"   --->   Operation 1000 'mul' 'mul_ln886_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1001 [2/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr"   --->   Operation 1001 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1002 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_35 = mul i16 %cMatA_V_11_load, i16 %select_ln91_2"   --->   Operation 1002 'mul' 'mul_ln886_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1003 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_34 = add i16 %mul_ln886_35, i16 %mul_ln886_34"   --->   Operation 1003 'add' 'add_ln886_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1004 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_12)   --->   "%mul_ln887_12 = mul i16 %cMatA_V_12_load, i16 %select_ln91_3"   --->   Operation 1004 'mul' 'mul_ln887_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1005 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_36 = add i16 %MatC_V_12_load, i16 %mul_ln886_36"   --->   Operation 1005 'add' 'add_ln886_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1006 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_12 = sub i16 %add_ln886_36, i16 %mul_ln887_12"   --->   Operation 1006 'sub' 'sub_ln887_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1007 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_37)   --->   "%mul_ln886_37 = mul i16 %MatA_V_12_load, i16 %select_ln91_3"   --->   Operation 1007 'mul' 'mul_ln886_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1008 [2/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr"   --->   Operation 1008 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1009 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_38 = mul i16 %cMatA_V_12_load, i16 %select_ln91_2"   --->   Operation 1009 'mul' 'mul_ln886_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1010 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_37 = add i16 %mul_ln886_38, i16 %mul_ln886_37"   --->   Operation 1010 'add' 'add_ln886_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1011 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_13)   --->   "%mul_ln887_13 = mul i16 %cMatA_V_13_load, i16 %select_ln91_3"   --->   Operation 1011 'mul' 'mul_ln887_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1012 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_39 = add i16 %MatC_V_13_load, i16 %mul_ln886_39"   --->   Operation 1012 'add' 'add_ln886_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1013 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_13 = sub i16 %add_ln886_39, i16 %mul_ln887_13"   --->   Operation 1013 'sub' 'sub_ln887_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1014 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_40)   --->   "%mul_ln886_40 = mul i16 %MatA_V_13_load, i16 %select_ln91_3"   --->   Operation 1014 'mul' 'mul_ln886_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1015 [2/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr"   --->   Operation 1015 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1016 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_41 = mul i16 %cMatA_V_13_load, i16 %select_ln91_2"   --->   Operation 1016 'mul' 'mul_ln886_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1017 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_40 = add i16 %mul_ln886_41, i16 %mul_ln886_40"   --->   Operation 1017 'add' 'add_ln886_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1018 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_14)   --->   "%mul_ln887_14 = mul i16 %cMatA_V_14_load, i16 %select_ln91_3"   --->   Operation 1018 'mul' 'mul_ln887_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1019 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_42 = add i16 %MatC_V_14_load, i16 %mul_ln886_42"   --->   Operation 1019 'add' 'add_ln886_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1020 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_14 = sub i16 %add_ln886_42, i16 %mul_ln887_14"   --->   Operation 1020 'sub' 'sub_ln887_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1021 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_43)   --->   "%mul_ln886_43 = mul i16 %MatA_V_14_load, i16 %select_ln91_3"   --->   Operation 1021 'mul' 'mul_ln886_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1022 [2/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr"   --->   Operation 1022 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1023 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_44 = mul i16 %cMatA_V_14_load, i16 %select_ln91_2"   --->   Operation 1023 'mul' 'mul_ln886_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1024 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_43 = add i16 %mul_ln886_44, i16 %mul_ln886_43"   --->   Operation 1024 'add' 'add_ln886_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1025 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_15)   --->   "%mul_ln887_15 = mul i16 %cMatA_V_15_load, i16 %select_ln91_3"   --->   Operation 1025 'mul' 'mul_ln887_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1026 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_45 = add i16 %MatC_V_15_load, i16 %mul_ln886_45"   --->   Operation 1026 'add' 'add_ln886_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1027 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_15 = sub i16 %add_ln886_45, i16 %mul_ln887_15"   --->   Operation 1027 'sub' 'sub_ln887_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1028 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_46)   --->   "%mul_ln886_46 = mul i16 %MatA_V_15_load, i16 %select_ln91_3"   --->   Operation 1028 'mul' 'mul_ln886_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1029 [2/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr"   --->   Operation 1029 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1030 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_47 = mul i16 %cMatA_V_15_load, i16 %select_ln91_2"   --->   Operation 1030 'mul' 'mul_ln886_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1031 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_46 = add i16 %mul_ln886_47, i16 %mul_ln886_46"   --->   Operation 1031 'add' 'add_ln886_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1032 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_16)   --->   "%mul_ln887_16 = mul i16 %cMatA_V_16_load, i16 %select_ln91_3"   --->   Operation 1032 'mul' 'mul_ln887_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1033 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_48 = add i16 %MatC_V_16_load, i16 %mul_ln886_48"   --->   Operation 1033 'add' 'add_ln886_48' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1034 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_16 = sub i16 %add_ln886_48, i16 %mul_ln887_16"   --->   Operation 1034 'sub' 'sub_ln887_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1035 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_49)   --->   "%mul_ln886_49 = mul i16 %MatA_V_16_load, i16 %select_ln91_3"   --->   Operation 1035 'mul' 'mul_ln886_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1036 [2/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr"   --->   Operation 1036 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1037 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_50 = mul i16 %cMatA_V_16_load, i16 %select_ln91_2"   --->   Operation 1037 'mul' 'mul_ln886_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1038 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_49 = add i16 %mul_ln886_50, i16 %mul_ln886_49"   --->   Operation 1038 'add' 'add_ln886_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1039 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_17)   --->   "%mul_ln887_17 = mul i16 %cMatA_V_17_load, i16 %select_ln91_3"   --->   Operation 1039 'mul' 'mul_ln887_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1040 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_51 = add i16 %MatC_V_17_load, i16 %mul_ln886_51"   --->   Operation 1040 'add' 'add_ln886_51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1041 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_17 = sub i16 %add_ln886_51, i16 %mul_ln887_17"   --->   Operation 1041 'sub' 'sub_ln887_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1042 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_52)   --->   "%mul_ln886_52 = mul i16 %MatA_V_17_load, i16 %select_ln91_3"   --->   Operation 1042 'mul' 'mul_ln886_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1043 [2/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr"   --->   Operation 1043 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1044 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_53 = mul i16 %cMatA_V_17_load, i16 %select_ln91_2"   --->   Operation 1044 'mul' 'mul_ln886_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1045 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_52 = add i16 %mul_ln886_53, i16 %mul_ln886_52"   --->   Operation 1045 'add' 'add_ln886_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1046 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_18)   --->   "%mul_ln887_18 = mul i16 %cMatA_V_18_load, i16 %select_ln91_3"   --->   Operation 1046 'mul' 'mul_ln887_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1047 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_54 = add i16 %MatC_V_18_load, i16 %mul_ln886_54"   --->   Operation 1047 'add' 'add_ln886_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1048 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_18 = sub i16 %add_ln886_54, i16 %mul_ln887_18"   --->   Operation 1048 'sub' 'sub_ln887_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1049 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_55)   --->   "%mul_ln886_55 = mul i16 %MatA_V_18_load, i16 %select_ln91_3"   --->   Operation 1049 'mul' 'mul_ln886_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1050 [2/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr"   --->   Operation 1050 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1051 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_56 = mul i16 %cMatA_V_18_load, i16 %select_ln91_2"   --->   Operation 1051 'mul' 'mul_ln886_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1052 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_55 = add i16 %mul_ln886_56, i16 %mul_ln886_55"   --->   Operation 1052 'add' 'add_ln886_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1053 [1/3] (0.00ns) (grouped into DSP with root node sub_ln887_19)   --->   "%mul_ln887_19 = mul i16 %cMatA_V_19_load, i16 %select_ln91_3"   --->   Operation 1053 'mul' 'mul_ln887_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1054 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_57 = add i16 %MatC_V_19_load, i16 %mul_ln886_57"   --->   Operation 1054 'add' 'add_ln886_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1055 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_19 = sub i16 %add_ln886_57, i16 %mul_ln887_19"   --->   Operation 1055 'sub' 'sub_ln887_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1056 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_58)   --->   "%mul_ln886_58 = mul i16 %MatA_V_19_load, i16 %select_ln91_3"   --->   Operation 1056 'mul' 'mul_ln886_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1057 [2/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr"   --->   Operation 1057 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_17 : Operation 1058 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln886_59 = mul i16 %cMatA_V_19_load, i16 %select_ln91_2"   --->   Operation 1058 'mul' 'mul_ln886_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1059 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_58 = add i16 %mul_ln886_59, i16 %mul_ln886_58"   --->   Operation 1059 'add' 'add_ln886_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.35>
ST_18 : Operation 1060 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887 = sub i16 %add_ln886, i16 %mul_ln887"   --->   Operation 1060 'sub' 'sub_ln887' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1061 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887, i10 %MatC_V_addr"   --->   Operation 1061 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1062 [1/2] (3.25ns)   --->   "%cMatC_V_load = load i10 %cMatC_V_addr"   --->   Operation 1062 'load' 'cMatC_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1063 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_1 = add i16 %mul_ln886_2, i16 %mul_ln886_1"   --->   Operation 1063 'add' 'add_ln886_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1064 [1/1] (2.07ns)   --->   "%add_ln886_2 = add i16 %add_ln886_1, i16 %cMatC_V_load"   --->   Operation 1064 'add' 'add_ln886_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1065 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_1 = sub i16 %add_ln886_3, i16 %mul_ln887_1"   --->   Operation 1065 'sub' 'sub_ln887_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1066 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_1, i10 %MatC_V_1_addr"   --->   Operation 1066 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1067 [1/2] (3.25ns)   --->   "%cMatC_V_1_load = load i10 %cMatC_V_1_addr"   --->   Operation 1067 'load' 'cMatC_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1068 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_4 = add i16 %mul_ln886_5, i16 %mul_ln886_4"   --->   Operation 1068 'add' 'add_ln886_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1069 [1/1] (2.07ns)   --->   "%add_ln886_5 = add i16 %add_ln886_4, i16 %cMatC_V_1_load"   --->   Operation 1069 'add' 'add_ln886_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1070 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_2 = sub i16 %add_ln886_6, i16 %mul_ln887_2"   --->   Operation 1070 'sub' 'sub_ln887_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1071 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_2, i10 %MatC_V_2_addr"   --->   Operation 1071 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1072 [1/2] (3.25ns)   --->   "%cMatC_V_2_load = load i10 %cMatC_V_2_addr"   --->   Operation 1072 'load' 'cMatC_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1073 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_7 = add i16 %mul_ln886_8, i16 %mul_ln886_7"   --->   Operation 1073 'add' 'add_ln886_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1074 [1/1] (2.07ns)   --->   "%add_ln886_8 = add i16 %add_ln886_7, i16 %cMatC_V_2_load"   --->   Operation 1074 'add' 'add_ln886_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1075 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_3 = sub i16 %add_ln886_9, i16 %mul_ln887_3"   --->   Operation 1075 'sub' 'sub_ln887_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1076 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_3, i10 %MatC_V_3_addr"   --->   Operation 1076 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1077 [1/2] (3.25ns)   --->   "%cMatC_V_3_load = load i10 %cMatC_V_3_addr"   --->   Operation 1077 'load' 'cMatC_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1078 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_10 = add i16 %mul_ln886_11, i16 %mul_ln886_10"   --->   Operation 1078 'add' 'add_ln886_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1079 [1/1] (2.07ns)   --->   "%add_ln886_11 = add i16 %add_ln886_10, i16 %cMatC_V_3_load"   --->   Operation 1079 'add' 'add_ln886_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1080 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_4 = sub i16 %add_ln886_12, i16 %mul_ln887_4"   --->   Operation 1080 'sub' 'sub_ln887_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1081 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_4, i10 %MatC_V_4_addr"   --->   Operation 1081 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1082 [1/2] (3.25ns)   --->   "%cMatC_V_4_load = load i10 %cMatC_V_4_addr"   --->   Operation 1082 'load' 'cMatC_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1083 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_13 = add i16 %mul_ln886_14, i16 %mul_ln886_13"   --->   Operation 1083 'add' 'add_ln886_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1084 [1/1] (2.07ns)   --->   "%add_ln886_14 = add i16 %add_ln886_13, i16 %cMatC_V_4_load"   --->   Operation 1084 'add' 'add_ln886_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1085 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_5 = sub i16 %add_ln886_15, i16 %mul_ln887_5"   --->   Operation 1085 'sub' 'sub_ln887_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1086 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_5, i10 %MatC_V_5_addr"   --->   Operation 1086 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1087 [1/2] (3.25ns)   --->   "%cMatC_V_5_load = load i10 %cMatC_V_5_addr"   --->   Operation 1087 'load' 'cMatC_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1088 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_16 = add i16 %mul_ln886_17, i16 %mul_ln886_16"   --->   Operation 1088 'add' 'add_ln886_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1089 [1/1] (2.07ns)   --->   "%add_ln886_17 = add i16 %add_ln886_16, i16 %cMatC_V_5_load"   --->   Operation 1089 'add' 'add_ln886_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1090 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_6 = sub i16 %add_ln886_18, i16 %mul_ln887_6"   --->   Operation 1090 'sub' 'sub_ln887_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1091 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_6, i10 %MatC_V_6_addr"   --->   Operation 1091 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1092 [1/2] (3.25ns)   --->   "%cMatC_V_6_load = load i10 %cMatC_V_6_addr"   --->   Operation 1092 'load' 'cMatC_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1093 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_19 = add i16 %mul_ln886_20, i16 %mul_ln886_19"   --->   Operation 1093 'add' 'add_ln886_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1094 [1/1] (2.07ns)   --->   "%add_ln886_20 = add i16 %add_ln886_19, i16 %cMatC_V_6_load"   --->   Operation 1094 'add' 'add_ln886_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1095 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_7 = sub i16 %add_ln886_21, i16 %mul_ln887_7"   --->   Operation 1095 'sub' 'sub_ln887_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1096 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_7, i10 %MatC_V_7_addr"   --->   Operation 1096 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1097 [1/2] (3.25ns)   --->   "%cMatC_V_7_load = load i10 %cMatC_V_7_addr"   --->   Operation 1097 'load' 'cMatC_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1098 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_22 = add i16 %mul_ln886_23, i16 %mul_ln886_22"   --->   Operation 1098 'add' 'add_ln886_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1099 [1/1] (2.07ns)   --->   "%add_ln886_23 = add i16 %add_ln886_22, i16 %cMatC_V_7_load"   --->   Operation 1099 'add' 'add_ln886_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1100 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_8 = sub i16 %add_ln886_24, i16 %mul_ln887_8"   --->   Operation 1100 'sub' 'sub_ln887_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1101 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_8, i10 %MatC_V_8_addr"   --->   Operation 1101 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1102 [1/2] (3.25ns)   --->   "%cMatC_V_8_load = load i10 %cMatC_V_8_addr"   --->   Operation 1102 'load' 'cMatC_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_25 = add i16 %mul_ln886_26, i16 %mul_ln886_25"   --->   Operation 1103 'add' 'add_ln886_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1104 [1/1] (2.07ns)   --->   "%add_ln886_26 = add i16 %add_ln886_25, i16 %cMatC_V_8_load"   --->   Operation 1104 'add' 'add_ln886_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1105 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_9 = sub i16 %add_ln886_27, i16 %mul_ln887_9"   --->   Operation 1105 'sub' 'sub_ln887_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1106 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_9, i10 %MatC_V_9_addr"   --->   Operation 1106 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1107 [1/2] (3.25ns)   --->   "%cMatC_V_9_load = load i10 %cMatC_V_9_addr"   --->   Operation 1107 'load' 'cMatC_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_28 = add i16 %mul_ln886_29, i16 %mul_ln886_28"   --->   Operation 1108 'add' 'add_ln886_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1109 [1/1] (2.07ns)   --->   "%add_ln886_29 = add i16 %add_ln886_28, i16 %cMatC_V_9_load"   --->   Operation 1109 'add' 'add_ln886_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1110 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_10 = sub i16 %add_ln886_30, i16 %mul_ln887_10"   --->   Operation 1110 'sub' 'sub_ln887_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1111 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_10, i10 %MatC_V_10_addr"   --->   Operation 1111 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1112 [1/2] (3.25ns)   --->   "%cMatC_V_10_load = load i10 %cMatC_V_10_addr"   --->   Operation 1112 'load' 'cMatC_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1113 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_31 = add i16 %mul_ln886_32, i16 %mul_ln886_31"   --->   Operation 1113 'add' 'add_ln886_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1114 [1/1] (2.07ns)   --->   "%add_ln886_32 = add i16 %add_ln886_31, i16 %cMatC_V_10_load"   --->   Operation 1114 'add' 'add_ln886_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1115 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_11 = sub i16 %add_ln886_33, i16 %mul_ln887_11"   --->   Operation 1115 'sub' 'sub_ln887_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1116 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_11, i10 %MatC_V_11_addr"   --->   Operation 1116 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1117 [1/2] (3.25ns)   --->   "%cMatC_V_11_load = load i10 %cMatC_V_11_addr"   --->   Operation 1117 'load' 'cMatC_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1118 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_34 = add i16 %mul_ln886_35, i16 %mul_ln886_34"   --->   Operation 1118 'add' 'add_ln886_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1119 [1/1] (2.07ns)   --->   "%add_ln886_35 = add i16 %add_ln886_34, i16 %cMatC_V_11_load"   --->   Operation 1119 'add' 'add_ln886_35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1120 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_12 = sub i16 %add_ln886_36, i16 %mul_ln887_12"   --->   Operation 1120 'sub' 'sub_ln887_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1121 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_12, i10 %MatC_V_12_addr"   --->   Operation 1121 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1122 [1/2] (3.25ns)   --->   "%cMatC_V_12_load = load i10 %cMatC_V_12_addr"   --->   Operation 1122 'load' 'cMatC_V_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1123 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_37 = add i16 %mul_ln886_38, i16 %mul_ln886_37"   --->   Operation 1123 'add' 'add_ln886_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1124 [1/1] (2.07ns)   --->   "%add_ln886_38 = add i16 %add_ln886_37, i16 %cMatC_V_12_load"   --->   Operation 1124 'add' 'add_ln886_38' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1125 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_13 = sub i16 %add_ln886_39, i16 %mul_ln887_13"   --->   Operation 1125 'sub' 'sub_ln887_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1126 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_13, i10 %MatC_V_13_addr"   --->   Operation 1126 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1127 [1/2] (3.25ns)   --->   "%cMatC_V_13_load = load i10 %cMatC_V_13_addr"   --->   Operation 1127 'load' 'cMatC_V_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1128 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_40 = add i16 %mul_ln886_41, i16 %mul_ln886_40"   --->   Operation 1128 'add' 'add_ln886_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1129 [1/1] (2.07ns)   --->   "%add_ln886_41 = add i16 %add_ln886_40, i16 %cMatC_V_13_load"   --->   Operation 1129 'add' 'add_ln886_41' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1130 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_14 = sub i16 %add_ln886_42, i16 %mul_ln887_14"   --->   Operation 1130 'sub' 'sub_ln887_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1131 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_14, i10 %MatC_V_14_addr"   --->   Operation 1131 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1132 [1/2] (3.25ns)   --->   "%cMatC_V_14_load = load i10 %cMatC_V_14_addr"   --->   Operation 1132 'load' 'cMatC_V_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_43 = add i16 %mul_ln886_44, i16 %mul_ln886_43"   --->   Operation 1133 'add' 'add_ln886_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1134 [1/1] (2.07ns)   --->   "%add_ln886_44 = add i16 %add_ln886_43, i16 %cMatC_V_14_load"   --->   Operation 1134 'add' 'add_ln886_44' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1135 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_15 = sub i16 %add_ln886_45, i16 %mul_ln887_15"   --->   Operation 1135 'sub' 'sub_ln887_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1136 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_15, i10 %MatC_V_15_addr"   --->   Operation 1136 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1137 [1/2] (3.25ns)   --->   "%cMatC_V_15_load = load i10 %cMatC_V_15_addr"   --->   Operation 1137 'load' 'cMatC_V_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1138 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_46 = add i16 %mul_ln886_47, i16 %mul_ln886_46"   --->   Operation 1138 'add' 'add_ln886_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1139 [1/1] (2.07ns)   --->   "%add_ln886_47 = add i16 %add_ln886_46, i16 %cMatC_V_15_load"   --->   Operation 1139 'add' 'add_ln886_47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1140 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_16 = sub i16 %add_ln886_48, i16 %mul_ln887_16"   --->   Operation 1140 'sub' 'sub_ln887_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1141 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_16, i10 %MatC_V_16_addr"   --->   Operation 1141 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1142 [1/2] (3.25ns)   --->   "%cMatC_V_16_load = load i10 %cMatC_V_16_addr"   --->   Operation 1142 'load' 'cMatC_V_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1143 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_49 = add i16 %mul_ln886_50, i16 %mul_ln886_49"   --->   Operation 1143 'add' 'add_ln886_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1144 [1/1] (2.07ns)   --->   "%add_ln886_50 = add i16 %add_ln886_49, i16 %cMatC_V_16_load"   --->   Operation 1144 'add' 'add_ln886_50' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1145 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_17 = sub i16 %add_ln886_51, i16 %mul_ln887_17"   --->   Operation 1145 'sub' 'sub_ln887_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1146 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_17, i10 %MatC_V_17_addr"   --->   Operation 1146 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1147 [1/2] (3.25ns)   --->   "%cMatC_V_17_load = load i10 %cMatC_V_17_addr"   --->   Operation 1147 'load' 'cMatC_V_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1148 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_52 = add i16 %mul_ln886_53, i16 %mul_ln886_52"   --->   Operation 1148 'add' 'add_ln886_52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1149 [1/1] (2.07ns)   --->   "%add_ln886_53 = add i16 %add_ln886_52, i16 %cMatC_V_17_load"   --->   Operation 1149 'add' 'add_ln886_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1150 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_18 = sub i16 %add_ln886_54, i16 %mul_ln887_18"   --->   Operation 1150 'sub' 'sub_ln887_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1151 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_18, i10 %MatC_V_18_addr"   --->   Operation 1151 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1152 [1/2] (3.25ns)   --->   "%cMatC_V_18_load = load i10 %cMatC_V_18_addr"   --->   Operation 1152 'load' 'cMatC_V_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_55 = add i16 %mul_ln886_56, i16 %mul_ln886_55"   --->   Operation 1153 'add' 'add_ln886_55' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1154 [1/1] (2.07ns)   --->   "%add_ln886_56 = add i16 %add_ln886_55, i16 %cMatC_V_18_load"   --->   Operation 1154 'add' 'add_ln886_56' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1155 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln887_19 = sub i16 %add_ln886_57, i16 %mul_ln887_19"   --->   Operation 1155 'sub' 'sub_ln887_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1156 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 %sub_ln887_19, i10 %MatC_V_19_addr"   --->   Operation 1156 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1157 [1/2] (3.25ns)   --->   "%cMatC_V_19_load = load i10 %cMatC_V_19_addr"   --->   Operation 1157 'load' 'cMatC_V_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_18 : Operation 1158 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln886_58 = add i16 %mul_ln886_59, i16 %mul_ln886_58"   --->   Operation 1158 'add' 'add_ln886_58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1159 [1/1] (2.07ns)   --->   "%add_ln886_59 = add i16 %add_ln886_58, i16 %cMatC_V_19_load"   --->   Operation 1159 'add' 'add_ln886_59' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1186 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1186 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 1160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_str"   --->   Operation 1160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 150000, i64 150000, i64 150000"   --->   Operation 1161 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_COLS_INNER_ROW_COL_PIPELINE_str"   --->   Operation 1162 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [complex_matmul.cpp:94]   --->   Operation 1163 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1164 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [complex_matmul.cpp:93]   --->   Operation 1164 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1165 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_2, i10 %cMatC_V_addr"   --->   Operation 1165 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1166 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_5, i10 %cMatC_V_1_addr"   --->   Operation 1166 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1167 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_8, i10 %cMatC_V_2_addr"   --->   Operation 1167 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1168 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_11, i10 %cMatC_V_3_addr"   --->   Operation 1168 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1169 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_14, i10 %cMatC_V_4_addr"   --->   Operation 1169 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1170 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_17, i10 %cMatC_V_5_addr"   --->   Operation 1170 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1171 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_20, i10 %cMatC_V_6_addr"   --->   Operation 1171 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1172 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_23, i10 %cMatC_V_7_addr"   --->   Operation 1172 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1173 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_26, i10 %cMatC_V_8_addr"   --->   Operation 1173 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1174 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_29, i10 %cMatC_V_9_addr"   --->   Operation 1174 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1175 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_32, i10 %cMatC_V_10_addr"   --->   Operation 1175 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1176 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_35, i10 %cMatC_V_11_addr"   --->   Operation 1176 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1177 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_38, i10 %cMatC_V_12_addr"   --->   Operation 1177 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1178 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_41, i10 %cMatC_V_13_addr"   --->   Operation 1178 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1179 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_44, i10 %cMatC_V_14_addr"   --->   Operation 1179 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1180 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_47, i10 %cMatC_V_15_addr"   --->   Operation 1180 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1181 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_50, i10 %cMatC_V_16_addr"   --->   Operation 1181 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1182 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_53, i10 %cMatC_V_17_addr"   --->   Operation 1182 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1183 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_56, i10 %cMatC_V_18_addr"   --->   Operation 1183 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1184 [1/1] (3.25ns)   --->   "%store_ln886 = store i16 %add_ln886_59, i10 %cMatC_V_19_addr"   --->   Operation 1184 'store' 'store_ln886' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_19 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc260.19" [complex_matmul.cpp:93]   --->   Operation 1185 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten294') [125]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten294' [126]  (1.59 ns)

 <State 2>: 6.43ns
The critical path consists of the following:
	'load' operation ('p', complex_matmul.cpp:89) on local variable 'p' [134]  (0 ns)
	'add' operation ('add_ln89', complex_matmul.cpp:89) [233]  (1.92 ns)
	'mul' operation ('mul336', complex_matmul.cpp:89) [246]  (4.52 ns)

 <State 3>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 4>: 6.92ns
The critical path consists of the following:
	'load' operation ('i_load', complex_matmul.cpp:93) on local variable 'i' [231]  (0 ns)
	'icmp' operation ('icmp_ln93', complex_matmul.cpp:93) [338]  (1.49 ns)
	'or' operation ('or_ln89', complex_matmul.cpp:89) [339]  (0.978 ns)
	'select' operation ('select_ln91', complex_matmul.cpp:91) [342]  (0.993 ns)
	'add' operation ('add_ln93', complex_matmul.cpp:93) [805]  (1.87 ns)
	'store' operation ('store_ln93', complex_matmul.cpp:93) of variable 'add_ln93', complex_matmul.cpp:93 on local variable 'i' [812]  (1.59 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'mul' operation ('mul_ln232') [435]  (4.35 ns)
	'mul' operation of DSP[439] ('mul_ln232_1') [438]  (1.05 ns)

 <State 6>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[344] ('empty_32', complex_matmul.cpp:89) [344]  (2.1 ns)
	'getelementptr' operation ('MatB_V_addr_2', complex_matmul.cpp:89) [346]  (0 ns)
	'load' operation ('MatB_V_load_2', complex_matmul.cpp:89) on array 'MatB_V' [388]  (3.25 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 13>: 4.39ns
The critical path consists of the following:
	'urem' operation ('empty', complex_matmul.cpp:89) [136]  (4.39 ns)

 <State 14>: 7.19ns
The critical path consists of the following:
	'select' operation ('select_ln89_3', complex_matmul.cpp:89) [244]  (1.22 ns)
	'mux' operation ('tmp_mid1') [408]  (3.02 ns)
	'select' operation ('select_ln91_2', complex_matmul.cpp:91) [409]  (0.805 ns)
	'mul' operation of DSP[535] ('mul_ln886_2') [535]  (2.15 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('MatC_V_addr') [465]  (0 ns)
	'load' operation ('MatC_V_load') on array 'MatC_V' [527]  (3.25 ns)

 <State 16>: 5.35ns
The critical path consists of the following:
	'load' operation ('MatC_V_load') on array 'MatC_V' [527]  (3.25 ns)
	'add' operation of DSP[530] ('add_ln886') [530]  (2.1 ns)

 <State 17>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[530] ('add_ln886') [530]  (2.1 ns)
	'sub' operation of DSP[531] ('sub_ln887') [531]  (2.1 ns)

 <State 18>: 5.35ns
The critical path consists of the following:
	'sub' operation of DSP[531] ('sub_ln887') [531]  (2.1 ns)
	'store' operation ('store_ln887') of variable 'sub_ln887' on array 'MatC_V' [532]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln886') of variable 'add_ln886_2' on array 'cMatC_V' [538]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
