Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 22 23:53:03 2025
| Host         : DESKTOP-N159FB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2301)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1110)
---------------------------
 There are 1110 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2301)
---------------------------------------------------
 There are 2301 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2305          inf        0.000                      0                 2305           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2305 Endpoints
Min Delay          2305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[732]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.931ns  (logic 0.580ns (4.485%)  route 12.351ns (95.515%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.351    12.807    UART/receiveState
    SLICE_X29Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.931 r  UART/inputBuffer[732]_i_1/O
                         net (fo=1, routed)           0.000    12.931    UART/inputBuffer[732]_i_1_n_0
    SLICE_X29Y87         FDRE                                         r  UART/inputBuffer_reg[732]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[761]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.856ns  (logic 0.580ns (4.512%)  route 12.276ns (95.488%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.276    12.732    UART/receiveState
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.124    12.856 r  UART/inputBuffer[761]_i_1/O
                         net (fo=1, routed)           0.000    12.856    UART/inputBuffer[761]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART/inputBuffer_reg[761]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[762]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.854ns  (logic 0.580ns (4.512%)  route 12.274ns (95.488%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.274    12.730    UART/receiveState
    SLICE_X29Y88         LUT5 (Prop_lut5_I2_O)        0.124    12.854 r  UART/inputBuffer[762]_i_1/O
                         net (fo=1, routed)           0.000    12.854    UART/inputBuffer[762]_i_1_n_0
    SLICE_X29Y88         FDRE                                         r  UART/inputBuffer_reg[762]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[760]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.755ns  (logic 0.580ns (4.547%)  route 12.175ns (95.453%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.175    12.631    UART/receiveState
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.755 r  UART/inputBuffer[760]_i_1/O
                         net (fo=1, routed)           0.000    12.755    UART/inputBuffer[760]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  UART/inputBuffer_reg[760]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[759]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.753ns  (logic 0.580ns (4.548%)  route 12.173ns (95.452%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.173    12.629    UART/receiveState
    SLICE_X31Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.753 r  UART/inputBuffer[759]_i_1/O
                         net (fo=1, routed)           0.000    12.753    UART/inputBuffer[759]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  UART/inputBuffer_reg[759]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[731]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.719ns  (logic 0.580ns (4.560%)  route 12.139ns (95.440%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.139    12.595    UART/receiveState
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.719 r  UART/inputBuffer[731]_i_1/O
                         net (fo=1, routed)           0.000    12.719    UART/inputBuffer[731]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  UART/inputBuffer_reg[731]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[745]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.708ns  (logic 0.580ns (4.564%)  route 12.128ns (95.436%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        12.128    12.584    UART/receiveState
    SLICE_X28Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.708 r  UART/inputBuffer[745]_i_1/O
                         net (fo=1, routed)           0.000    12.708    UART/inputBuffer[745]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  UART/inputBuffer_reg[745]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[704]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.574ns  (logic 0.580ns (4.613%)  route 11.994ns (95.387%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        11.994    12.450    UART/receiveState
    SLICE_X32Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.574 r  UART/inputBuffer[704]_i_1/O
                         net (fo=1, routed)           0.000    12.574    UART/inputBuffer[704]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  UART/inputBuffer_reg[704]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[719]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.567ns  (logic 0.580ns (4.615%)  route 11.987ns (95.385%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        11.987    12.443    UART/receiveState
    SLICE_X32Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.567 r  UART/inputBuffer[719]_i_1/O
                         net (fo=1, routed)           0.000    12.567    UART/inputBuffer[719]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  UART/inputBuffer_reg[719]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiveState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[765]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.556ns  (logic 0.580ns (4.619%)  route 11.976ns (95.381%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  UART/receiveState_reg/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/receiveState_reg/Q
                         net (fo=808, routed)        11.976    12.432    UART/receiveState
    SLICE_X31Y88         LUT5 (Prop_lut5_I2_O)        0.124    12.556 r  UART/inputBuffer[765]_i_1/O
                         net (fo=1, routed)           0.000    12.556    UART/inputBuffer[765]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  UART/inputBuffer_reg[765]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/outputBuffer_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[71]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[63]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/outputBuffer_reg[63]/Q
                         net (fo=2, routed)           0.059     0.187    UART/outputBuffer[71]
    SLICE_X62Y96         FDRE                                         r  UART/outputBuffer_reg[71]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[70]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[78]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[70]/C
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[70]/Q
                         net (fo=2, routed)           0.056     0.197    UART/outputBuffer[78]
    SLICE_X65Y93         FDRE                                         r  UART/outputBuffer_reg[78]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[23]/C
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[23]/Q
                         net (fo=2, routed)           0.059     0.200    UART/outputBuffer[31]
    SLICE_X62Y94         FDRE                                         r  UART/outputBuffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[59]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/outputBuffer_reg[59]/Q
                         net (fo=2, routed)           0.079     0.207    UART/outputBuffer[67]
    SLICE_X62Y96         FDRE                                         r  UART/outputBuffer_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[51]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[51]/Q
                         net (fo=2, routed)           0.068     0.209    UART/outputBuffer[59]
    SLICE_X63Y96         FDRE                                         r  UART/outputBuffer_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[55]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[55]/Q
                         net (fo=2, routed)           0.068     0.209    UART/outputBuffer[63]
    SLICE_X63Y96         FDRE                                         r  UART/outputBuffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[15]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[15]/Q
                         net (fo=2, routed)           0.069     0.210    UART/outputBuffer[23]
    SLICE_X62Y94         FDRE                                         r  UART/outputBuffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[62]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[54]/C
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  UART/outputBuffer_reg[54]/Q
                         net (fo=2, routed)           0.056     0.220    UART/outputBuffer[62]
    SLICE_X64Y91         FDRE                                         r  UART/outputBuffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.847%)  route 0.107ns (43.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[22]/C
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[22]/Q
                         net (fo=2, routed)           0.107     0.248    UART/outputBuffer[30]
    SLICE_X65Y91         FDRE                                         r  UART/outputBuffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/outputBuffer_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/outputBuffer_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.745%)  route 0.107ns (43.255%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE                         0.000     0.000 r  UART/outputBuffer_reg[18]/C
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/outputBuffer_reg[18]/Q
                         net (fo=2, routed)           0.107     0.248    UART/outputBuffer[26]
    SLICE_X65Y91         FDRE                                         r  UART/outputBuffer_reg[26]/D
  -------------------------------------------------------------------    -------------------





