// Seed: 2465255903
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    output tri1 id_6,
    input wire id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    output wor id_12,
    input supply1 id_13
);
  always @(posedge id_10) $signed(4);
  ;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  always @(id_1) begin : LABEL_0
    $clog2(37);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
