
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_027.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2884522 heartbeat IPC: 3.46678 cumulative IPC: 3.46678 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5766207 heartbeat IPC: 3.47019 cumulative IPC: 3.46848 (Simulation time: 0 hr 5 min 38 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8647564 heartbeat IPC: 3.47059 cumulative IPC: 3.46919 (Simulation time: 0 hr 8 min 11 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11529810 heartbeat IPC: 3.46952 cumulative IPC: 3.46927 (Simulation time: 0 hr 10 min 21 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14410204 heartbeat IPC: 3.47175 cumulative IPC: 3.46976 (Simulation time: 0 hr 12 min 31 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14410204 (Simulation time: 0 hr 12 min 31 sec) 

% increase in all ip prefetch 417.794
% increase in all ip prefetch 3.27949
Heartbeat CPU 0 instructions: 60000002 cycles: 30808874 heartbeat IPC: 0.609806 cumulative IPC: 0.609806 (Simulation time: 0 hr 15 min 3 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 47205081 heartbeat IPC: 0.609897 cumulative IPC: 0.609851 (Simulation time: 0 hr 17 min 33 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 63574993 heartbeat IPC: 0.610877 cumulative IPC: 0.610193 (Simulation time: 0 hr 20 min 3 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 80076651 heartbeat IPC: 0.606 cumulative IPC: 0.609139 (Simulation time: 0 hr 22 min 34 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 96357805 heartbeat IPC: 0.614207 cumulative IPC: 0.610146 (Simulation time: 0 hr 25 min 14 sec) 
Finished CPU 0 instructions: 50000001 cycles: 81947601 cumulative IPC: 0.610146 (Simulation time: 0 hr 25 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.610146 instructions: 50000001 cycles: 81947601

CPU 0 Average Load ROB stall cycles: 1.98886e+07
CPU 0 Fraction of times ROB stalled by Loads: 35.9009
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.86809e+08
Issued all: 28153486
Issued LT all: 22367547
rob_not_full_when_issued_lt_all: 22053924
Issued LT one: 17338834
rob_not_full_when_issued_lt_one: 17068801
critical_ip_candidate_identification_operations: 7098138
critical_ip_candidate_identification_operation_per_cycle: 0.086618
 Total stall cycles: 68552127
 Total load stall cycles: 196613723739698
Unique Load IPs: 14113
CPU 0 NUM of IPS identified critical: 3
CPU 0 Num of Load IPs stalling ROB: 12381
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.910707
MaC = Marked as critical.
lt_50_percent_before_Mac: 3
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0576497
average_stall_proportion_after: 0.056864
Critical IP stalls, total frequency: 113383
Non-critical IP stalls, total frequency: 3435686
Total Freq all stalling IPs: 3549069
Critical_IP_Detector_Accuracy_70: 1
Critical_IP_Detector_Accuracy_80: 1
Critical_IP_Detector_Accuracy_90: 1
Critical_IP_Detector_Coverage_70: 0.00191939
Critical_IP_Detector_Coverage_80: 0.00130265
Critical_IP_Detector_Coverage_90: 0.000849858
stat_90_percent_critical_ip_stalls_freq: 3194282
stat_90_percent_non_critical_ip_stalls_freq: 354787
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 46.3978
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 26.3655
Critical_IP_ROB_Stalls_Bucket_0: 2671
Non-critical_IP_ROB_Stalls_Bucket_0: 2531774
Critical_IP_ROB_Stalls_Bucket_1: 51211
Non-critical_IP_ROB_Stalls_Bucket_1: 633956
Critical_IP_ROB_Stalls_Bucket_2: 24241
Non-critical_IP_ROB_Stalls_Bucket_2: 197478
Critical_IP_ROB_Stalls_Bucket_3: 8553
Non-critical_IP_ROB_Stalls_Bucket_3: 45444
Critical_IP_ROB_Stalls_Bucket_4: 5809
Non-critical_IP_ROB_Stalls_Bucket_4: 15499
Critical_IP_ROB_Stalls_Bucket_5: 5155
Non-critical_IP_ROB_Stalls_Bucket_5: 6811
Critical_IP_ROB_Stalls_Bucket_6: 15743
Non-critical_IP_ROB_Stalls_Bucket_6: 4724
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0256 num IPs:  566
percent55: 55.0077 num IPs: 790
percent60: 60.0002 num IPs: 1033
percent65: 65.0088 num IPs: 1281
percent70: 70.0145 num IPs: 1563
percent75: 75.0093 num IPs: 1922
percent80: 80.0034 num IPs: 2303
percent85: 85.0069 num IPs: 2828
percent90: 90.0036 num IPs: 3530
Critical_ROB_Stalls_Percent_0_Bucket_0: 1031000
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1503445
Critical_ROB_Stalls_Percent_0_Bucket_1: 470650
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 214517
Critical_ROB_Stalls_Percent_0_Bucket_2: 176580
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 45139
Critical_ROB_Stalls_Percent_0_Bucket_3: 48808
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 5189
Critical_ROB_Stalls_Percent_0_Bucket_4: 19048
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 2260
Critical_ROB_Stalls_Percent_0_Bucket_5: 10693
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 1273
Critical_ROB_Stalls_Percent_0_Bucket_6: 18662
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1805
Critical_ROB_Stalls_Percent_1_Bucket_0: 1171752
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1362693
Critical_ROB_Stalls_Percent_1_Bucket_1: 499195
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 185972
Critical_ROB_Stalls_Percent_1_Bucket_2: 182961
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 38758
Critical_ROB_Stalls_Percent_1_Bucket_3: 49506
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 4491
Critical_ROB_Stalls_Percent_1_Bucket_4: 19325
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 1983
Critical_ROB_Stalls_Percent_1_Bucket_5: 10784
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 1182
Critical_ROB_Stalls_Percent_1_Bucket_6: 18737
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1730
Critical_ROB_Stalls_Percent_2_Bucket_0: 1296985
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1237460
Critical_ROB_Stalls_Percent_2_Bucket_1: 542317
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 142850
Critical_ROB_Stalls_Percent_2_Bucket_2: 191395
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 30324
Critical_ROB_Stalls_Percent_2_Bucket_3: 49892
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 4105
Critical_ROB_Stalls_Percent_2_Bucket_4: 19330
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 1978
Critical_ROB_Stalls_Percent_2_Bucket_5: 10785
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 1181
Critical_ROB_Stalls_Percent_2_Bucket_6: 18737
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1730
Critical_ROB_Stalls_Percent_3_Bucket_0: 1443638
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1090807
Critical_ROB_Stalls_Percent_3_Bucket_1: 568992
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 116175
Critical_ROB_Stalls_Percent_3_Bucket_2: 195245
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 26474
Critical_ROB_Stalls_Percent_3_Bucket_3: 50249
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 3748
Critical_ROB_Stalls_Percent_3_Bucket_4: 19551
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 1757
Critical_ROB_Stalls_Percent_3_Bucket_5: 10787
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 1179
Critical_ROB_Stalls_Percent_3_Bucket_6: 18737
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1730
Critical_ROB_Stalls_Percent_4_Bucket_0: 1595147
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 939298
Critical_ROB_Stalls_Percent_4_Bucket_1: 589460
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 95707
Critical_ROB_Stalls_Percent_4_Bucket_2: 199697
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 22022
Critical_ROB_Stalls_Percent_4_Bucket_3: 50857
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 3140
Critical_ROB_Stalls_Percent_4_Bucket_4: 19708
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 1600
Critical_ROB_Stalls_Percent_4_Bucket_5: 10878
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 1088
Critical_ROB_Stalls_Percent_4_Bucket_6: 19105
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1362
Critical_ROB_Stalls_Percent_5_Bucket_0: 1743020
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 791425
Critical_ROB_Stalls_Percent_5_Bucket_1: 612251
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 72916
Critical_ROB_Stalls_Percent_5_Bucket_2: 205553
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 16166
Critical_ROB_Stalls_Percent_5_Bucket_3: 51314
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 2683
Critical_ROB_Stalls_Percent_5_Bucket_4: 19914
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 1394
Critical_ROB_Stalls_Percent_5_Bucket_5: 10933
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 1033
Critical_ROB_Stalls_Percent_5_Bucket_6: 19140
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1327
Critical_ROB_Stalls_Percent_6_Bucket_0: 1897462
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 636983
Critical_ROB_Stalls_Percent_6_Bucket_1: 628836
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 56331
Critical_ROB_Stalls_Percent_6_Bucket_2: 211257
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 10462
Critical_ROB_Stalls_Percent_6_Bucket_3: 51452
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 2545
Critical_ROB_Stalls_Percent_6_Bucket_4: 19990
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 1318
Critical_ROB_Stalls_Percent_6_Bucket_5: 11146
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 820
Critical_ROB_Stalls_Percent_6_Bucket_6: 19229
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1238
Critical_ROB_Stalls_Percent_7_Bucket_0: 2054981
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 479464
Critical_ROB_Stalls_Percent_7_Bucket_1: 645308
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 39859
Critical_ROB_Stalls_Percent_7_Bucket_2: 213671
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 8048
Critical_ROB_Stalls_Percent_7_Bucket_3: 52211
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 1786
Critical_ROB_Stalls_Percent_7_Bucket_4: 20237
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 1071
Critical_ROB_Stalls_Percent_7_Bucket_5: 11210
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 756
Critical_ROB_Stalls_Percent_7_Bucket_6: 19333
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1134
Critical_ROB_Stalls_Percent_8_Bucket_0: 2219014
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 315431
Critical_ROB_Stalls_Percent_8_Bucket_1: 656678
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 28489
Critical_ROB_Stalls_Percent_8_Bucket_2: 215281
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 6438
Critical_ROB_Stalls_Percent_8_Bucket_3: 52454
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 1543
Critical_ROB_Stalls_Percent_8_Bucket_4: 20268
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 1040
Critical_ROB_Stalls_Percent_8_Bucket_5: 11240
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 726
Critical_ROB_Stalls_Percent_8_Bucket_6: 19347
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 1120
Average ROB occupancy Load Stall Begin: 36.5087
Average ROB occupancy Load Stall End: 44.3952
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 141.09
Average ROB occupancy Critical Load Stall End: 152.193
Min ROB occupancy Critical Load Stall Begin: 5
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 5
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 2767962
 ROB Load Stall End Bucket Count 0: 2534445
 ROB Critical Load Stall Begin Bucket Count 0: 3429
 ROB Critical Load Stall End Bucket Count 0: 2639
 ROB Load Stall Begin Bucket Count 1: 525841
 ROB Load Stall End Bucket Count 1: 685167
 ROB Critical Load Stall Begin Bucket Count 1: 57693
 ROB Critical Load Stall End Bucket Count 1: 51060
 ROB Load Stall Begin Bucket Count 2: 165888
 ROB Load Stall End Bucket Count 2: 221719
 ROB Critical Load Stall Begin Bucket Count 2: 19714
 ROB Critical Load Stall End Bucket Count 2: 24173
 ROB Load Stall Begin Bucket Count 3: 41388
 ROB Load Stall End Bucket Count 3: 53997
 ROB Critical Load Stall Begin Bucket Count 3: 6276
 ROB Critical Load Stall End Bucket Count 3: 8539
 ROB Load Stall Begin Bucket Count 4: 18237
 ROB Load Stall End Bucket Count 4: 21308
 ROB Critical Load Stall Begin Bucket Count 4: 5587
 ROB Critical Load Stall End Bucket Count 4: 5801
 ROB Load Stall Begin Bucket Count 5: 10963
 ROB Load Stall End Bucket Count 5: 11966
 ROB Critical Load Stall Begin Bucket Count 5: 5159
 ROB Critical Load Stall End Bucket Count 5: 5147
 ROB Load Stall Begin Bucket Count 6: 18790
 ROB Load Stall End Bucket Count 6: 20467
 ROB Critical Load Stall Begin Bucket Count 6: 15162
 ROB Critical Load Stall End Bucket Count 6: 15661
PIST Tag Read Accesses: 2316120
PIST Read Accesses: 1158060
PIST Tag Write Accesses: 2316120
PIST Write Accesses: 1158060
Criticality detector called times: 3436049
Max global_stall_cycles_count: 1941312
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 125
CIC Tag Read Accesses: 86037012
CIC Read Accesses: 0
CIC Tag Write Accesses: 3
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10080867  HIT:    9423778  MISS:     657089  HIT %:    93.4818  MISS %:    6.51818   MPKI: 13.1418
ITLB LOAD TRANSLATION ACCESS:    8097475  HIT:    8006670  MISS:      90805  HIT %:    98.8786  MISS %:     1.1214   MPKI: 1.8161
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1983392  HIT:    1417108  MISS:     566284  HIT %:    71.4487  MISS %:    28.5513   MPKI: 11.3257
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     459392  USELESS:     106880
ITLB USEFUL LOAD PREFETCHES:     459392 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     459392 LATE PREFETCHES: 354 DROPPED PREFETCHES: 4391
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 26726.5 cycles
ITLB RQ	ACCESS:   15152611	FORWARD:          0	MERGED:    5026332	TO_CACHE:   10126279

DTLB TOTAL     ACCESS:   11611878  HIT:   11137662  MISS:     474216  HIT %:    95.9161  MISS %:    4.08389   MPKI: 9.48432
DTLB LOAD TRANSLATION ACCESS:   11611878  HIT:   11137662  MISS:     474216  HIT %:    95.9161  MISS %:    4.08389   MPKI: 9.48432
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.32271 cycles
DTLB RQ	ACCESS:   15078058	FORWARD:          0	MERGED:    3440476	TO_CACHE:   11637582

STLB TOTAL     ACCESS:    1131305  HIT:    1129171  MISS:       2134  HIT %:    99.8114  MISS %:   0.188632   MPKI: 0.04268
STLB LOAD TRANSLATION ACCESS:     564667  HIT:     562651  MISS:       2016  HIT %:     99.643  MISS %:   0.357025   MPKI: 0.04032
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     566638  HIT:     566520  MISS:        118  HIT %:    99.9792  MISS %:  0.0208246   MPKI: 0.00236
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        110  USELESS:          7
STLB USEFUL LOAD PREFETCHES:        110 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        110 LATE PREFETCHES: 0 DROPPED PREFETCHES: 4391
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 75.7905 cycles
STLB RQ	ACCESS:    1135696	FORWARD:          0	MERGED:          0	TO_CACHE:    1135696

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14578457  HIT:   13559967  MISS:    1018490  HIT %:    93.0137  MISS %:    6.98627   MPKI: 20.3698
L1D LOAD      ACCESS:    8175661  HIT:    7445255  MISS:     730406  HIT %:    91.0661  MISS %:    8.93391   MPKI: 14.6081
L1D RFO       ACCESS:    6402796  HIT:    6114712  MISS:     288084  HIT %:    95.5007  MISS %:    4.49935   MPKI: 5.76168
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 23.3884 cycles
L1D RQ	ACCESS:   11682792	FORWARD:          0	MERGED:    3337568	TO_CACHE:    8205024
L1D WQ	ACCESS:    6942496	FORWARD:     140200	MERGED:      69462	TO_CACHE:    6873034

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   15002168  HIT:   10913522  MISS:    4088646  HIT %:    72.7463  MISS %:    27.2537   MPKI: 81.7729
L1I LOAD      ACCESS:    9546512  HIT:    9266924  MISS:     279588  HIT %:    97.0713  MISS %:    2.92869   MPKI: 5.59176
L1I PREFETCH  ACCESS:    5455656  HIT:    1646598  MISS:    3809058  HIT %:    30.1815  MISS %:    69.8185   MPKI: 76.1812
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    5724101  ISSUED:    5713033  USEFUL:    2600708  USELESS:    1208313
L1I USEFUL LOAD PREFETCHES:    2600708 PREFETCH ISSUED TO LOWER LEVEL:    3841933  ACCURACY: 67.6927
L1I TIMELY PREFETCHES:    2600708 LATE PREFETCHES: 32348 DROPPED PREFETCHES: 11041
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 3841933 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 428770 cycles
L1I RQ	ACCESS:   13506408	FORWARD:          0	MERGED:    3937396	TO_CACHE:    9569012
L1I PQ	ACCESS:    5713033	FORWARD:          0	MERGED:     129434	TO_CACHE:    5583599

BTB TOTAL     ACCESS:    5988364  HIT:    3982731  MISS:    2005633  HIT %:    66.5078  MISS %:    33.4922   MPKI: 40.1127
BTB BRANCH_DIRECT_JUMP	ACCESS:     526631  HIT:     350330  MISS:     176301
BTB BRANCH_INDIRECT	ACCESS:     205902  HIT:     168509  MISS:      37393
BTB BRANCH_CONDITIONAL	ACCESS:    3029929  HIT:    2469491  MISS:     560438
BTB BRANCH_DIRECT_CALL	ACCESS:     938462  HIT:     531149  MISS:     407313
BTB BRANCH_INDIRECT_CALL	ACCESS:     174486  HIT:      95785  MISS:      78701
BTB BRANCH_RETURN	ACCESS:    1112954  HIT:     367467  MISS:     745487
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5635772  HIT:    5174414  MISS:     461358  HIT %:    91.8138  MISS %:    8.18624   MPKI: 9.22716
L2C LOAD      ACCESS:     977552  HIT:     837021  MISS:     140531  HIT %:    85.6242  MISS %:    14.3758   MPKI: 2.81062
L2C DATA LOAD MPKI: 2.1507
L2C INSTRUCTION LOAD MPKI: 0.65992
L2C RFO       ACCESS:     288084  HIT:     231284  MISS:      56800  HIT %:    80.2835  MISS %:    19.7165   MPKI: 1.136
L2C PREFETCH  ACCESS:    3856707  HIT:    3614249  MISS:     242458  HIT %:    93.7133  MISS %:    6.28666   MPKI: 4.84916
L2C DATA PREFETCH MPKI: 0.06236
L2C INSTRUCTION PREFETCH MPKI: 4.7868
L2C WRITEBACK ACCESS:     505238  HIT:     485421  MISS:      19817  HIT %:    96.0777  MISS %:    3.92231   MPKI: 0.39634
L2C LOAD TRANSLATION ACCESS:       2174  HIT:        590  MISS:       1584  HIT %:    27.1389  MISS %:    72.8611   MPKI: 0.03168
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       6017  HIT:       5849  MISS:        168  HIT %:    97.2079  MISS %:    2.79209   MPKI: 0.00336
L2Cprefetch_cycle_count: 5383 prefetches_per_prefetch_cycle: 2.93795
L2C PREFETCH  REQUESTED:      15815  ISSUED:      15815  USEFUL:       8179  USELESS:     234656
L2C USEFUL LOAD PREFETCHES:       8179 PREFETCH ISSUED TO LOWER LEVEL:     242673  ACCURACY: 3.37038
L2C TIMELY PREFETCHES:       8179 LATE PREFETCHES: 215 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 3333 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 37.0284 cycles
L2C RQ	ACCESS:    1273920	FORWARD:          0	MERGED:          0	TO_CACHE:    1273827
L2C WQ	ACCESS:     505238	FORWARD:         93	MERGED:          0	TO_CACHE:     505238
L2C PQ	ACCESS:    3857221	FORWARD:          0	MERGED:          0	TO_CACHE:    3857221

L2C Instructions Evicting Data 99936
L2C Translations Evicting Data 1035
L2C Data Evicting Data 78339
L2C Instructions Evicting Instructions 171690
L2C Translations Evicting Instructions 697
L2C Data Evicting Instructions 88124
L2C Instructions Evicting Translations 710
L2C Translations Evicting Translations 20
L2C Data Evicting Translations 990
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       6525  HIT:       6525  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       2016  HIT:       2016  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       4509  HIT:       4509  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       6091  HIT:       6073  MISS:         18  HIT %:    99.7045  MISS %:   0.295518   MPKI: 0.00036
PSCL4 LOAD TRANSLATION ACCESS:       1865  HIT:       1847  MISS:         18  HIT %:    99.0349  MISS %:   0.965147   MPKI: 0.00036
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       4226  HIT:       4226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       6150  HIT:       6132  MISS:         18  HIT %:    99.7073  MISS %:   0.292683   MPKI: 0.00036
PSCL3 LOAD TRANSLATION ACCESS:       1924  HIT:       1906  MISS:         18  HIT %:    99.0644  MISS %:   0.935551   MPKI: 0.00036
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       4226  HIT:       4226  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       5114  HIT:       4971  MISS:        143  HIT %:    97.2038  MISS %:    2.79625   MPKI: 0.00286
PSCL2 LOAD TRANSLATION ACCESS:       2033  HIT:       1890  MISS:        143  HIT %:    92.9661  MISS %:    7.03394   MPKI: 0.00286
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       3081  HIT:       3081  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     521265  HIT:     496630  MISS:      24635  HIT %:     95.274  MISS %:      4.726   MPKI: 0.4927
LLC LOAD      ACCESS:     140315  HIT:     131610  MISS:       8705  HIT %:    93.7961  MISS %:     6.2039   MPKI: 0.1741
LLC RFO       ACCESS:      56799  HIT:      42198  MISS:      14601  HIT %:    74.2936  MISS %:    25.7064   MPKI: 0.29202
LLC PREFETCH  ACCESS:     242673  HIT:     241752  MISS:        921  HIT %:    99.6205  MISS %:   0.379523   MPKI: 0.01842
LLC WRITEBACK ACCESS:      79726  HIT:      79441  MISS:        285  HIT %:    99.6425  MISS %:   0.357474   MPKI: 0.0057
LLC LOAD TRANSLATION ACCESS:       1584  HIT:       1467  MISS:        117  HIT %:    92.6136  MISS %:    7.38636   MPKI: 0.00234
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        168  HIT:        162  MISS:          6  HIT %:    96.4286  MISS %:    3.57143   MPKI: 0.00012
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        114  USELESS:        871
LLC USEFUL LOAD PREFETCHES:        114 PREFETCH ISSUED TO LOWER LEVEL:        921  ACCURACY: 12.3779
LLC TIMELY PREFETCHES:        114 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 154.11 cycles
LLC RQ	ACCESS:     198868	FORWARD:          0	MERGED:          0	TO_CACHE:     198866
LLC WQ	ACCESS:      79726	FORWARD:          2	MERGED:          0	TO_CACHE:      79726
LLC PQ	ACCESS:     242673	FORWARD:          0	MERGED:          0	TO_CACHE:     242673

LLC Dense regions hint to LLC: 0

RAW hits: 951936
Loads Generated: 12634728
Loads sent to L1D: 11682792
Stores Generated: 6942481
Stores sent to L1D: 6942496
Major fault: 0 Minor fault: 2582
Allocated PAGES: 2582
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 3563040
dynamic_config_counter_instances_l2_1: 3475871
dynamic_config_counter_instances_l2_2: 39064
dynamic_config_counter_instances_l2_3: 48105
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
[Bingo] PHT Access: 9109
[Bingo] PHT Hit PC+Addr: 5041
[Bingo] PHT Hit PC+Offs: 543
[Bingo] PHT Miss: 3525
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 4.51898
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 27.481
[Bingo] Number of Voters Mean: 4.40516
[Bingo] Number of Voters SD: 6.80846
PHT read accesses: 22859
PHT write accesses: 4689
AT read accesses: 25770
AT write accesses: 28856
FT read accesses: 14570
FT write accesses: 9109
PS read accesses: 11244
PS write accesses: 5584
PHT tag read accesses: 153640
PHT tag write accesses: 9730
AT tag read accesses: 8127390
AT tag write accesses: 30392
FT tag read accesses: 7928621
FT tag write accesses: 18932
PS tag read accesses: 719769
PS tag write accesses: 16828

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9251  ROW_BUFFER_MISS:      15097
 DBUS_CONGESTED:          2
 WQ ROW_BUFFER_HIT:       1396  ROW_BUFFER_MISS:      12086  FULL:          0

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 79491003
0banks busy for write cycles: 2895
1banks busy for read cycles: 1098715
1banks busy for write cycles: 388455
2banks busy for read cycles: 129347
2banks busy for write cycles: 127285
3banks busy for read cycles: 56624
3banks busy for write cycles: 83549
4banks busy for read cycles: 30031
4banks busy for write cycles: 67278
5banks busy for read cycles: 23277
5banks busy for write cycles: 67743
6banks busy for read cycles: 26576
6banks busy for write cycles: 69387
7banks busy for read cycles: 33158
7banks busy for write cycles: 74606
8banks busy for read cycles: 72788
8banks busy for write cycles: 104885

CPU 0 Branch Prediction Accuracy: 99.8082% MPKI: 0.35064 Average ROB Occupancy at Mispredict: 71.1093
Branch types
NOT_BRANCH: 40857259 81.7145%
BRANCH_DIRECT_JUMP: 526631 1.05326%
BRANCH_INDIRECT: 205902 0.411804%
BRANCH_CONDITIONAL: 6184018 12.368%
BRANCH_DIRECT_CALL: 938462 1.87692%
BRANCH_INDIRECT_CALL: 174486 0.348972%
BRANCH_RETURN: 1112954 2.22591%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 2582
