{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "c9e2a30b",
   "metadata": {},
   "source": [
    "# Task 3.3 Transpile and Optimize Circuits"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b347f94f",
   "metadata": {},
   "source": [
    "## Objective 1 : Transpiler stages"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3b4f156a",
   "metadata": {},
   "source": [
    "Transpilation is the process of transforming quantum circuits to make them executable on real quantum hardware. This involves:\n",
    "- Mapping logical qubits to physical qubits\n",
    "- Adding SWAP gates to satisfy connectivity constraints\n",
    "- Converting gates to hardware-native basis gates\n",
    "- Optimizing circuit depth and gate count\n",
    "- Scheduling operations to minimize idle time"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "187d87b5",
   "metadata": {},
   "source": [
    "### **The Transpiler Stages**\n",
    "\n",
    "Qiskit's transpiler processes circuits through these stages:\n",
    "1. **Initialization** - Custom optimizations and multi-qubit gate decomposition\n",
    "2. **Layout** - Virtual to physical qubit mapping\n",
    "3. **Routing** - SWAP gate insertion for connectivity\n",
    "4. **Translation** - Gate conversion to hardware basis\n",
    "5. **Optimization** - Circuit depth and gate count reduction\n",
    "6. **Scheduling** - Timing and delay insertion"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0d4b47e9",
   "metadata": {},
   "source": [
    "### 1. Initialization Stage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "67c101b5",
   "metadata": {},
   "source": [
    "The initialization stage prepares the circuit for transpilation by:\n",
    "- Applying custom optimizations\n",
    "- Decomposing multi-qubit gates (>2 qubits) into one and two-qubit gates\n",
    "- Setting up the circuit for subsequent stages"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ddcc6db4",
   "metadata": {},
   "source": [
    "### 2. Layout Stage\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29d746e9",
   "metadata": {},
   "source": [
    "The layout stage maps virtual qubits to physical qubits on the target backend with the goal of minimizing the number of required SWAP gates. Different layout strategies are:\n",
    "\n",
    "- **TrivialLayout**: Simple sequential mapping (qubit 0→0, 1→1, etc.)\n",
    "- **VF2Layout**: Uses subgraph isomorphism to find optimal mappings\n",
    "- **DenseLayout**: Finds the most connected qubit subset\n",
    "- **SabreLayout**: Uses iterative bidirectional routing\n",
    "- **CSPLayout**: Constraint satisfaction problem approach"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0df9e6ed",
   "metadata": {},
   "source": [
    "### 3. Routing Stage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4ebf646",
   "metadata": {},
   "source": [
    "The routing stage inserts SWAP gates to make the circuit executable on the hardware's connectivity graph. this stage is typically computed alongside the Layout stage by default, but they are logically distinct from one another\n",
    "\n",
    "Different Routing Methods:\n",
    "- **SabreSwap**: Most commonly used, heuristic-based routing\n",
    "- **BasicSwap**: Simple but less efficient\n",
    "- **LookaheadSwap**: More sophisticated but computationally expensive"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4eb78d52",
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "from qiskit import QuantumCircuit\n",
    "from qiskit_ibm_runtime.fake_provider import FakeAuckland,FakeTorino, FakeWashingtonV2\n",
    "from qiskit.transpiler import generate_preset_pass_manager\n",
    " \n",
    "backend = FakeAuckland()\n",
    " \n",
    "ghz = QuantumCircuit(20)\n",
    "ghz.h(0)\n",
    "ghz.cx(0, range(1, 15))\n",
    " \n",
    "depths = []\n",
    "for seed in range(100):\n",
    "    pass_manager = generate_preset_pass_manager(\n",
    "        optimization_level=1,\n",
    "        backend=backend,\n",
    "        layout_method=\"trivial\",  # Fixed layout mapped in circuit order\n",
    "        seed_transpiler=seed,  # For reproducible results\n",
    "    )\n",
    "    depths.append(pass_manager.run(ghz).depth())\n",
    "\n",
    "print(f\"Trivial Layout Depths: Mean={sum(depths)/len(depths):.2f}, Min={min(depths)}, Max={max(depths)}\")\n",
    " \n",
    "plt.figure(figsize=(5, 5))\n",
    "plt.hist(depths, color=[\"#115A1C\"])\n",
    "plt.xlabel(\"Depth\", fontsize=14)\n",
    "plt.ylabel(\"Counts\", fontsize=14)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4e474db9",
   "metadata": {},
   "outputs": [],
   "source": [
    "ghz.draw(\"mpl\", idle_wires=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b1b6bb1c",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit.visualization import plot_circuit_layout\n",
    "\n",
    "# Show original circuit properties\n",
    "print(f\"Original GHZ circuit has {ghz.num_qubits} qubits with depth {ghz.depth()}\")\n",
    "\n",
    "# Plot the hardware graph and indicate which hardware qubits were chosen to run the circuit\n",
    "transpiled_circ = pass_manager.run(ghz)\n",
    "\n",
    "# Show transpiled circuit properties\n",
    "print(f\"Transpiled GHZ circuit has {transpiled_circ.num_qubits} qubits with depth {transpiled_circ.depth()}\")\n",
    "\n",
    "# - plot_circuit_layout() shows how virtual qubits map to physical qubits\n",
    "plot_circuit_layout(transpiled_circ, backend)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce4e2a4a",
   "metadata": {},
   "source": [
    "### **4. Translation Stage**"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47dd015b",
   "metadata": {},
   "source": [
    "\n",
    "The translation stage converts all gates in the circuit to the hardware's native basis gates. This stage allows the circuit to be executed at the backend, but it leads to increase in the circuit depth and number of gates\n",
    "\n",
    "IBM quantum computers support:\n",
    "- Single-qubit gates: `['id', 'rz', 'sx', 'x']`\n",
    "- Two-qubit gates: `['cx', 'ecr']`\n",
    "\n",
    "**Translation Passes**: \n",
    "- BasisTranslator:searches a library for a set of translations over basis set\n",
    "- Decompose: expand gates in circuits using its decomposition rules\n",
    "- Unroll3qOrMore: expand 3 qubits + gates until the circuit contains 1 or 2 qubits gates only."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e8e89466",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Show native gates supported by the backend\n",
    "print(\"native gates:\" + str(sorted(backend.operation_names)))\n",
    "# SWAP gate is translated to 3 CNOT gates\n",
    "qc = QuantumCircuit(2)\n",
    "qc.swap(0, 1)\n",
    "qc.decompose().draw(\"mpl\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0ede84a8",
   "metadata": {},
   "outputs": [],
   "source": [
    "# a Toffoli gate is translated to multiple CNOT and single qubit gates \n",
    "qc = QuantumCircuit(3)\n",
    "qc.ccx(0, 1, 2)\n",
    "qc.decompose().draw(\"mpl\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "80d87669",
   "metadata": {},
   "source": [
    "### **5. Optimization Stage**"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3c46b5c",
   "metadata": {},
   "source": [
    "The optimization stage reduces circuit depth and gate count through various techniques.\n",
    "\n",
    "**Optimization Levels**:\n",
    "- Level 0: No optimization\n",
    "- Level 1: (Optimize1qGatesDecomposition, CXCancellation)\n",
    "- Level 2: (+ CommutativeCancellation)\n",
    "- Level 3: (+ Collect2qBlocks, ConsolidateBlocks, UnitarySynthesis, Optimize1qGateDecomposition, CommutativeCancellation)\n",
    "\n",
    "It also does final checks to make sure all instructions are composed of the basis gates on the backend\n",
    "\n",
    "**Optimization Passes**:\n",
    "- CXCancellation : Remove consecutive CX gates that cancel out\n",
    "- CommutativeCancellation: Cancel gates that commute and are inverses\n",
    "- Optimize1qGates: Combine consecutive single-qubit gates"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e7fff803",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different optimization levels\n",
    "ghz = QuantumCircuit(15)\n",
    "ghz.h(0)\n",
    "ghz.cx(0, range(1, 15))\n",
    " \n",
    "depths = []\n",
    "gate_counts = []\n",
    "multiqubit_gate_counts = []\n",
    "levels = [str(x) for x in range(4)]\n",
    "# try optimiaztion level 0,1,2,3\n",
    "for level in range(4):\n",
    "    pass_manager = generate_preset_pass_manager(\n",
    "        optimization_level=level,\n",
    "        backend=backend,\n",
    "        seed_transpiler=111,\n",
    "    )\n",
    "    circ = pass_manager.run(ghz)\n",
    "    depths.append(circ.depth())\n",
    "    gate_counts.append(sum(circ.count_ops().values()))\n",
    "    multiqubit_gate_counts.append(circ.count_ops()[\"cx\"])\n",
    "    print(f\"Level {level}: Depth={circ.depth()}, Total Gates={sum(circ.count_ops().values())}, CX Gates={circ.count_ops().get('cx', 0)}\")\n",
    "\n",
    "fig, (ax1, ax2) = plt.subplots(2, 1)\n",
    "ax1.bar(levels, depths, label=\"Depth\")\n",
    "ax1.set_xlabel(\"Optimization Level\")\n",
    "ax1.set_ylabel(\"Depth\")\n",
    "ax1.set_title(\"Output Circuit Depth\")\n",
    "ax2.bar(levels, gate_counts, label=\"Number of Circuit Operations\")\n",
    "ax2.bar(levels, multiqubit_gate_counts, label=\"Number of CX gates\")\n",
    "ax2.set_xlabel(\"Optimization Level\")\n",
    "ax2.set_ylabel(\"Number of gates\")\n",
    "ax2.legend()\n",
    "ax2.set_title(\"Number of output circuit gates\")\n",
    "fig.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "192840cb",
   "metadata": {},
   "source": [
    "### **6. Scheduling Stage**"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44d67727",
   "metadata": {},
   "source": [
    "The scheduling stage must be explicitly called, it mainly adds timing information and accounts for idle times in the circuit.\n",
    "it involves 2 parts analysis and constraint mapping \n",
    "\n",
    "**Analysis Scheduling Methods**:\n",
    "- ASAPSchedulingAnalysis: Schedule gates as soon as possible\n",
    "- ALAPSchedulingAnalysis: Schedule gates as late as possible\n",
    "\n",
    "**Constraints Passes**:\n",
    "- ConstrainedReschedule: update node start time to account for target hardware alignments "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "89e1f978",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create a smaller GHZ circuit for scheduling demonstration\n",
    "ghz = QuantumCircuit(5)\n",
    "ghz.h(0)\n",
    "ghz.cx(0, range(1, 5))\n",
    " \n",
    " \n",
    "# Use fake backend\n",
    "backend = FakeTorino()\n",
    " \n",
    "# Run with optimization level 3 and 'asap' or 'alap' scheduling pass\n",
    "pass_manager = generate_preset_pass_manager(\n",
    "    optimization_level=3,\n",
    "    backend=backend,\n",
    "    scheduling_method=\"asap\",\n",
    "    #scheduling_method=\"alap\",\n",
    "    seed_transpiler=111,\n",
    ")\n",
    " \n",
    " \n",
    "circ = pass_manager.run(ghz)\n",
    "print(f\"Scheduled circuit depth: {circ.depth()}\")\n",
    "print(f\"Circuit contains Delay instructions: {'delay' in circ.count_ops()}\")\n",
    "circ.draw(output=\"mpl\", idle_wires=False)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "40da1a8f",
   "metadata": {},
   "source": [
    "## Objective 2: Transpile with Pass Managers"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2911c9c9",
   "metadata": {},
   "source": [
    "- A Pass Manager is an object that stores all transpiler passes and executes them when its ```run()``` method is called.\n",
    "- A Staged Pass Manager is a higher-level abstraction on top of the pass manager, it is composed of a several pass managers.\n",
    "- generate_preset_pass_manager() creates a pre-configured pass manager with commonly used passes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14c231c9",
   "metadata": {},
   "source": [
    "The example below creates a preset pass managers with optimiaztion level 3, It then prints the depth and number of gates after the pass manager runs."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "413aa747",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit.transpiler import generate_preset_pass_manager\n",
    "from qiskit_ibm_runtime import QiskitRuntimeService\n",
    " \n",
    "service = QiskitRuntimeService()\n",
    "# use a backend that is in your account\n",
    "backend = service.backend(\"ibm_torino\")\n",
    "pass_manager = generate_preset_pass_manager(\n",
    "    optimization_level=3, backend=backend\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "53c34b91",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit import QuantumRegister, QuantumCircuit\n",
    " \n",
    "# Create a circuit\n",
    "qubits = QuantumRegister(2, name=\"q\")\n",
    "circuit = QuantumCircuit(qubits)\n",
    "a, b = qubits\n",
    "circuit.h(a)\n",
    "circuit.cx(a, b)\n",
    "circuit.cx(b, a) # This should cancel with the previous CX\n",
    "\n",
    "# Transpile it by calling the run method of the pass manager\n",
    "transpiled = pass_manager.run(circuit) \n",
    "\n",
    "print(f\"Transpiled circuit with optimization level 3 depth: {transpiled.depth()}\")\n",
    "print(f\"Transpiled circuit with no optimization level 3 gates: {transpiled.count_ops()}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b388c026",
   "metadata": {},
   "source": [
    "This example creates a custom translation pass manager, After that it tests it on a circuit and prints the circuit before and after the pass manager is run."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2edcd3df",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit.transpiler import PassManager\n",
    "from qiskit.transpiler.passes import (\n",
    "    Collect2qBlocks,\n",
    "    ConsolidateBlocks,\n",
    "    UnitarySynthesis,\n",
    ")\n",
    "\n",
    "# Create a custom translation pass manager\n",
    "basis_gates = [\"rx\", \"ry\", \"rxx\"]\n",
    "translation_pass_manager = PassManager(\n",
    "    [\n",
    "        Collect2qBlocks(),\n",
    "        ConsolidateBlocks(basis_gates=basis_gates),\n",
    "        UnitarySynthesis(basis_gates),\n",
    "    ]\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b397c35f",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit import QuantumRegister, QuantumCircuit\n",
    " \n",
    "qubits = QuantumRegister(2, name=\"q\")\n",
    "circuit = QuantumCircuit(qubits)\n",
    " \n",
    "# Apply custom translation\n",
    "a, b = qubits\n",
    "circuit.h(a)\n",
    "circuit.cx(a, b)\n",
    "circuit.cx(b, a)\n",
    " \n",
    "circuit.draw(\"mpl\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b5b8a8c9",
   "metadata": {},
   "outputs": [],
   "source": [
    "translated = translation_pass_manager.run(circuit)\n",
    "translated.draw(\"mpl\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9929303c",
   "metadata": {},
   "source": [
    "The next example is for a staged pass manager , it can have multiple stages and each stage is defined by its own pass manager."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "614b8a87",
   "metadata": {},
   "outputs": [],
   "source": [
    "from qiskit.transpiler import PassManager, StagedPassManager\n",
    "from qiskit.transpiler.passes import UnitarySynthesis, Unroll3qOrMore\n",
    " \n",
    "basis_gates = [\"rx\", \"ry\", \"rxx\"]\n",
    "init_pass_manager = PassManager(\n",
    "    [UnitarySynthesis(basis_gates, min_qubits=3), Unroll3qOrMore()]\n",
    ")\n",
    "# Create staged pass manager with init and translation stages\n",
    "# Pass Managers init_pass_manager and translation_pass_manager\n",
    "staged_pm = StagedPassManager(\n",
    "    stages=[\"init\", \"translation\"], init=init_pass_manager, translation=translation_pass_manager\n",
    ")\n",
    "print(f\"Staged pass manager successfully created with stages: {staged_pm.stages}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19597927",
   "metadata": {},
   "source": [
    "Another Option is to use a preset pass manager and then change some of its stages. The example below adds a pre_layout stage "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2f2cb3b4",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from qiskit.circuit.library import HGate, PhaseGate, RXGate, TdgGate, TGate\n",
    "from qiskit.transpiler.passes import InverseCancellation\n",
    "\n",
    "# Create a custom optimization pass \n",
    "pass_manager = generate_preset_pass_manager(3, backend)\n",
    "# Define gates that cancel when they appear as inverses\n",
    "inverse_gate_list = [\n",
    "    HGate(),\n",
    "    (RXGate(np.pi / 4), RXGate(-np.pi / 4)),\n",
    "    (PhaseGate(np.pi / 4), PhaseGate(-np.pi / 4)),\n",
    "    (TGate(), TdgGate()),\n",
    "]\n",
    "\n",
    "# Create logical optimization pass manager\n",
    "logical_opt = PassManager(\n",
    "    [\n",
    "        InverseCancellation(inverse_gate_list),\n",
    "    ]\n",
    ")\n",
    " \n",
    "# Add custom optimization to pre-layout stage\n",
    "pass_manager.pre_layout = logical_opt\n",
    "print(\"Custom inverse cancellation pass added to pre-layout stage\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ab87813",
   "metadata": {},
   "source": [
    "## Objective 3 Transpiler Passes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dea3d912",
   "metadata": {},
   "source": [
    "### Layout\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "93b5b5c1",
   "metadata": {},
   "source": [
    "\n",
    "- **TrivialLayout**: Choose a Layout by assigning n circuit qubits to device qubits 0, .., n-1.\n",
    "- **DenseLayout**: Choose a Layout by finding the most connected subset of qubits.\n",
    "- **SabreLayout**: Choose a Layout via iterative bidirectional routing of the input circuit.\n",
    "- **CSPLayout**: If possible, chooses a Layout as a CSP, using backtracking.\n",
    "- **VF2Layout**: A pass for choosing a Layout of a circuit onto a Coupling graph, as a subgraph isomorphism problem, solved by VF2++."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ee8b7d9e",
   "metadata": {},
   "source": [
    "### Routing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad40cffb",
   "metadata": {},
   "source": [
    "\n",
    "- **BasicSwap**: Map (with minimum effort) a DAGCircuit onto a coupling_map adding swap gates.\n",
    "- **Commuting2qGateRouter**: Swap route one or more commuting gates to the coupling map.\n",
    "- **LayoutTransformation**: Adds a Swap circuit for a given (partial) permutation to the circuit.\n",
    "- **LookaheadSwap**: Map input circuit onto a backend topology via insertion of SWAPs.\n",
    "- **SabreSwap**: Map input circuit onto a backend topology via insertion of SWAPs.\n",
    "- **StarPreRouting**: run star to lineat pre-routing\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2962330",
   "metadata": {},
   "source": [
    "### Basis Change"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "188cd754",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "- **BasisTranslator**: Translates gates to a target basis by searching for a set of translations from a given EquivalenceLibrary.\n",
    "- **Decompose**: Expand a gate in a circuit using its decomposition rules.\n",
    "- **TranslateParameterizedGates**: Translate parameterized gates to a supported basis set.\n",
    "- **Unroll3qOrMore**: Recursively expands 3q+ gates until the circuit only contains 2q or 1q gates.\n",
    "- **UnrollCustomDefinitions**: Unrolls instructions with custom definitions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e62c8e0",
   "metadata": {},
   "source": [
    "### Optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e49c3d17",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "- **Collect1qRuns**: Collect one-qubit subcircuits.\n",
    "- **Collect2qBlocks**: Collect two-qubit subcircuits.\n",
    "- **CommutativeCancellation**: Cancel the redundant (self-adjoint) gates through commutation relations.\n",
    "- **ConsolidateBlocks**: Replace each block of consecutive gates by a single Unitary node.\n",
    "- **InverseCancellation**: Cancel specific Gates which are inverses of each other when they occur back-to- back.\n",
    "- **Optimize1qGates**: Optimize chains of single-qubit u1, u2, u3 gates by combining them into a single gate.\n",
    "- **Optimize1qGatesDecomposition**: Optimize chains of single-qubit gates by combining them into a single gate.\n",
    "- **Optimize1qGatesSimpleCommutation**: Optimizes 1Q gate strings interrupted by 2Q gates by commuting the components and resynthesizing the results."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d2a99d2",
   "metadata": {},
   "source": [
    "### Scheduling"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2f1edafa",
   "metadata": {},
   "source": [
    "- **ALAPScheduleAnalysis**: ALAP Scheduling pass, which schedules the stop time of instructions as late as possible.\n",
    "- **ASAPScheduleAnalysis**: ASAP Scheduling pass, which schedules the start time of instructions as early as possible.\n",
    "- **ConstrainedReschedule**: Rescheduler pass that updates node start times to conform to the hardware alignments.\n",
    "- **ContextAwareDynamicalDecoupling**: Implement an X-sequence dynamical decoupling considering the gate- and qubit-context.\n",
    "- **InstructionDurationCheck**: Duration validation pass for reschedule.\n",
    "- **PadDelay**: Padding idle time with Delay instructions.\n",
    "- **PadDynamicalDecoupling**: Dynamical decoupling insertion pass.\n",
    "- **SetIOLatency**: Set IOLatency information to the input circuit.\n",
    "- **TimeUnitConversion**: Choose a time unit to be used in the following time-aware passes, and make all circuit time units consistent with that.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aea15ae4",
   "metadata": {},
   "source": [
    "Besides the five transpiler passes mentioned above, Qiskit provides many additional passes such as circuit analysis, synthesis, post-layout, and others. You can find the full list of available transpiler passes here https://quantum.cloud.ibm.com/docs/en/api/qiskit/transpiler_passes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52262b87",
   "metadata": {},
   "source": [
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c55dc848",
   "metadata": {},
   "source": [
    "## Practice Questions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5c55834c",
   "metadata": {},
   "source": [
    "**1) Which sequence correctly lists four main transpiler stages in Qiskit’s pipeline?**"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9be5c5cb",
   "metadata": {},
   "source": [
    "A) Initilization → Optimization → Scheduling → Circuit Analysis\n",
    "\n",
    "B) Pre-Layout → Layout → Post-Layout → Optimization\n",
    "\n",
    "C) Layout → Routing → Transformation → Optimization → Scheduling\n",
    "\n",
    "D) Parsing →  Compilation → Simulation → Execution\n",
    "\n",
    "E) Layout → Routing → Optimization → Scheduling"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "93f2cdc6",
   "metadata": {},
   "source": [
    "\n",
    "***Answer:***\n",
    "<Details>\n",
    "<br/>\n",
    "The correct sequence is \n",
    "E) Layout → Routing → Optimization → Scheduling \n",
    "</Details>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66929141",
   "metadata": {},
   "source": [
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7f3c37c9",
   "metadata": {},
   "source": [
    "**2) In the following code below, What does the ```Unroll3qOrMore``` pass do?**\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2437318a",
   "metadata": {},
   "source": [
    "```\n",
    "from qiskit.transpiler.passes import Unroll3qOrMore\n",
    "pm = PassManager([Unroll3qOrMore()])\n",
    "tc = pm.run(qc)\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bdede70",
   "metadata": {},
   "source": [
    "A) Replaces measurements with classical registers\n",
    "\n",
    "B) Converts all gates into 3-qubit or higher equivalents\n",
    "\n",
    "C) Breaks multi-qubit gates into supported 1- and 2-qubit basis gates\n",
    "\n",
    "D) Optimizes circuits by merging rotations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f7d2dfb8",
   "metadata": {},
   "source": [
    "\n",
    "***Answer:***\n",
    "<Details>\n",
    "<br/>\n",
    " \n",
    "C) Breaks multi-qubit gates into supported 1- and 2-qubit basis gates\n",
    " \n",
    "</Details>"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
