
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-brg-zhang-xcel.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Mon Mar 11 23:30:05 EDT 2024
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project trmm_pnr.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj'.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top kernel_trmm 
INFO: [HLS 200-1510] Running: add_files trmm.cpp 
INFO: [HLS 200-10] Adding design file 'trmm.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 2.5 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Analyzing design file 'trmm.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.48 seconds. CPU system time: 2.45 seconds. Elapsed time: 33.26 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'l_j0' (trmm.cpp:59:11) in function 'S1' partially with a factor of 20 (trmm.cpp:55:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1_init' (trmm.cpp:25:13) in function 'S0' partially with a factor of 20 (trmm.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1' (trmm.cpp:31:13) in function 'S0' partially with a factor of 20 (trmm.cpp:19:0)
INFO: [HLS 214-188] Unrolling loop 'l_j1_back' (trmm.cpp:44:16) in function 'S0' partially with a factor of 20 (trmm.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'v3': Cyclic partitioning with factor 20 on dimension 1. (trmm.cpp:23:11)
INFO: [HLS 214-248] Applying array_partition to 'v20': Cyclic partitioning with factor 20 on dimension 2. (trmm.cpp:72:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.08 seconds. CPU system time: 0.87 seconds. Elapsed time: 6.15 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 520.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 584.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mul_i0' (trmm.cpp:58:21) in function 'S1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k1_0_k1' (trmm.cpp:30:27) in function 'S0'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_update_i1' (trmm.cpp:23:11) in function 'S0' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (trmm.cpp:28:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (trmm.cpp:40:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_trmm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S0_Pipeline_l_j1_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_j1_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S0_Pipeline_l_S_k1_0_k1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln30) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k1_0_k1_l_j1'.
WARNING: [HLS 200-880] The II Violation in module 'S0_Pipeline_l_S_k1_0_k1_l_j1' (loop 'l_S_k1_0_k1_l_j1'): Unable to enforce a carried dependence constraint (II = 1, distance = 12, offset = 1) between 'store' operation ('v3_addr_write_ln40', trmm.cpp:40) of variable 'v11', trmm.cpp:39 on array 'v3' and 'load' operation ('v9', trmm.cpp:37) on array 'v3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 25, loop 'l_S_k1_0_k1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S0_Pipeline_l_j1_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_j1_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mul_i0_l_j0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'l_mul_i0_l_j0'
WARNING: [HLS 200-871] Estimated clock period (1.976ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'S1' consists of the following:	'alloca' operation ('j0') [21]  (0 ns)
	'load' operation ('j0_load', trmm.cpp:59) on local variable 'j0' [54]  (0 ns)
	'icmp' operation ('icmp_ln59', trmm.cpp:59) [59]  (0.581 ns)
	'select' operation ('select_ln58', trmm.cpp:58) [60]  (0.303 ns)
	'add' operation ('add_ln59', trmm.cpp:59) [194]  (0.705 ns)
	'store' operation ('j0_write_ln59', trmm.cpp:59) of variable 'add_ln59', trmm.cpp:59 on local variable 'j0' [197]  (0.387 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_j1_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_j1_init' pipeline 'l_j1_init' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_j1_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_S_k1_0_k1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_S_k1_0_k1_l_j1' pipeline 'l_S_k1_0_k1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_S_k1_0_k1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_j1_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_j1_back' pipeline 'l_j1_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_j1_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.55 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S1' pipeline 'l_mul_i0_l_j0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'S1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v20_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_trmm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_trmm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 648.180 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_trmm_S0_v3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_trmm_S0_v3_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.75 seconds; current allocated memory: 648.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_trmm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_trmm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 506.07 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51.3 seconds. CPU system time: 3.69 seconds. Elapsed time: 58.34 seconds; current allocated memory: 128.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2797.363 ; gain = 2.023 ; free physical = 18475 ; free virtual = 34678
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2835.344 ; gain = 37.980 ; free physical = 18391 ; free virtual = 34594
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:32:44 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_trmm
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_trmm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project trmm_pnr.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_trmm_flow_control_loop_pipe_sequential_init kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1 kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1 kernel_trmm_mul_8ns_10ns_17_1_1 kernel_trmm_mac_muladd_8ns_8ns_8ns_16_4_1 kernel_trmm_S0_v3_RAM_AUTO_1R1W kernel_trmm_S0_v3_1_RAM_AUTO_1R1W kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2986.051 ; gain = 2.023 ; free physical = 18467 ; free virtual = 34678
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.051 ; gain = 0.000 ; free physical = 18434 ; free virtual = 34644
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3120.727 ; gain = 72.027 ; free physical = 18210 ; free virtual = 34425
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-03-11 23:34:19 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Mar 11 23:34:19 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Mar 11 23:34:19 2024] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Mar 11 23:34:19 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.242 ; gain = 2.023 ; free physical = 17463 ; free virtual = 33758
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2893.242 ; gain = 0.000 ; free physical = 17473 ; free virtual = 33769
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57948
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3755.359 ; gain = 333.812 ; free physical = 14710 ; free virtual = 30997
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-57527-brg-zhang-xcel.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-57527-brg-zhang-xcel.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3823.312 ; gain = 401.766 ; free physical = 15813 ; free virtual = 32102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3841.113 ; gain = 419.566 ; free physical = 15800 ; free virtual = 32088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3841.113 ; gain = 419.566 ; free physical = 15800 ; free virtual = 32088
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3841.117 ; gain = 0.000 ; free physical = 15811 ; free virtual = 32099
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/kernel_trmm.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3943.746 ; gain = 0.000 ; free physical = 15690 ; free virtual = 31977
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/kernel_trmm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3943.746 ; gain = 0.000 ; free physical = 15690 ; free virtual = 31977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3943.746 ; gain = 0.000 ; free physical = 15688 ; free virtual = 31975
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3943.746 ; gain = 522.199 ; free physical = 15772 ; free virtual = 32060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3943.746 ; gain = 522.199 ; free physical = 15770 ; free virtual = 32059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3943.746 ; gain = 522.199 ; free physical = 15767 ; free virtual = 32055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3943.746 ; gain = 522.199 ; free physical = 15769 ; free virtual = 32058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3943.746 ; gain = 522.199 ; free physical = 15777 ; free virtual = 32070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4250.266 ; gain = 828.719 ; free physical = 15228 ; free virtual = 31520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4251.258 ; gain = 829.711 ; free physical = 15227 ; free virtual = 31520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4270.289 ; gain = 848.742 ; free physical = 15247 ; free virtual = 31540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.230 ; gain = 854.684 ; free physical = 15238 ; free virtual = 31530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 4276.230 ; gain = 752.051 ; free physical = 15270 ; free virtual = 31563
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4276.234 ; gain = 854.684 ; free physical = 15270 ; free virtual = 31562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4276.234 ; gain = 0.000 ; free physical = 15354 ; free virtual = 31646
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4354.523 ; gain = 0.000 ; free physical = 15272 ; free virtual = 31564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 783f366d
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 4354.523 ; gain = 1461.281 ; free physical = 15471 ; free virtual = 31764
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:40:12 2024...
[Mon Mar 11 23:40:24 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:30 ; elapsed = 00:06:05 . Memory (MB): peak = 3120.727 ; gain = 0.000 ; free physical = 18059 ; free virtual = 34346
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-03-11 23:40:24 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3728.086 ; gain = 0.000 ; free physical = 16903 ; free virtual = 33190
INFO: [Netlist 29-17] Analyzing 925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/kernel_trmm.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3824.645 ; gain = 24.750 ; free physical = 16724 ; free virtual = 33012
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/kernel_trmm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3824.648 ; gain = 0.000 ; free physical = 16699 ; free virtual = 32986
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 723 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM16X1S => RAM32X1S (RAMS32): 320 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 3824.648 ; gain = 703.922 ; free physical = 16700 ; free virtual = 32987
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-03-11 23:40:53 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_trmm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_trmm_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_trmm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 5416.141 ; gain = 1591.492 ; free physical = 15509 ; free virtual = 31797
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_trmm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_trmm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_trmm_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U42/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[23]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[24]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[25]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[26]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[27]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[28]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[29]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[2]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[30]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[31]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[32]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[33]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[34]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[35]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[36]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[37]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[38]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[39]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[3]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[40]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[41]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[42]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[43]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[4]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[5]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[6]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[7]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[8]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U43/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[9]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[10]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[11]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[12]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[13]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[14]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[15]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[16]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[17]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[18]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[19]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[1]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[20]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[21]})
 -W- LUT/Net budgeting - the number of pins (5) and cells (4) differ. Skipping path ({bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/CLK --> bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_10_full_dsp_1_U44/kernel_trmm_fadd_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U[22]})
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.60%  | OK     |
#  | FD                                                        | 50%       | 0.46%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.28%  | OK     |
#  | CARRY8                                                    | 25%       | 0.12%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 0.92%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.92%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 151    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/report/kernel_trmm_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 17 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-03-11 23:42:06 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-03-11 23:42:06 EDT
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 7767 12077 83 0 0 705 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 7767 AVAIL_FF 2607360 FF 12077 AVAIL_DSP 9024 DSP 83 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 705 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/report/verilog/kernel_trmm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             trmm_pnr.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Mon Mar 11 23:42:06 EDT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           7767
FF:           12077
DSP:             83
BRAM:             0
URAM:             0
LATCH:            0
SRL:            705
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-03-11 23:42:06 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Mar 11 23:42:13 2024] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5573.711 ; gain = 48.023 ; free physical = 15325 ; free virtual = 31613
[Mon Mar 11 23:42:13 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3445.641 ; gain = 0.000 ; free physical = 13300 ; free virtual = 29597
INFO: [Netlist 29-17] Analyzing 925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4062.301 ; gain = 0.000 ; free physical = 12827 ; free virtual = 29123
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 723 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM16X1S => RAM32X1S (RAMS32): 320 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 4062.301 ; gain = 1227.957 ; free physical = 12823 ; free virtual = 29120
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4172.855 ; gain = 110.555 ; free physical = 12844 ; free virtual = 29141

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e7eef355

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4172.855 ; gain = 0.000 ; free physical = 12829 ; free virtual = 29125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_8_no_dsp_1_U52/kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/fadd_32ns_32ns_32_8_no_dsp_1_U52/kernel_trmm_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 90 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6f0630f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4362.992 ; gain = 24.016 ; free physical = 12673 ; free virtual = 28970
INFO: [Opt 31-389] Phase Retarget created 240 cells and removed 252 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 70f6b051

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4362.992 ; gain = 24.016 ; free physical = 12667 ; free virtual = 28963
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 53 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 128aee2b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4362.992 ; gain = 24.016 ; free physical = 12708 ; free virtual = 29004
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 263 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 128aee2b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4395.008 ; gain = 56.031 ; free physical = 12695 ; free virtual = 28991
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 128aee2b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4395.008 ; gain = 56.031 ; free physical = 12692 ; free virtual = 28989
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 128aee2b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4395.008 ; gain = 56.031 ; free physical = 12705 ; free virtual = 29002
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             240  |             252  |                                              0  |
|  Constant propagation         |               0  |              53  |                                              0  |
|  Sweep                        |               0  |             263  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4395.008 ; gain = 0.000 ; free physical = 12668 ; free virtual = 28964
Ending Logic Optimization Task | Checksum: 177822192

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4395.008 ; gain = 56.031 ; free physical = 12666 ; free virtual = 28962

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 177822192

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4395.008 ; gain = 0.000 ; free physical = 12679 ; free virtual = 28976

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 177822192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4395.008 ; gain = 0.000 ; free physical = 12679 ; free virtual = 28975

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4395.008 ; gain = 0.000 ; free physical = 12679 ; free virtual = 28975
Ending Netlist Obfuscation Task | Checksum: 177822192

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4395.008 ; gain = 0.000 ; free physical = 12678 ; free virtual = 28975
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4395.008 ; gain = 332.707 ; free physical = 12677 ; free virtual = 28973
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4443.031 ; gain = 48.023 ; free physical = 12607 ; free virtual = 28912
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 5663.785 ; gain = 1220.754 ; free physical = 11614 ; free virtual = 27919
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5663.785 ; gain = 0.000 ; free physical = 11613 ; free virtual = 27919
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3c249e1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5663.785 ; gain = 0.000 ; free physical = 11614 ; free virtual = 27919
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5663.785 ; gain = 0.000 ; free physical = 11614 ; free virtual = 27920

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 02a10faa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5663.785 ; gain = 0.000 ; free physical = 11612 ; free virtual = 27918

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6b1efb3b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 6131.414 ; gain = 467.629 ; free physical = 11461 ; free virtual = 27767

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6b1efb3b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 6131.414 ; gain = 467.629 ; free physical = 11465 ; free virtual = 27771
Phase 1 Placer Initialization | Checksum: 6b1efb3b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 6131.414 ; gain = 467.629 ; free physical = 11436 ; free virtual = 27742

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 4a74c81c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 6131.414 ; gain = 467.629 ; free physical = 11391 ; free virtual = 27697

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 4a74c81c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 6131.414 ; gain = 467.629 ; free physical = 11363 ; free virtual = 27669

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 4a74c81c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 6540.656 ; gain = 876.871 ; free physical = 11113 ; free virtual = 27419

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: ec309afa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11076 ; free virtual = 27382

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: ec309afa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11076 ; free virtual = 27382
Phase 2.1.1 Partition Driven Placement | Checksum: ec309afa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11085 ; free virtual = 27391
Phase 2.1 Floorplanning | Checksum: ec309afa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11083 ; free virtual = 27389

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6572.668 ; gain = 0.000 ; free physical = 11078 ; free virtual = 27384

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: ec309afa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11078 ; free virtual = 27384

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: ec309afa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11078 ; free virtual = 27384

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: ec309afa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 6572.668 ; gain = 908.883 ; free physical = 11077 ; free virtual = 27383

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1341 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 655 nets or LUTs. Breaked 0 LUT, combined 655 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 7 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 11000 ; free virtual = 27306
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/ap_CS_fsm_pp0_stage1. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/ap_CS_fsm_pp0_stage0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state4. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 21 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 21 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 10921 ; free virtual = 27228
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/grp_S0_fu_62/grp_S0_Pipeline_l_S_k1_0_k1_l_j1_fu_233/tmp_reg_781_reg. 4 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 10905 ; free virtual = 27211
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 10890 ; free virtual = 27196

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            655  |                   655  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           21  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            4  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           25  |            655  |                   663  |           0  |           6  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 137807995

Time (s): cpu = 00:03:03 ; elapsed = 00:01:29 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10913 ; free virtual = 27219
Phase 2.5 Global Placement Core | Checksum: 1ad70b505

Time (s): cpu = 00:03:39 ; elapsed = 00:01:47 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 11008 ; free virtual = 27314
Phase 2 Global Placement | Checksum: 1ad70b505

Time (s): cpu = 00:03:39 ; elapsed = 00:01:47 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 11037 ; free virtual = 27343

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23101756a

Time (s): cpu = 00:03:55 ; elapsed = 00:01:55 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10962 ; free virtual = 27268

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f89b64bf

Time (s): cpu = 00:04:00 ; elapsed = 00:01:56 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10943 ; free virtual = 27250

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29f8e7b2d

Time (s): cpu = 00:04:04 ; elapsed = 00:01:59 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10880 ; free virtual = 27186

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 280342514

Time (s): cpu = 00:04:04 ; elapsed = 00:01:59 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10880 ; free virtual = 27187

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 23a6669c6

Time (s): cpu = 00:04:06 ; elapsed = 00:02:01 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10783 ; free virtual = 27090
Phase 3.3.3 Slice Area Swap | Checksum: 22fd81d8f

Time (s): cpu = 00:04:08 ; elapsed = 00:02:02 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10784 ; free virtual = 27090
Phase 3.3 Small Shape DP | Checksum: 246e3adf7

Time (s): cpu = 00:04:14 ; elapsed = 00:02:04 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10900 ; free virtual = 27207

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 238a04caa

Time (s): cpu = 00:04:16 ; elapsed = 00:02:06 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10872 ; free virtual = 27179

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1eb868c42

Time (s): cpu = 00:04:16 ; elapsed = 00:02:06 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10886 ; free virtual = 27192
Phase 3 Detail Placement | Checksum: 1eb868c42

Time (s): cpu = 00:04:16 ; elapsed = 00:02:06 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10890 ; free virtual = 27197

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 223705139

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.308 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c4f4105

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 10852 ; free virtual = 27159
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21c63545b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7170.012 ; gain = 0.000 ; free physical = 10858 ; free virtual = 27164
Phase 4.1.1.1 BUFG Insertion | Checksum: 223705139

Time (s): cpu = 00:05:00 ; elapsed = 00:02:23 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10868 ; free virtual = 27175

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 223705139

Time (s): cpu = 00:05:01 ; elapsed = 00:02:24 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10868 ; free virtual = 27175

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 2382a318d

Time (s): cpu = 00:05:15 ; elapsed = 00:02:37 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10843 ; free virtual = 27149

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 2382a318d

Time (s): cpu = 00:05:16 ; elapsed = 00:02:37 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10858 ; free virtual = 27164

Time (s): cpu = 00:05:16 ; elapsed = 00:02:37 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10861 ; free virtual = 27168
Phase 4.1 Post Commit Optimization | Checksum: 2382a318d

Time (s): cpu = 00:05:16 ; elapsed = 00:02:37 . Memory (MB): peak = 7170.012 ; gain = 1506.227 ; free physical = 10846 ; free virtual = 27152

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2382a318d

Time (s): cpu = 00:06:04 ; elapsed = 00:03:19 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10886 ; free virtual = 27191

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2382a318d

Time (s): cpu = 00:06:04 ; elapsed = 00:03:19 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10900 ; free virtual = 27205
Phase 4.3 Placer Reporting | Checksum: 2382a318d

Time (s): cpu = 00:06:05 ; elapsed = 00:03:19 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10880 ; free virtual = 27185

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 10880 ; free virtual = 27186

Time (s): cpu = 00:06:05 ; elapsed = 00:03:19 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10889 ; free virtual = 27194
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e14e51e5

Time (s): cpu = 00:06:05 ; elapsed = 00:03:20 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10866 ; free virtual = 27171
Ending Placer Task | Checksum: 112fd104e

Time (s): cpu = 00:06:05 ; elapsed = 00:03:20 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 10870 ; free virtual = 27175
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:14 ; elapsed = 00:03:22 . Memory (MB): peak = 7202.590 ; gain = 1538.805 ; free physical = 11495 ; free virtual = 27800
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11449 ; free virtual = 27809
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11505 ; free virtual = 27823
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.95 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11413 ; free virtual = 27730
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.43 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11495 ; free virtual = 27813
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11351 ; free virtual = 27725
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7202.590 ; gain = 0.000 ; free physical = 11388 ; free virtual = 27718
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7e2a8a77 ConstDB: 0 ShapeSum: 94d285d7 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10978 ; free virtual = 27308
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "v20_16_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_11_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_11_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_13_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_13_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_16_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_16_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_17_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_17_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_17_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_17_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_17_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_17_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 9575de3c NumContArr: c647098d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15bbce7c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10932 ; free virtual = 27262

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15bbce7c9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10817 ; free virtual = 27147

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15bbce7c9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10781 ; free virtual = 27111

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 15bbce7c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10758 ; free virtual = 27088

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 255542fc0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10799 ; free virtual = 27130
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.565  | TNS=0.000  | WHS=0.003  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20574
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19877
  Number of Partially Routed Nets     = 697
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cd7b31fb

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10767 ; free virtual = 27098

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cd7b31fb

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10777 ; free virtual = 27108
Phase 3 Initial Routing | Checksum: 1567f9251

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10653 ; free virtual = 26984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2850
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 82d6ee44

Time (s): cpu = 00:02:18 ; elapsed = 00:00:56 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10694 ; free virtual = 27024

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 9b25cd03

Time (s): cpu = 00:02:18 ; elapsed = 00:00:56 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10688 ; free virtual = 27019
Phase 4 Rip-up And Reroute | Checksum: 9b25cd03

Time (s): cpu = 00:02:18 ; elapsed = 00:00:56 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10691 ; free virtual = 27021

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9b25cd03

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10691 ; free virtual = 27022

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9b25cd03

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10691 ; free virtual = 27022
Phase 5 Delay and Skew Optimization | Checksum: 9b25cd03

Time (s): cpu = 00:02:19 ; elapsed = 00:00:57 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10688 ; free virtual = 27019

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1100b930f

Time (s): cpu = 00:02:25 ; elapsed = 00:00:59 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10691 ; free virtual = 27022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1100b930f

Time (s): cpu = 00:02:26 ; elapsed = 00:00:59 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10682 ; free virtual = 27012
Phase 6 Post Hold Fix | Checksum: 1100b930f

Time (s): cpu = 00:02:26 ; elapsed = 00:00:59 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10677 ; free virtual = 27008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.123704 %
  Global Horizontal Routing Utilization  = 0.163485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a7f3c3c6

Time (s): cpu = 00:02:31 ; elapsed = 00:01:01 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10683 ; free virtual = 27014

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a7f3c3c6

Time (s): cpu = 00:02:31 ; elapsed = 00:01:01 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10683 ; free virtual = 27013

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a7f3c3c6

Time (s): cpu = 00:02:33 ; elapsed = 00:01:02 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10672 ; free virtual = 27002

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: a7f3c3c6

Time (s): cpu = 00:02:33 ; elapsed = 00:01:03 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10674 ; free virtual = 27005

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.088  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: a7f3c3c6

Time (s): cpu = 00:02:36 ; elapsed = 00:01:03 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10685 ; free virtual = 27016
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:36 ; elapsed = 00:01:04 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10957 ; free virtual = 27288

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:07 . Memory (MB): peak = 7202.598 ; gain = 0.008 ; free physical = 10956 ; free virtual = 27287
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10878 ; free virtual = 27267
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7202.598 ; gain = 0.000 ; free physical = 10891 ; free virtual = 27235
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 7208.621 ; gain = 6.023 ; free physical = 10894 ; free virtual = 27239
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 7208.621 ; gain = 0.000 ; free physical = 10831 ; free virtual = 27177
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 7240.738 ; gain = 32.117 ; free physical = 10804 ; free virtual = 27164
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 7240.738 ; gain = 0.000 ; free physical = 10818 ; free virtual = 27178
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:50:54 2024...
[Mon Mar 11 23:51:10 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:08:58 . Memory (MB): peak = 5573.711 ; gain = 0.000 ; free physical = 15111 ; free virtual = 31471
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-03-11 23:51:10 EDT
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 5573.711 ; gain = 0.000 ; free physical = 15044 ; free virtual = 31401
INFO: [Netlist 29-17] Analyzing 924 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5816.988 ; gain = 26.957 ; free physical = 14721 ; free virtual = 31081
Restored from archive | CPU: 1.980000 secs | Memory: 24.859833 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5816.988 ; gain = 26.957 ; free physical = 14721 ; free virtual = 31081
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5816.988 ; gain = 0.000 ; free physical = 14696 ; free virtual = 31056
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 723 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 320 instances
  RAM16X1S => RAM32X1S (RAMS32): 320 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 5816.988 ; gain = 243.277 ; free physical = 14708 ; free virtual = 31068
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-03-11 23:51:29 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_trmm_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_trmm_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_trmm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_trmm_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_trmm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_trmm_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_trmm_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 5 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 4 seconds
 -I- average fanout metrics completed in 4 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 3 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.48%  | OK     |
#  | FD                                                        | 50%       | 0.46%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
#  | CARRY8                                                    | 25%       | 0.12%  | OK     |
#  | MUXF7                                                     | 15%       | 0.01%  | OK     |
#  | DSP                                                       | 80%       | 0.92%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.92%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 171    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/report/kernel_trmm_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 19 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-03-11 23:52:02 EDT
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-03-11 23:52:02 EDT
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 6213 11996 83 0 0 381 1696 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 6213 AVAIL_FF 2607360 FF 11996 AVAIL_DSP 9024 DSP 83 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 381 AVAIL_CLB 162960 CLB 1696
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/ae/polybench/allo/trmm/trmm_pnr.prj/solution1/impl/report/verilog/kernel_trmm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             trmm_pnr.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Mon Mar 11 23:52:02 EDT 2024

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           6213
FF:           11996
DSP:             83
BRAM:             0
URAM:             0
LATCH:            0
SRL:            381
CLB:           1696

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.606
CP achieved post-implementation: 2.413
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-03-11 23:52:02 EDT
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.087270, worst hold slack (WHS)=0.019000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-03-11 23:52:02 EDT
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:52:02 2024...
INFO: [HLS 200-802] Generated output file trmm_pnr.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 560.99 seconds. CPU system time: 84.52 seconds. Elapsed time: 1252.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 619.02 seconds. Total CPU system time: 90.1 seconds. Total elapsed time: 1332.68 seconds; peak allocated memory: 648.180 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 11 23:52:16 2024...
