m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/simulation/modelsim
T_opt
!s110 1739498880
VdH4fWC3Pj=HZc8^V^<4oj3
04 32 4 work Stimulation_Finite_State_Machine fast 0
=1-40c2ba52dc6b-67aea57f-1a-14cc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vFinite_State_Machine
Z1 !s110 1739498877
!i10b 1
!s100 3U4F7DFZ8eEL]YnQWB5aP0
ImTIM@[GYfXLLU7h>4JPHf1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1739498721
8D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL/Finite_State_Machine.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL/Finite_State_Machine.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1739498877.613000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL/Finite_State_Machine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL/Finite_State_Machine.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@finite_@state_@machine
vStimulation_Finite_State_Machine
R1
!i10b 1
!s100 DQWU4QOaJmVY0^GMNb3cc3
IJZ2LB8f^Q7;GLN_=Wd1621
R2
R0
w1739498796
8D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation/Stimulation_Finite_State_Machine.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation/Stimulation_Finite_State_Machine.v
L0 3
R3
r1
!s85 0
31
!s108 1739498877.686000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation/Stimulation_Finite_State_Machine.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation/Stimulation_Finite_State_Machine.v|
!i113 0
R4
!s92 -vlog01compat -work work {+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250212-Finite-State-Machine/Quartus Project/../Stimulation} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulation_@finite_@state_@machine
