#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 21 09:46:36 2021
# Process ID: 20952
# Current directory: C:/Users/013162916/Documents/EE118_MidtermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18988 C:\Users\013162916\Documents\EE118_MidtermProject\EE118_MidtermProject.xpr
# Log file: C:/Users/013162916/Documents/EE118_MidtermProject/vivado.log
# Journal file: C:/Users/013162916/Documents/EE118_MidtermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 720.172 ; gain = 152.867
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_even_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 756.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 799.500 ; gain = 42.633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-2458] undeclared symbol e3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [VRFC 10-2458] undeclared symbol l3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_even_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 799.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top alu_4b [current_fileset]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v w ]
add_files -fileset sim_1 C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
set_property top alu_4b_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-2458] undeclared symbol e3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [VRFC 10-2458] undeclared symbol l3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [VRFC 10-2458] undeclared symbol e3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v:35]
INFO: [VRFC 10-2458] undeclared symbol l3, assumed default net type wire [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v:35]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'vcin3' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/alu_4b_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 11:39:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 799.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 799.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v
file delete -force C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'vcin3' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g3' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'a_even' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'p' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'vcin3' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g3' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'a_even' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'p' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'vcin3' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g3' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sum' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'a_even' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:43]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'p' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 799.500 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 799.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 799.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 799.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 799.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 802.152 ; gain = 2.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 819.645 ; gain = 13.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v]
set_property top alu_4b [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top comparator_3it_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top comparator_3bit [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 819.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 819.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
update_compile_order -fileset sim_1
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
set_property top adder_3bit [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 819.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
set_property top odd_even [current_fileset]
update_compile_order -fileset sim_1
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 822.090 ; gain = 0.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top multiplier_3bit [current_fileset]
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v]
update_compile_order -fileset sim_1
set_property top array_mult_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_mult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mult_tb_behav xil_defaultlib.array_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.array_mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_mult_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_mult_tb_behav -key {Behavioral:sim_1:Functional:array_mult_tb} -tclbatch {array_mult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source array_mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 822.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_mult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_mult_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mult_tb_behav xil_defaultlib.array_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_mult_tb_behav -key {Behavioral:sim_1:Functional:array_mult_tb} -tclbatch {array_mult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source array_mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 824.297 ; gain = 2.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top comparator_3bit [current_fileset]
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
set_property top comparator_3it_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3it_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3it_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_3it_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3it_tb_behav xil_defaultlib.comparator_3it_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.comparator_3it_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_3it_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3it_tb_behav -key {Behavioral:sim_1:Functional:comparator_3it_tb} -tclbatch {comparator_3it_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source comparator_3it_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3it_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 835.668 ; gain = 0.000
set_property top odd_even [current_fileset]
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 840.004 ; gain = 4.336
set_property top comparator_3bit [current_fileset]
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
set_property top alu_4b_tb [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 883.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 883.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 883.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g1' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:110]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g2' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_15
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'g1' is not permitted [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_4b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_4b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module multiplier_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/alu_4b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4b_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_4b_tb_behav xil_defaultlib.alu_4b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'cin' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_2bit
Compiling module xil_defaultlib.comparator_3bit
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.multiplier_3bit
Compiling module xil_defaultlib.alu_4b
Compiling module xil_defaultlib.alu_4b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_4b_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_4b_tb_behav -key {Behavioral:sim_1:Functional:alu_4b_tb} -tclbatch {alu_4b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source alu_4b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_4b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 883.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top alu_4b [current_fileset]
current_sim simulation_15
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu_4b
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 966.660 ; gain = 78.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (3#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_3bit' (4#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'cin' does not match port width (1) of module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6157] synthesizing module 'odd_even' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6155] done synthesizing module 'odd_even' (5#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
INFO: [Synth 8-6157] synthesizing module 'mult_adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'mult_adder_1bit' (6#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (7#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
WARNING: [Synth 8-567] referenced signal 'g3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'l3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'a_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'b_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu_4b' (8#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[1]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.750 ; gain = 133.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.750 ; gain = 133.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.750 ; gain = 133.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'a3[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a3[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a3[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b3[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b3[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b3[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1338.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1382.746 ; gain = 494.828
20 Infos, 35 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1382.746 ; gain = 494.828
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1556.625 ; gain = 127.527
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1645.938 ; gain = 15.277
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1699.270 ; gain = 51.508
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
ERROR: [Synth 8-685] variable 'g3' should not be used in output port connection [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.730 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (3#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_3bit' (4#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'cin' does not match port width (1) of module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6157] synthesizing module 'odd_even' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6155] done synthesizing module 'odd_even' (5#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
INFO: [Synth 8-6157] synthesizing module 'mult_adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'mult_adder_1bit' (6#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (7#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
WARNING: [Synth 8-567] referenced signal 'g3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'l3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'a_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'b_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu_4b' (8#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[1]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1807.262 ; gain = 0.531
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1809.332 ; gain = 1.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
ERROR: [Synth 8-685] variable 'g3' should not be used in output port connection [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1812.816 ; gain = 4.613
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1812.855 ; gain = 4.719
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1817.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (3#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_3bit' (4#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'cin' does not match port width (1) of module 'adder_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6157] synthesizing module 'odd_even' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6155] done synthesizing module 'odd_even' (5#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
INFO: [Synth 8-6157] synthesizing module 'mult_adder_1bit' [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'mult_adder_1bit' (6#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (7#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
WARNING: [Synth 8-567] referenced signal 'g3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'l3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'a_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'b_even' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu_4b' (8#1) [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[1]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1817.617 ; gain = 0.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1817.617 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1817.617 ; gain = 0.332
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1828.566 ; gain = 11.281
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.238 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'e3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'l3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'g3'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b_even'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[0]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[1]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[2]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[3]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[4]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'p[5]'. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.238 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1878.301 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Thu Oct 21 13:20:27 2021] Launched synth_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Oct 21 13:21:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct 21 13:22:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1/runme.log
[Thu Oct 21 13:22:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 21 13:25:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Oct 21 13:28:15 2021] Launched synth_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1/runme.log
[Thu Oct 21 13:28:15 2021] Launched impl_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Oct 21 13:31:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.082 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744984A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3556.113 ; gain = 903.031
set_property PROGRAM.FILE {C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/alu_4b.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/013162916/Documents/EE118_MidtermProject/EE118_MidtermProject.runs/impl_1/alu_4b.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292744984A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 13:36:58 2021...
