-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity denoise_top_spectral_subtract is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream4_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    stream4_empty_n : IN STD_LOGIC;
    stream4_read : OUT STD_LOGIC;
    stream5_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    stream5_full_n : IN STD_LOGIC;
    stream5_write : OUT STD_LOGIC;
    stream5_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    stream5_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    alpha : IN STD_LOGIC_VECTOR (23 downto 0);
    beta : IN STD_LOGIC_VECTOR (23 downto 0);
    bypass : IN STD_LOGIC_VECTOR (0 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0 : OUT STD_LOGIC;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of denoise_top_spectral_subtract is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln113_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal stream4_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal stream5_blk_n : STD_LOGIC;
    signal bypass_read_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal zext_ln124_fu_195_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln124_reg_340 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    signal zext_ln125_fu_199_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln125_reg_345 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln113_fu_223_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln113_reg_354 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal noise_val_fu_250_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal noise_val_reg_379 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal noisy_mag_reg_384 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal mul_ln124_fu_187_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln124_reg_390 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    signal floor_val_reg_395 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal clean_mag_1_fu_322_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal clean_mag_1_reg_401 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal zext_ln113_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_100 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln113_fu_217_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local : STD_LOGIC;
    signal denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local : STD_LOGIC;
    signal mul_ln124_fu_187_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln124_1_fu_273_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln124_fu_187_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln125_fu_191_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln125_fu_191_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lshr_ln_fu_227_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal noise_val_fu_250_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln125_fu_191_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal shl_ln_fu_288_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal sub_ln124_fu_295_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal subtracted_fu_300_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln128_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clean_mag_fu_315_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC := '0';
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC := '0';
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal noise_val_fu_250_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal noise_val_fu_250_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal noise_val_fu_250_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal noise_val_fu_250_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component denoise_top_mul_24ns_24ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component denoise_top_sparsemux_9_2_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component denoise_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24ns_24ns_44_1_1_U40 : component denoise_top_mul_24ns_24ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln124_fu_187_p0,
        din1 => mul_ln124_fu_187_p1,
        dout => mul_ln124_fu_187_p2);

    mul_24ns_24ns_44_1_1_U41 : component denoise_top_mul_24ns_24ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln125_fu_191_p0,
        din1 => mul_ln125_fu_191_p1,
        dout => mul_ln125_fu_191_p2);

    sparsemux_9_2_24_1_1_U42 : component denoise_top_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_q0,
        din1 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_q0,
        din2 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_q0,
        din3 => denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_q0,
        def => noise_val_fu_250_p9,
        sel => trunc_ln113_reg_354,
        dout => noise_val_fu_250_p11);

    flow_control_loop_pipe_sequential_init_U : component denoise_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
        elsif (ap_clk'event and ap_clk =  '1') then
            ap_CS_fsm <= ap_NS_fsm;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_done_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_continue_int = ap_const_logic_1)) then 
                ap_done_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                ap_done_reg <= ap_const_logic_1;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_enable_reg_pp0_iter1 <= ap_start_int;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;


    clean_mag_1_reg_401_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            clean_mag_1_reg_401 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
                clean_mag_1_reg_401 <= clean_mag_1_fu_322_p3;
            end if; 
        end if;
    end process;


    floor_val_reg_395_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            floor_val_reg_395 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
                floor_val_reg_395 <= mul_ln125_fu_191_p2(43 downto 20);
            end if; 
        end if;
    end process;


    i_fu_100_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            i_fu_100 <= ap_const_lv11_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln113_fu_211_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_100 <= add_ln113_fu_217_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_100 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;


    mul_ln124_reg_390_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            mul_ln124_reg_390 <= ap_const_lv44_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
                mul_ln124_reg_390 <= mul_ln124_fu_187_p2;
            end if; 
        end if;
    end process;


    noise_val_reg_379_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            noise_val_reg_379 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                noise_val_reg_379 <= noise_val_fu_250_p11;
            end if; 
        end if;
    end process;


    noisy_mag_reg_384_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            noisy_mag_reg_384 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
                noisy_mag_reg_384 <= stream4_dout;
            end if; 
        end if;
    end process;


    trunc_ln113_reg_354_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln113_reg_354 <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                trunc_ln113_reg_354 <= trunc_ln113_fu_223_p1;
            end if; 
        end if;
    end process;


    zext_ln124_reg_340_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            zext_ln124_reg_340(0) <= '0';
            zext_ln124_reg_340(1) <= '0';
            zext_ln124_reg_340(2) <= '0';
            zext_ln124_reg_340(3) <= '0';
            zext_ln124_reg_340(4) <= '0';
            zext_ln124_reg_340(5) <= '0';
            zext_ln124_reg_340(6) <= '0';
            zext_ln124_reg_340(7) <= '0';
            zext_ln124_reg_340(8) <= '0';
            zext_ln124_reg_340(9) <= '0';
            zext_ln124_reg_340(10) <= '0';
            zext_ln124_reg_340(11) <= '0';
            zext_ln124_reg_340(12) <= '0';
            zext_ln124_reg_340(13) <= '0';
            zext_ln124_reg_340(14) <= '0';
            zext_ln124_reg_340(15) <= '0';
            zext_ln124_reg_340(16) <= '0';
            zext_ln124_reg_340(17) <= '0';
            zext_ln124_reg_340(18) <= '0';
            zext_ln124_reg_340(19) <= '0';
            zext_ln124_reg_340(20) <= '0';
            zext_ln124_reg_340(21) <= '0';
            zext_ln124_reg_340(22) <= '0';
            zext_ln124_reg_340(23) <= '0';
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                zext_ln124_reg_340(23 downto 0) <= zext_ln124_fu_195_p1(23 downto 0);
            end if; 
        end if;
    end process;


    zext_ln125_reg_345_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            zext_ln125_reg_345(0) <= '0';
            zext_ln125_reg_345(1) <= '0';
            zext_ln125_reg_345(2) <= '0';
            zext_ln125_reg_345(3) <= '0';
            zext_ln125_reg_345(4) <= '0';
            zext_ln125_reg_345(5) <= '0';
            zext_ln125_reg_345(6) <= '0';
            zext_ln125_reg_345(7) <= '0';
            zext_ln125_reg_345(8) <= '0';
            zext_ln125_reg_345(9) <= '0';
            zext_ln125_reg_345(10) <= '0';
            zext_ln125_reg_345(11) <= '0';
            zext_ln125_reg_345(12) <= '0';
            zext_ln125_reg_345(13) <= '0';
            zext_ln125_reg_345(14) <= '0';
            zext_ln125_reg_345(15) <= '0';
            zext_ln125_reg_345(16) <= '0';
            zext_ln125_reg_345(17) <= '0';
            zext_ln125_reg_345(18) <= '0';
            zext_ln125_reg_345(19) <= '0';
            zext_ln125_reg_345(20) <= '0';
            zext_ln125_reg_345(21) <= '0';
            zext_ln125_reg_345(22) <= '0';
            zext_ln125_reg_345(23) <= '0';
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                zext_ln125_reg_345(23 downto 0) <= zext_ln125_fu_199_p1(23 downto 0);
            end if; 
        end if;
    end process;

    zext_ln124_reg_340(43 downto 24) <= "00000000000000000000";
    zext_ln125_reg_345(43 downto 24) <= "00000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln113_fu_217_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, stream4_empty_n, stream5_full_n)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((stream5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((stream4_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, stream4_empty_n, stream5_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((stream5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((stream4_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, stream4_empty_n, stream5_full_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((stream5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((stream4_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, stream4_empty_n, stream5_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((stream5_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((stream4_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln113_fu_211_p2)
    begin
        if (((icmp_ln113_fu_211_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_100, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_100;
        end if; 
    end process;

    bypass_read_reg_335 <= bypass;
    clean_mag_1_fu_322_p3 <= 
        noisy_mag_reg_384 when (bypass(0) = '1') else 
        clean_mag_fu_315_p3;
    clean_mag_fu_315_p3 <= 
        subtracted_fu_300_p4 when (icmp_ln128_fu_310_p2(0) = '1') else 
        floor_val_reg_395;
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_address0 <= zext_ln113_fu_237_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_address0 <= zext_ln113_fu_237_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_address0 <= zext_ln113_fu_237_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_address0 <= zext_ln113_fu_237_p1(8 - 1 downto 0);
    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0 <= denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local;

    denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_stream_axis_ap_uint_64_0ul_0ul_0ul_unsigned_char_56_false_0_ap_ufixed_24_4_5_3_0_ap_ufixed_24_4_5_3_0_ap_uint_1_ap_uint_1_ap_uint_4_noise_spectrum_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln113_fu_211_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv11_400) else "0";
    icmp_ln128_fu_310_p2 <= "1" when (unsigned(subtracted_fu_300_p4) > unsigned(floor_val_reg_395)) else "0";
    lshr_ln_fu_227_p4 <= ap_sig_allocacmp_i_1(9 downto 2);
    mul_ln124_fu_187_p0 <= zext_ln124_1_fu_273_p1(24 - 1 downto 0);
    mul_ln124_fu_187_p1 <= zext_ln124_reg_340(24 - 1 downto 0);
    mul_ln125_fu_191_p0 <= zext_ln124_1_fu_273_p1(24 - 1 downto 0);
    mul_ln125_fu_191_p1 <= zext_ln125_reg_345(24 - 1 downto 0);
    noise_val_fu_250_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    shl_ln_fu_288_p3 <= (noisy_mag_reg_384 & ap_const_lv20_0);

    stream4_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, stream4_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            stream4_blk_n <= stream4_empty_n;
        else 
            stream4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream4_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            stream4_read <= ap_const_logic_1;
        else 
            stream4_read <= ap_const_logic_0;
        end if; 
    end process;


    stream5_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, stream5_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            stream5_blk_n <= stream5_full_n;
        else 
            stream5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream5_din <= clean_mag_1_reg_401;

    stream5_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            stream5_write <= ap_const_logic_1;
        else 
            stream5_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln124_fu_295_p2 <= std_logic_vector(unsigned(shl_ln_fu_288_p3) - unsigned(mul_ln124_reg_390));
    subtracted_fu_300_p4 <= sub_ln124_fu_295_p2(43 downto 20);
    trunc_ln113_fu_223_p1 <= ap_sig_allocacmp_i_1(2 - 1 downto 0);
    zext_ln113_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_227_p4),64));
    zext_ln124_1_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(noise_val_reg_379),44));
    zext_ln124_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(alpha),44));
    zext_ln125_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(beta),44));
end behav;
