// Seed: 537577817
module module_0;
  always id_1 <= (id_1);
  assign module_1.id_2 = 0;
  wire id_2, id_3;
  assign id_1 = -1;
  id_4(
      -1, -1, -1
  );
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    output uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output tri1 id_10
);
  initial id_6 = -1 ^ -1;
  module_0 modCall_1 ();
endmodule
