Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 21 18:10:29 2019
| Host         : YangZhen-Mac running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   250 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              82 |           33 |
| No           | Yes                   | No                     |              11 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+------------------------------+------------------+----------------+
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  SP/CNT11_reg[7]_LDC_i_1_n_0  |               | SP/CNT11_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[5]_LDC_i_1_n_0  |               | SP/CNT11_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               |                              |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                |               | SP/CNT11_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  SP/CNT11_reg[3]_LDC_i_1_n_0  |               | SP/CNT11_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  CLK1M_reg_n_0                | RST0_IBUF     | SP/CNT11_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  SP/CNT11_reg[10]_LDC_i_1_n_0 |               | SP/CNT11_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  SP/CNT11_reg[0]_LDC_i_1_n_0  |               | SP/CNT11_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[1]_LDC_i_1_n_0  |               | SP/CNT11_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[2]_LDC_i_1_n_0  |               | SP/CNT11_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[4]_LDC_i_1_n_0  |               | SP/CNT11_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[6]_LDC_i_1_n_0  |               | SP/CNT11_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  SP/SPK                       |               | SPK_KX_i_2_n_0               |                1 |              1 |
|  SP/CNT11_reg[8]_LDC_i_1_n_0  |               | SP/CNT11_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  SP/CNT11_reg[9]_LDC_i_1_n_0  |               | SP/CNT11_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  CLK_reg_n_0                  |               |                              |                1 |              5 |
|  CLK_reg_n_0                  |               | SPK_KX_i_2_n_0               |                4 |              8 |
|  CLK0_IBUF_BUFG               |               | SPK_KX_i_2_n_0               |               17 |             62 |
+-------------------------------+---------------+------------------------------+------------------+----------------+


