<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_tidbits_fsm_using_single_always.v</a>


module fsm_using_single_always (
	clock,
	reset,
	req_0,
	req_1,
	gnt_0,
	gnt_1
);
	input clock;
	input reset;
	input req_0;
	input req_1;
	output gnt_0;
	output gnt_1;
	wire clock;
	wire reset;
	wire req_0;
	wire req_1;
	reg gnt_0;
	reg gnt_1;
	parameter SIZE = 3;
	parameter IDLE = 3'b001;
	parameter GNT0 = 3'b010;
	parameter GNT1 = 3'b100;
	reg [(SIZE - 1):0] state;
	wire [(SIZE - 1):0] next_state;
	always @(posedge clock) begin : FSM
		if ((reset == 1'b1)) begin
			state <= #(1) IDLE;
			gnt_0 <= 0;
			gnt_1 <= 0;
		end
		else case (state)
			IDLE: if ((req_0 == 1'b1)) begin
				state <= #(1) GNT0;
				gnt_0 <= 1;
			end
			else if ((req_1 == 1'b1)) begin
				gnt_1 <= 1;
				state <= #(1) GNT1;
			end
			else begin
				state <= #(1) IDLE;
			end
			GNT0: if ((req_0 == 1'b1)) begin
				state <= #(1) GNT0;
			end
			else begin
				gnt_0 <= 0;
				state <= #(1) IDLE;
			end
			GNT1: if ((req_1 == 1'b1)) begin
				state <= #(1) GNT1;
			end
			else begin
				gnt_1 <= 0;
				state <= #(1) IDLE;
			end
			default: state <= #(1) IDLE;
		endcase
	end
endmodule


</pre>