`design__instance__stdcell__count`:  The the number of std cell instances in the design at that specific stage.
 82 * `timing__setup__wns`: The worst negative slack in the design.
 83 * `timing__setup__wns__clock:<clock_name>:path_group:<path_group_name>`:  The worst negative slack in the design for a specific clock and a spec    ific path group.
 84 * `route__wirelength__estimated`:  The estimated wirelength at that specific stage.
 85 * `power__switching__total`: The total switching power consumption.

