simVerilogNetlistFileList = '((("arm8_nn" "datapath") 
	("cds39/netlist" "cds39/map" "schematic")
    ) 
    (("arm8_nn" "alu") 
	("cds38/netlist" "cds38/map" "schematic")
    ) 
    (("arm8_nn" "condinv_8") 
	("cds37/netlist" "cds37/map" "schematic")
    ) 
    (("wordlib8" "inv_1x_8") 
	("cds36/netlist" "cds36/map" "schematic")
    ) 
    (("wordlib8" "adder_8") 
	("cds35/netlist" "cds35/map" "schematic")
    )
    (("muddlib11" "fulladder") 
	("cds34/netlist" "cds34/map" "cmos_sch")
    ) 
    (("wordlib8" "and2_1x_8") 
	("cds33/netlist" "cds33/map" "schematic")
    ) 
    (("muddlib11" "and2_1x") 
	("cds32/netlist" "cds32/map" "cmos_sch")
    ) 
    (("wordlib8" "or2_1x_8") 
	("cds31/netlist" "cds31/map" "schematic")
    ) 
    (("muddlib11" "or2_1x") 
	("cds30/netlist" "cds30/map" "cmos_sch")
    )
    (("muddlib11" "inv_1x") 
	("cds29/netlist" "cds29/map" "cmos_sch")
    ) 
    (("arm8_nn" "yzdetect_8") 
	("cds28/netlist" "cds28/map" "schematic")
    ) 
    (("muddlib11" "nand2_1x") 
	("cds27/netlist" "cds27/map" "cmos_sch")
    ) 
    (("muddlib11" "nor2_1x") 
	("cds26/netlist" "cds26/map" "cmos_sch")
    ) 
    (("wordlib8" "flopenr_1x_8") 
	("cds25/netlist" "cds25/map" "schematic")
    )
    (("muddlib11" "flopenr_dp_1x") 
	("cds24/netlist" "cds24/map" "cmos_sch")
    ) 
    (("wordlib8" "flop_1x_8") 
	("cds23/netlist" "cds23/map" "schematic")
    ) 
    (("muddlib11" "flop_dp_1x") 
	("cds22/netlist" "cds22/map" "cmos_sch")
    ) 
    (("wordlib8" "flopen_1x_8") 
	("cds21/netlist" "cds21/map" "schematic")
    ) 
    (("muddlib11" "clkinvbufdual_4x") 
	("cds20/netlist" "cds20/map" "schematic")
    )
    (("muddlib11" "clkinvbuf_4x") 
	("cds19/netlist" "cds19/map" "cmos_sch")
    ) 
    (("muddlib11" "flopen_dp_1x") 
	("cds18/netlist" "cds18/map" "cmos_sch")
    ) 
    (("wordlib8" "mux4_1x_8") 
	("cds17/netlist" "cds17/map" "schematic")
    ) 
    (("muddlib11" "mux4_dp_1x") 
	("cds16/netlist" "cds16/map" "cmos_sch")
    ) 
    (("wordlib8" "mux3_1x_8") 
	("cds15/netlist" "cds15/map" "schematic")
    )
    (("muddlib11" "mux3_dp_1x") 
	("cds14/netlist" "cds14/map" "cmos_sch")
    ) 
    (("arm8_nn" "mux2_1x_3") 
	("cds13/netlist" "cds13/map" "schematic")
    ) 
    (("arm8_nn" "extend") 
	("cds12/netlist" "cds12/map" "schematic")
    ) 
    (("arm8_nn" "regramarray_dp") 
	("cds11/netlist" "cds11/map" "schematic")
    ) 
    (("wordlib8" "mux2_1x_8") 
	("cds10/netlist" "cds10/map" "schematic")
    )
    (("muddlib11" "mux2_dp_1x") 
	("cds9/netlist" "cds9/map" "cmos_sch")
    ) 
    (("arm8_nn" "regramadrbuf") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("arm8_nn" "regramvector_dp") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("arm8_nn" "regram_8") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("arm8_nn" "regram_dp") 
	("cds5/netlist" "cds5/map" "cmos_sch")
    )
    (("arm8_nn" "regram_zipper") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("muddlib11" "nand5_1x") 
	("cds3/netlist" "cds3/map" "cmos_sch")
    ) 
    (("muddlib11" "invbuf_4x") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("muddlib11" "inv_4x") 
	("cds1/netlist" "cds1/map" "cmos_sch")
    ) 
    (("muddlib11" "nand3_1x") 
	("cds0/netlist" "cds0/map" "cmos_sch")
    )
)
simVerilogNetlistFileLibList = '("arm8_nn" "muddlib11" "wordlib8")
simVerilogNetlistFileCellList = '(
    ("muddlib11" 
	("nand3_1x" "inv_4x" "invbuf_4x" "nand5_1x" "mux2_dp_1x"
	    "mux3_dp_1x" "mux4_dp_1x" "flopen_dp_1x" "clkinvbuf_4x" "clkinvbufdual_4x"
	    "flop_dp_1x" "flopenr_dp_1x" "nor2_1x" "nand2_1x" "inv_1x"
	    "or2_1x" "and2_1x" "fulladder"
	)
    ) 
    ("arm8_nn" 
	("regram_zipper" "regram_dp" "regram_8" "regramvector_dp" "regramadrbuf"
	    "regramarray_dp" "extend" "mux2_1x_3" "yzdetect_8" "condinv_8"
	    "alu" "datapath"
	)
    ) 
    ("wordlib8" 
	("mux2_1x_8" "mux3_1x_8" "mux4_1x_8" "flopen_1x_8" "flop_1x_8"
	    "flopenr_1x_8" "or2_1x_8" "and2_1x_8" "adder_8" "inv_1x_8"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
