# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.1.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom source/usb_rcvr.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlftZtX4rE".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftZtX4rE
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
run 1400 ns
# ** Fatal: (vsim-3421) Value 0 for j is out of range 1 to 8.
#    Time: 1333760 ps  Iteration: 0  Process: /tb_usb_rcvr/line__92 File: source/tb_usb_rcvr.vhd
# Fatal error in Process line__92 at source/tb_usb_rcvr.vhd line 27
# 
# HDL call sequence:
# Stopped at source/tb_usb_rcvr.vhd 27 ForLoop loop
# called from  source/tb_usb_rcvr.vhd 101 Process line__92
# 
run 1400 ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at source/tb_usb_rcvr.vhd 27 ForLoop loop
# called from  source/tb_usb_rcvr.vhd 101 Process line__92
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(23): near "signal": expecting ';' or ')'
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(101): No feasible entries for subprogram "transmit".
# ** Error: source/tb_usb_rcvr.vhd(102): No feasible entries for subprogram "transmit".
# ** Error: source/tb_usb_rcvr.vhd(104): No feasible entries for subprogram "transmit".
# ** Error: source/tb_usb_rcvr.vhd(105): No feasible entries for subprogram "transmit".
# ** Error: source/tb_usb_rcvr.vhd(120): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlfthK0FlK".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthK0FlK
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 0 for j is out of range 1 to 8.
#    Time: 1333760 ps  Iteration: 0  Process: /tb_usb_rcvr/line__92 File: source/tb_usb_rcvr.vhd
# Fatal error in Process line__92 at source/tb_usb_rcvr.vhd line 27
# 
# HDL call sequence:
# Stopped at source/tb_usb_rcvr.vhd 27 ForLoop loop
# called from  source/tb_usb_rcvr.vhd 101 Process line__92
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlft2Sl9oM".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2Sl9oM
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlftziY8Ne".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftziY8Ne
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 8 for j is out of range 0 to 7.
#    Time: 83360 ps  Iteration: 0  Process: /tb_usb_rcvr/line__92 File: source/tb_usb_rcvr.vhd
# Fatal error in Process line__92 at source/tb_usb_rcvr.vhd line 27
# 
# HDL call sequence:
# Stopped at source/tb_usb_rcvr.vhd 27 ForLoop loop
# called from  source/tb_usb_rcvr.vhd 100 Process line__92
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 2
#           Attempting to use alternate WLF file "./wlftsBzuIE".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsBzuIE
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 0 for j is out of range 1 to 8.
#    Time: 1333760 ps  Iteration: 0  Process: /tb_usb_rcvr/line__92 File: source/tb_usb_rcvr.vhd
# Fatal error in Process line__92 at source/tb_usb_rcvr.vhd line 27
# 
# HDL call sequence:
# Stopped at source/tb_usb_rcvr.vhd 27 ForLoop loop
# called from  source/tb_usb_rcvr.vhd 101 Process line__92
# 
add wave sim:/tb_usb_rcvr/line__92/*
# Cannot log variable period. Process line__92 is currently executing a subprogram. 
# Cannot log variable data. Process line__92 is currently executing a subprogram. 
# Cannot log variable data_rate. Process line__92 is currently executing a subprogram. 
# Cannot log variable j. Process line__92 is currently executing a subprogram. 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(22): near "is": expecting "RETURN"
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/rcv_data'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/rcving_internal'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/rclk'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/wclk'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/rst_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/renable'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/wenable'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/empty'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_3/fifomap/full'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_6/state'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_6/nextstate'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_2/state'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_2/nextstate'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_1/tdata'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_0/state'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_0/nextstate'. 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/edgetest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_edge_detect
# -- Compiling architecture test of tb_edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# ** Error: (vcom-7) Failed to open design unit file "source/edge_detect.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/edgetest.txt line 4
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/edge_detect.vhd"
do source/edgetest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_edge_detect
# -- Compiling architecture test of tb_edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# vsim -coverage -i work.tb_edge_detect 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_edge_detect(test)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# ** Error: source/EDGE_DETECT.vhd(46): near "=": expecting "<=" or ":="
# ** Error: source/EDGE_DETECT.vhd(53): near "=": expecting "<=" or ":="
# ** Error: source/EDGE_DETECT.vhd(56): near "=": expecting "<=" or ":="
# ** Error: source/EDGE_DETECT.vhd(84): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 5
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/EDGE_DETECT.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# ** Error: source/EDGE_DETECT.vhd(53): near "=": expecting "<=" or ":="
# ** Error: source/EDGE_DETECT.vhd(56): near "=": expecting "<=" or ":="
# ** Error: source/EDGE_DETECT.vhd(84): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 5
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/EDGE_DETECT.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt.txt
# Cannot open macro file: source/mappedusb.txt.txt
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
add wave *
run 6400 ns
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
add wave sim:/tb_usb_rcvr/dut/u_3/*
add wave sim:/tb_usb_rcvr/dut/u_3/*
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt.txt
# Cannot open macro file: source/mappedusb.txt.txt
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# ** Error: source/RCU.vhd(40): near "=": expecting "<=" or ":="
# ** Error: source/RCU.vhd(49): near "end": expecting ';'
# ** Error: source/RCU.vhd(54): Illegal sequential statement.
# ** Error: source/RCU.vhd(191): near "behav": expecting "PROCESS"
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/RCU.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# ** Error: source/RCU.vhd(78): (vcom-1136) Unknown identifier "cnt".
# ** Error: source/RCU.vhd(78): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/RCU.vhd(79): (vcom-1136) Unknown identifier "cnt".
# ** Error: source/RCU.vhd(79): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: source/RCU.vhd(79): (vcom-1136) Unknown identifier "cnt".
# ** Error: source/RCU.vhd(95): (vcom-1136) Unknown identifier "cnt".
# ** Error: source/RCU.vhd(95): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/RCU.vhd(191): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/RCU.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# ** Error: source/RCU.vhd(41): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: source/RCU.vhd(46): Variable "cnt" is type std.standard.integer; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: source/RCU.vhd(48): Enumeration literal '1' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: source/RCU.vhd(82): No feasible entries for infix operator "=".
# ** Error: source/RCU.vhd(82): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/RCU.vhd(99): No feasible entries for infix operator "=".
# ** Error: source/RCU.vhd(99): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/RCU.vhd(195): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/RCU.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# ** Error: source/RCU.vhd(39): Signal "cnt" cannot be target of variable assignment statement.
# ** Error: source/RCU.vhd(43): Signal "cnt" cannot be target of variable assignment statement.
# ** Error: source/RCU.vhd(45): Signal "cnt" cannot be target of variable assignment statement.
# ** Error: source/RCU.vhd(190): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/RCU.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading osu_ami05.latch(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# ** Error: source/DECODE.vhd(33): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: source/DECODE.vhd(34): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: source/DECODE.vhd(35): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: source/DECODE.vhd(40): (vcom-1136) Unknown identifier "dplus".
# ** Error: source/DECODE.vhd(50): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 4
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/DECODE.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# ** Error: source/DECODE.vhd(40): (vcom-1136) Unknown identifier "dplus".
# ** Error: source/DECODE.vhd(50): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 4
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/DECODE.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/decTest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_decode
# -- Compiling architecture test of tb_decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# vsim -coverage -i work.tb_decode 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_decode(test)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
# window name "hteSearch" already exists in parent

do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
# ** Note: R_ERROR is correct
#    Time: 6585440 ps  Iteration: 0  Instance: /tb_usb_rcvr
# ** Error: R_ERROR is wrong
#    Time: 6585440 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx2(behavioral)#1
# ** Error: R_ERROR is wrong
#    Time: 6585440 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6585440 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: source/tb_usb_rcvr.vhd(88): (vopt-1270) Bad default binding for component instance "dut : usb_rcvr".
#  (Component port "r_data" is not on the entity.)
# ** Warning: [1] source/tb_usb_rcvr.vhd(88): (vopt-3473) Component instance "dut : usb_rcvr" is not bound.
# Optimization failed
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./source/mappedusb.txt PAUSED at line 5
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: Unrecognized dataset prefix: sim
# Error in macro ./source/mappedusb.txt line 7
# Unrecognized dataset prefix: sim
#     while executing
# "add wave sim:/tb_usb_rcvr/dut/u_1/*"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
coverage report -html -htmldir covhtmlreport -threshL 50 -threshH 90
# Report created in covhtmlreport/index.html
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
coverage report -html -htmldir covhtmlreport -threshL 50 -threshH 90
# Report created in covhtmlreport/index.html
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(102): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(107): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(111): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(113): near ";": syntax error
# ** Error: source/tb_usb_rcvr.vhd(115): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(118): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(129): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(131): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(133): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(134): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(135): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(136): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(139): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(143): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(147): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(151): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(155): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(159): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(163): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(167): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(171): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(175): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(179): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(183): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(187): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(191): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(195): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(199): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(203): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(209): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(214): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(218): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(220): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(222): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(226): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(229): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(232): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(235): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(239): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(240): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(244): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(248): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(252): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(256): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(260): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(262): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(263): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(274): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(276): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(278): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(279): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(280): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(281): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(285): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(289): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(293): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(297): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(301): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(305): near ".": syntax error
# ** Warning: [2] source/tb_usb_rcvr.vhd(320): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: source/tb_usb_rcvr.vhd(321): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(102): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(107): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(111): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(113): near ";": syntax error
# ** Error: source/tb_usb_rcvr.vhd(115): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(118): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(129): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(131): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(133): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(134): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(135): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(136): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(139): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(143): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(147): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(151): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(155): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(159): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(163): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(167): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(171): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(175): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(179): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(183): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(187): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(191): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(195): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(199): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(203): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(209): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(214): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(218): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(220): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(222): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(226): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(229): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(232): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(235): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(239): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(240): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(244): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(248): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(252): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(256): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(260): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(262): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(263): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(274): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(276): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(278): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(279): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(280): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(281): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(285): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(289): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(293): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(297): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(301): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(305): near ".": syntax error
# ** Warning: [2] source/tb_usb_rcvr.vhd(320): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: source/tb_usb_rcvr.vhd(321): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# ** Error: source/tb_usb_rcvr.vhd(129): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(131): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(133): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(134): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(135): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(136): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(139): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(143): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(147): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(151): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(155): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(159): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(163): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(167): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(171): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(175): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(179): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(183): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(187): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(191): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(195): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(199): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(203): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(209): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(214): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(218): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(220): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(222): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(226): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(229): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(232): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(235): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(239): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(240): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(244): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(248): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(252): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(256): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(260): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(262): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(263): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(274): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(276): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(278): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(279): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(280): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(281): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(285): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(289): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(293): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(297): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(301): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(305): near ".": syntax error
# ** Error: source/tb_usb_rcvr.vhd(321): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 11
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/tb_usb_rcvr.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
find drivers -source -time {807550 ps} -cause sim:/tb_usb_rcvr/clk
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
add wave sim:/tb_usb_rcvr/dut/u_0/statereg/*
restart
run 16400 ns
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
run 16400 ns
# ** Error: R_ERROR is wrong
#    Time: 21491290 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
vcom source/DSYNC.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] source/USB_RCVR.vhd(223): (vopt-3473) Component instance "u_7 : sync" is not bound.
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
add wave sim:/tb_usb_rcvr/dut/u_0/statereg/*
restart
run 16400 ns
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
add wave sim:/tb_usb_rcvr/dut/u_0/statereg/*
run 16400 ns
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
rm -rf work
vlib work
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
find drivers -source -time {317810 ps} -cause sim:/tb_usb_rcvr/dut/u_1/clk
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 8 is out of range 0 to 7.
#    Time: 781500 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 43
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 43 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
add wave sim:/tb_usb_rcvr/dut/line__234/*
# (vish-4014) No objects found matching 'sim:/tb_usb_rcvr/dut/line__234/*'.
add wave sim:/tb_usb_rcvr/dut/*
add wave sim:/tb_usb_rcvr/dut/*
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
add wave \
{sim:/tb_usb_rcvr/clk } 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
add wave sim:/tb_usb_rcvr/*
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 2365340 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_2/statelogic File: source/RCU.vhd
# Fatal error in Process statelogic at source/RCU.vhd line 47
# 
# HDL call sequence:
# Stopped at source/RCU.vhd 47 Process statelogic
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 1448380 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_2/statelogic File: source/RCU.vhd
# Fatal error in Process statelogic at source/RCU.vhd line 47
# 
# HDL call sequence:
# Stopped at source/RCU.vhd 47 Process statelogic
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 2198620 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_2/statelogic File: source/RCU.vhd
# Fatal error in Process statelogic at source/RCU.vhd line 50
# 
# HDL call sequence:
# Stopped at source/RCU.vhd 50 Process statelogic
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# ** Error: source/RCU.vhd(159): near "when": expecting "END"
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 7
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/RCU.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# ** Error: source/TIMER.vhd(38): Signal "cnt4" cannot be target of variable assignment statement.
# ** Error: source/TIMER.vhd(41): Signal "cnt4" cannot be target of variable assignment statement.
# ** Error: source/TIMER.vhd(43): Signal "cnt4" cannot be target of variable assignment statement.
# ** Error: source/TIMER.vhd(53): (vcom-1136) Unknown identifier "strobel".
# ** Error: source/TIMER.vhd(53): Expression is not a signal.
# ** Error: source/TIMER.vhd(53): (vcom-1136) Unknown identifier "strobeh".
# ** Error: source/TIMER.vhd(53): Expression is not a signal.
# ** Error: source/TIMER.vhd(71): (vcom-1136) Unknown identifier "ct4".
# ** Error: source/TIMER.vhd(71): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/TIMER.vhd(84): (vcom-1136) Unknown identifier "ct4".
# ** Error: source/TIMER.vhd(84): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/TIMER.vhd(116): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 8
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/TIMER.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# ** Error: source/TIMER.vhd(71): (vcom-1136) Unknown identifier "ct4".
# ** Error: source/TIMER.vhd(71): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/TIMER.vhd(84): (vcom-1136) Unknown identifier "ct4".
# ** Error: source/TIMER.vhd(84): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/TIMER.vhd(116): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 8
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/TIMER.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: (vish-4014) No objects found matching 'sim:/tb_usb_rcvr/dut/u_0/statereg/*'.
# Error in macro ./source/usbtest.txt line 26
# (vish-4014) No objects found matching 'sim:/tb_usb_rcvr/dut/u_0/statereg/*'.
#     while executing
# "add wave sim:/tb_usb_rcvr/dut/u_0/statereg/*"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 8 is out of range 0 to 7.
#    Time: 750240 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 43
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 43 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 760660 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 43
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 43 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 302180 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 38
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 38 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 333440 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 38
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 38 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 791920 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 41
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 41 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 791920 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 41
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 41 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3421) Value 9 is out of range 0 to 8.
#    Time: 802340 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_0/statereg File: source/TIMER.vhd
# Fatal error in Process statereg at source/TIMER.vhd line 41
# 
# HDL call sequence:
# Stopped at source/TIMER.vhd 41 Process statereg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
find drivers -source -time {2407020 ps} -cause sim:/tb_usb_rcvr/dut/shift_enable
do source/mappedusb.txt.txt
# Cannot open macro file: source/mappedusb.txt.txt
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
find drivers -source -time {5688010 ps} -cause sim:/tb_usb_rcvr/dut/r_data
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
find drivers -source -time {2667680 ps} -cause sim:/tb_usb_rcvr/dut/u_2/rst_n
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# ** Error: source/SHIFT_REG.vhd(31): (vcom-1136) Unknown identifier "rst".
# ** Error: source/SHIFT_REG.vhd(31): Expression is not a signal.
# ** Warning: [14] source/SHIFT_REG.vhd(34): (vcom-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
# ** Warning: [14] source/SHIFT_REG.vhd(34): (vcom-1272) Length of expected is 8; length of actual is 10.
# ** Error: source/SHIFT_REG.vhd(48): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 10
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/SHIFT_REG.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# ** Warning: [14] source/SHIFT_REG.vhd(34): (vcom-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
# ** Warning: [14] source/SHIFT_REG.vhd(34): (vcom-1272) Length of expected is 8; length of actual is 10.
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [14] source/SHIFT_REG.vhd(34): (vopt-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Fatal: (vsim-3738) (vopt-1167) Index value -2 is out of std.standard.natural range 0 to 2147483647.
#    Time: 0 ps  Iteration: 1  Process: /tb_usb_rcvr/dut/u_1/reg File: source/SHIFT_REG.vhd
# Fatal error in Process reg at source/SHIFT_REG.vhd line 34
# 
# HDL call sequence:
# Stopped at source/SHIFT_REG.vhd 34 Process reg
# 
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# ** Error: source/TIMER.vhd(108): Case statement covers only 1 out of 4 cases.
# ** Error: source/TIMER.vhd(118): VHDL Compiler exiting
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 8
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/TIMER.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
find drivers -source -time {2678530 ps} -cause sim:/tb_usb_rcvr/dut/u_1/rcv_data
find drivers -source -time {2678530 ps} -cause sim:/tb_usb_rcvr/dut/u_1/rcv_data
find drivers -source -time {2678530 ps} -root sim:/tb_usb_rcvr/dut/u_1/rcv_data
#  source/tb_usb_rcvr.vhd 30 [address 2b6ef685f42e] ForLoop loop
# called from  source/tb_usb_rcvr.vhd 129 [address 2b6ef686009a] Process line__94
#  
# Optimization canceled
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.mux2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.or2x1(behavioral)#1
# Loading osu_ami05.and2x1(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.or2x2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.or2x2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.or2x2(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_7/*'.
# Error in macro ./source/usbtest.txt line 23
# (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_7/*'.
#     while executing
# "add wave sim:/tb_usb_rcvr/dut/u_7/*"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_7/*'.
# Error in macro ./source/usbtest.txt line 23
# (vish-4014) No objects found matching '/tb_usb_rcvr/dut/u_7/*'.
#     while executing
# "add wave sim:/tb_usb_rcvr/dut/u_7/*"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
find drivers -source -time {154860 ps} -cause sim:/tb_usb_rcvr/rst_n
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.or2x2(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
# Loading osu_ami05.or2x2(behavioral)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
# ** Error: R_ERROR is wrong
#    Time: 6799070 ps  Iteration: 0  Instance: /tb_usb_rcvr
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# ** Error: source/TIMER.vhd(107): near "if": expecting "CASE"
# ** Error: /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
# Error in macro ./source/usbtest.txt line 8
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
#     while executing
# "vcom source/TIMER.vhd"
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/usbtest.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity usb_rcvr
# -- Compiling architecture struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behav of decode
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity edge_detect
# -- Compiling architecture behav of edge_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity eop_detect
# -- Compiling architecture dflow of eop_detect
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcu
# -- Compiling architecture behav of rcu
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity timer
# -- Compiling architecture behav of timer
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture behav of shift_reg
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture behav of sync
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tb_usb_rcvr(test)#1
# Loading ieee.std_logic_unsigned(body)
# Loading ece337_ip.fifo(rtl)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
do source/mappedusb.txt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_usb_rcvr
# -- Loading package conv_pack_usb_rcvr
# -- Compiling entity read_ptr
# -- Compiling architecture syn_rtl of read_ptr
# -- Compiling entity write_ptr
# -- Compiling architecture syn_rtl of write_ptr
# -- Compiling entity read_fifo_ctrl
# -- Compiling architecture syn_rtl of read_fifo_ctrl
# -- Compiling entity write_fifo_ctrl
# -- Compiling architecture syn_rtl of write_fifo_ctrl
# -- Compiling entity fiforam
# -- Compiling architecture syn_rtl of fiforam
# -- Compiling entity fifo
# -- Compiling architecture syn_rtl of fifo
# -- Compiling entity timer
# -- Compiling architecture syn_behav of timer
# -- Compiling entity shift_reg
# -- Compiling architecture syn_behav of shift_reg
# -- Compiling entity rcu
# -- Compiling architecture syn_behav of rcu
# -- Compiling entity eop_detect
# -- Compiling architecture syn_dflow of eop_detect
# -- Compiling entity edge_detect
# -- Compiling architecture syn_behav of edge_detect
# -- Compiling entity decode
# -- Compiling architecture syn_behav of decode
# -- Compiling entity rcv_fifo
# -- Compiling architecture syn_porting of rcv_fifo
# -- Compiling entity usb_rcvr
# -- Compiling architecture syn_struct of usb_rcvr
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_usb_rcvr
# -- Compiling architecture test of tb_usb_rcvr
# vsim -coverage -i work.tb_usb_rcvr 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg34/ece337/Lab6/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_usb_rcvr
# Loading work.tb_usb_rcvr(test)#1
# Loading work.rcv_fifo(syn_porting)#1
# Loading work.fiforam(syn_rtl)#1
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading osu_ami05.prim(body)
# Loading osu_ami05.dffposx1(behavioral)#1
# Loading osu_ami05.invx2(behavioral)#1
# Loading osu_ami05.nand3x1(behavioral)#1
# Loading osu_ami05.nor2x1(behavioral)#1
# Loading osu_ami05.oai22x1(behavioral)#1
# Loading osu_ami05.aoi22x1(behavioral)#1
# Loading osu_ami05.aoi21x1(behavioral)#1
# Loading osu_ami05.oai21x1(behavioral)#1
# Loading osu_ami05.nand2x1(behavioral)#1
# Loading work.write_fifo_ctrl(syn_rtl)#1
# Loading work.write_ptr(syn_rtl)#1
# Loading osu_ami05.dffsr(behavioral)#1
# Loading osu_ami05.xor2x1(behavioral)#1
# Loading osu_ami05.xnor2x1(behavioral)#1
# Loading work.read_fifo_ctrl(syn_rtl)#1
# Loading work.read_ptr(syn_rtl)#1
# Loading work.rcu(syn_behav)#1
# Loading osu_ami05.and2x2(behavioral)#1
# Loading osu_ami05.bufx2(behavioral)#1
# Loading work.shift_reg(syn_behav)#1
# Loading osu_ami05.invx1(behavioral)#1
