// Seed: 2555219472
module module_0 (
    output id_0,
    input reg id_1,
    input reg id_2,
    output id_3,
    output id_4
);
  initial begin
    id_4 = 1'b0;
    id_4 <= id_2;
    id_3 = id_2;
    wait (id_2);
    id_0 <= id_1;
    id_0 <= (id_2);
    SystemTFIdentifier;
    if (1) id_0 <= id_2;
  end
endmodule
