// Seed: 3677821618
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23;
  always @(*) begin
    id_19 = id_23 - id_6;
  end
  always @(negedge id_21) id_2 <= 1;
endmodule
