// Seed: 858121122
`define pp_13 0
`define pp_14 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input id_13;
  inout id_12;
  output id_11;
  input id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(posedge 1) begin
    #1 id_4 = id_10;
  end
endmodule
`default_nettype wire
module module_1 ();
  type_17 id_13 (
      .id_0(id_14),
      .id_1(id_8)
  );
  initial begin
    id_3 <= 1'b0;
    id_2 <= "";
    id_13 = id_8[1];
    id_11 = 1 ? 1 : (id_5);
    id_14 = id_9;
  end
  logic id_15;
  logic id_16;
endmodule
