###############################################################
#  Generated by:      Cadence Tempus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cn88.it.auth.gr)
#  Generated on:      Wed Nov 26 01:08:06 2025
#  Design:            I2CAndMemory
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Removal Check with Pin mem_inst/DAC_out_reg[16][6]/C 
Endpoint:   mem_inst/DAC_out_reg[16][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.257
  Arrival Time                  0.547
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.545    0.256  
      mem_inst/DAC_out_reg[16][6]  RN ^     DFRRQHDX1  0.002  0.547    0.257  
      -------------------------------------------------------------------------
Path 2: MET Removal Check with Pin mem_inst/registers_reg[22][2]/C 
Endpoint:   mem_inst/registers_reg[22][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.257
  Arrival Time                  0.547
  Slack Time                    0.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                       Arc      Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                              rst_n ^  -          -      0.545    0.255  
      mem_inst/registers_reg[22][2]  RN ^     DFRRQHDX1  0.002  0.547    0.257  
      ---------------------------------------------------------------------------
Path 3: MET Removal Check with Pin mem_inst/DAC_out_reg[26][1]/C 
Endpoint:   mem_inst/DAC_out_reg[26][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.189
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.260
  Arrival Time                  0.551
  Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.545    0.254  
      mem_inst/DAC_out_reg[26][1]  RN ^     DFRRQHDX1  0.006  0.551    0.260  
      -------------------------------------------------------------------------
Path 4: MET Removal Check with Pin mem_inst/DAC_out_reg[16][7]/C 
Endpoint:   mem_inst/DAC_out_reg[16][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.255
  Arrival Time                  0.547
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.545    0.254  
      mem_inst/DAC_out_reg[16][7]  RN ^     DFRRQHDX1  0.002  0.547    0.255  
      -------------------------------------------------------------------------
Path 5: MET Removal Check with Pin mem_inst/DAC_out_reg[19][1]/C 
Endpoint:   mem_inst/DAC_out_reg[19][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.253
  Arrival Time                  0.547
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.545    0.252  
      mem_inst/DAC_out_reg[19][1]  RN ^     DFRRQHDX1  0.001  0.547    0.253  
      -------------------------------------------------------------------------
Path 6: MET Removal Check with Pin mem_inst/DAC_out_reg[19][7]/C 
Endpoint:   mem_inst/DAC_out_reg[19][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                      -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.253
  Arrival Time                  0.547
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                     Arc      Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                            rst_n ^  -          -      0.545    0.252  
      mem_inst/DAC_out_reg[19][7]  RN ^     DFRRQHDX1  0.001  0.547    0.253  
      -------------------------------------------------------------------------
Path 7: MET Removal Check with Pin i2c_inst/sda_out_reg297/C 
Endpoint:   i2c_inst/sda_out_reg297/SN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                      (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.189
+ Removal                       0.300
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.569
  Arrival Time                  1.480
  Slack Time                    0.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------
      Instance                 Arc         Cell       Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                        rst_n ^     -          -      0.545    -0.366  
      FE_OFC6_rst_n            A ^ -> Q ^  BUHDX1     0.929  1.475    0.563  
      i2c_inst/sda_out_reg297  SN ^        DFRSQHDX1  0.006  1.480    0.569  
      ------------------------------------------------------------------------
Path 8: MET Removal Check with Pin mem_inst/DAC_out_reg[7][2]/C 
Endpoint:   mem_inst/DAC_out_reg[7][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.287
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.263  
      mem_inst/DAC_out_reg[7][2]  RN ^        DFRRQHDX1  0.002  1.287    0.265  
      ---------------------------------------------------------------------------
Path 9: MET Removal Check with Pin mem_inst/registers_reg[27][4]/C 
Endpoint:   mem_inst/registers_reg[27][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.286
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.263  
      mem_inst/registers_reg[27][4]  RN ^        DFRRQHDX1  0.001  1.286    0.264  
      ------------------------------------------------------------------------------
Path 10: MET Removal Check with Pin mem_inst/registers_reg[13][5]/C 
Endpoint:   mem_inst/registers_reg[13][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.287
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.263  
      mem_inst/registers_reg[13][5]  RN ^        DFRRQHDX1  0.002  1.287    0.265  
      ------------------------------------------------------------------------------
Path 11: MET Removal Check with Pin mem_inst/registers_reg[13][4]/C 
Endpoint:   mem_inst/registers_reg[13][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.287
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.263  
      mem_inst/registers_reg[13][4]  RN ^        DFRRQHDX1  0.002  1.287    0.264  
      ------------------------------------------------------------------------------
Path 12: MET Removal Check with Pin mem_inst/registers_reg[14][2]/C 
Endpoint:   mem_inst/registers_reg[14][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.287
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.262  
      mem_inst/registers_reg[14][2]  RN ^        DFRRQHDX1  0.002  1.287    0.264  
      ------------------------------------------------------------------------------
Path 13: MET Removal Check with Pin mem_inst/DAC_out_reg[21][7]/C 
Endpoint:   mem_inst/DAC_out_reg[21][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.287
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     0.739  1.285    0.262  
      mem_inst/DAC_out_reg[21][7]  RN ^        DFRRQHDX1  0.002  1.287    0.264  
      ----------------------------------------------------------------------------
Path 14: MET Removal Check with Pin mem_inst/DAC_out_reg[7][4]/C 
Endpoint:   mem_inst/DAC_out_reg[7][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.263
  Arrival Time                  1.286
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.262  
      mem_inst/DAC_out_reg[7][4]  RN ^        DFRRQHDX1  0.001  1.286    0.263  
      ---------------------------------------------------------------------------
Path 15: MET Removal Check with Pin mem_inst/registers_reg[14][6]/C 
Endpoint:   mem_inst/registers_reg[14][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.287
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.262  
      mem_inst/registers_reg[14][6]  RN ^        DFRRQHDX1  0.002  1.287    0.264  
      ------------------------------------------------------------------------------
Path 16: MET Removal Check with Pin mem_inst/registers_reg[13][6]/C 
Endpoint:   mem_inst/registers_reg[13][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.263
  Arrival Time                  1.286
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.477  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.262  
      mem_inst/registers_reg[13][6]  RN ^        DFRRQHDX1  0.001  1.286    0.263  
      ------------------------------------------------------------------------------
Path 17: MET Removal Check with Pin mem_inst/DAC_out_reg[8][2]/C 
Endpoint:   mem_inst/DAC_out_reg[8][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[8][2]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ---------------------------------------------------------------------------
Path 18: MET Removal Check with Pin mem_inst/registers_reg[14][1]/C 
Endpoint:   mem_inst/registers_reg[14][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[14][1]  RN ^        DFRRQHDX1  0.003  1.288    0.265  
      ------------------------------------------------------------------------------
Path 19: MET Removal Check with Pin mem_inst/DAC_out_reg[8][5]/C 
Endpoint:   mem_inst/DAC_out_reg[8][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[8][5]  RN ^        DFRRQHDX1  0.003  1.288    0.265  
      ---------------------------------------------------------------------------
Path 20: MET Removal Check with Pin mem_inst/DAC_out_reg[8][7]/C 
Endpoint:   mem_inst/DAC_out_reg[8][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[8][7]  RN ^        DFRRQHDX1  0.003  1.288    0.265  
      ---------------------------------------------------------------------------
Path 21: MET Removal Check with Pin mem_inst/DAC_out_reg[8][4]/C 
Endpoint:   mem_inst/DAC_out_reg[8][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.289
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[8][4]  RN ^        DFRRQHDX1  0.004  1.289    0.265  
      ---------------------------------------------------------------------------
Path 22: MET Removal Check with Pin mem_inst/registers_reg[14][0]/C 
Endpoint:   mem_inst/registers_reg[14][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[14][0]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ------------------------------------------------------------------------------
Path 23: MET Removal Check with Pin mem_inst/DAC_out_reg[8][6]/C 
Endpoint:   mem_inst/DAC_out_reg[8][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[8][6]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ---------------------------------------------------------------------------
Path 24: MET Removal Check with Pin mem_inst/registers_reg[14][7]/C 
Endpoint:   mem_inst/registers_reg[14][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[14][7]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ------------------------------------------------------------------------------
Path 25: MET Removal Check with Pin mem_inst/registers_reg[14][4]/C 
Endpoint:   mem_inst/registers_reg[14][4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.478  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[14][4]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ------------------------------------------------------------------------------
Path 26: MET Removal Check with Pin mem_inst/registers_reg[14][5]/C 
Endpoint:   mem_inst/registers_reg[14][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[14][5]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ------------------------------------------------------------------------------
Path 27: MET Removal Check with Pin mem_inst/DAC_out_reg[7][6]/C 
Endpoint:   mem_inst/DAC_out_reg[7][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.181
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.263
  Arrival Time                  1.287
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[7][6]  RN ^        DFRRQHDX1  0.002  1.287    0.263  
      ---------------------------------------------------------------------------
Path 28: MET Removal Check with Pin mem_inst/registers_reg[13][7]/C 
Endpoint:   mem_inst/registers_reg[13][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.263
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[13][7]  RN ^        DFRRQHDX1  0.003  1.288    0.263  
      ------------------------------------------------------------------------------
Path 29: MET Removal Check with Pin mem_inst/DAC_out_reg[7][7]/C 
Endpoint:   mem_inst/DAC_out_reg[7][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.182
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.288
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[7][7]  RN ^        DFRRQHDX1  0.003  1.288    0.264  
      ---------------------------------------------------------------------------
Path 30: MET Removal Check with Pin mem_inst/registers_reg[6][5]/C 
Endpoint:   mem_inst/registers_reg[6][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.289
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[6][5]  RN ^        DFRRQHDX1  0.004  1.289    0.265  
      -----------------------------------------------------------------------------
Path 31: MET Removal Check with Pin mem_inst/DAC_out_reg[0][5]/C 
Endpoint:   mem_inst/DAC_out_reg[0][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.265
  Arrival Time                  1.289
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/DAC_out_reg[0][5]  RN ^        DFRRQHDX1  0.004  1.289    0.265  
      ---------------------------------------------------------------------------
Path 32: MET Removal Check with Pin mem_inst/registers_reg[6][1]/C 
Endpoint:   mem_inst/registers_reg[6][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.264
  Arrival Time                  1.289
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[6][1]  RN ^        DFRRQHDX1  0.004  1.289    0.264  
      -----------------------------------------------------------------------------
Path 33: MET Removal Check with Pin mem_inst/registers_reg[13][2]/C 
Endpoint:   mem_inst/registers_reg[13][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.261
  Arrival Time                  1.286
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.261  
      mem_inst/registers_reg[13][2]  RN ^        DFRRQHDX1  0.001  1.286    0.261  
      ------------------------------------------------------------------------------
Path 34: MET Removal Check with Pin mem_inst/DAC_out_reg[21][2]/C 
Endpoint:   mem_inst/DAC_out_reg[21][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.262
  Arrival Time                  1.286
  Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.545    -0.479  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     0.739  1.285    0.260  
      mem_inst/DAC_out_reg[21][2]  RN ^        DFRRQHDX1  0.001  1.286    0.262  
      ----------------------------------------------------------------------------
Path 35: MET Removal Check with Pin mem_inst/DAC_out_reg[21][6]/C 
Endpoint:   mem_inst/DAC_out_reg[21][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.262
  Arrival Time                  1.287
  Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.545    -0.480  
      mem_inst/FE_OFC3_rst_n       A ^ -> Q ^  BUHDX2     0.739  1.285    0.260  
      mem_inst/DAC_out_reg[21][6]  RN ^        DFRRQHDX1  0.002  1.287    0.262  
      ----------------------------------------------------------------------------
Path 36: MET Removal Check with Pin mem_inst/registers_reg[27][6]/C 
Endpoint:   mem_inst/registers_reg[27][6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.260
  Arrival Time                  1.286
  Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.480  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.259  
      mem_inst/registers_reg[27][6]  RN ^        DFRRQHDX1  0.001  1.286    0.260  
      ------------------------------------------------------------------------------
Path 37: MET Removal Check with Pin mem_inst/registers_reg[27][2]/C 
Endpoint:   mem_inst/registers_reg[27][2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.260
  Arrival Time                  1.286
  Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.480  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.259  
      mem_inst/registers_reg[27][2]  RN ^        DFRRQHDX1  0.001  1.286    0.260  
      ------------------------------------------------------------------------------
Path 38: MET Removal Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.181
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.263
  Arrival Time                  1.289
  Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.545    -0.481  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     0.739  1.285    0.259  
      mem_inst/registers_reg[5][5]  RN ^        DFRRQHDX1  0.004  1.289    0.263  
      -----------------------------------------------------------------------------
Path 39: MET Removal Check with Pin mem_inst/registers_reg[27][7]/C 
Endpoint:   mem_inst/registers_reg[27][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.260
  Arrival Time                  1.287
  Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.481  
      mem_inst/FE_OFC3_rst_n         A ^ -> Q ^  BUHDX2     0.739  1.285    0.259  
      mem_inst/registers_reg[27][7]  RN ^        DFRRQHDX1  0.002  1.287    0.260  
      ------------------------------------------------------------------------------
Path 40: MET Removal Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                           (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.262
  Arrival Time                  1.289
  Slack Time                    1.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -----------------------------------------------------------------------------
      Instance                      Arc         Cell       Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      -                             rst_n ^     -          -      0.545    -0.482  
      mem_inst/FE_OFC3_rst_n        A ^ -> Q ^  BUHDX2     0.739  1.285    0.258  
      mem_inst/registers_reg[5][1]  RN ^        DFRRQHDX1  0.004  1.289    0.262  
      -----------------------------------------------------------------------------
Path 41: MET Removal Check with Pin mem_inst/DAC_out_reg[0][0]/C 
Endpoint:   mem_inst/DAC_out_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.178
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.260
  Arrival Time                  1.289
  Slack Time                    1.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.483  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.256  
      mem_inst/DAC_out_reg[0][0]  RN ^        DFRRQHDX1  0.004  1.289    0.260  
      ---------------------------------------------------------------------------
Path 42: MET Removal Check with Pin mem_inst/DAC_out_reg[0][1]/C 
Endpoint:   mem_inst/DAC_out_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                         (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.177
+ Removal                       0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.259
  Arrival Time                  1.289
  Slack Time                    1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ---------------------------------------------------------------------------
      Instance                    Arc         Cell       Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      -                           rst_n ^     -          -      0.545    -0.484  
      mem_inst/FE_OFC3_rst_n      A ^ -> Q ^  BUHDX2     0.739  1.285    0.255  
      mem_inst/DAC_out_reg[0][1]  RN ^        DFRRQHDX1  0.004  1.289    0.259  
      ---------------------------------------------------------------------------
Path 43: MET Removal Check with Pin mem_inst/registers_reg[34][1]/C 
Endpoint:   mem_inst/registers_reg[34][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  1.302
  Slack Time                    1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.487  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     0.755  1.301    0.268  
      mem_inst/registers_reg[34][1]  RN ^        DFRRQHDX1  0.001  1.302    0.269  
      ------------------------------------------------------------------------------
Path 44: MET Removal Check with Pin mem_inst/Data_out_reg[6]/C 
Endpoint:   mem_inst/Data_out_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  1.303
  Slack Time                    1.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.545    -0.489  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/Data_out_reg[6]  RN ^        DFRRQHDX1  0.003  1.303    0.269  
      -------------------------------------------------------------------------
Path 45: MET Removal Check with Pin mem_inst/registers_reg[33][0]/C 
Endpoint:   mem_inst/registers_reg[33][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  1.303
  Slack Time                    1.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.489  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/registers_reg[33][0]  RN ^        DFRRQHDX1  0.003  1.303    0.269  
      ------------------------------------------------------------------------------
Path 46: MET Removal Check with Pin mem_inst/Data_out_reg[1]/C 
Endpoint:   mem_inst/Data_out_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.184
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  1.302
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.545    -0.489  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/Data_out_reg[1]  RN ^        DFRRQHDX1  0.001  1.302    0.268  
      -------------------------------------------------------------------------
Path 47: MET Removal Check with Pin mem_inst/DAC_out_reg[28][0]/C 
Endpoint:   mem_inst/DAC_out_reg[28][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                          (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.184
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  1.302
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ----------------------------------------------------------------------------
      Instance                     Arc         Cell       Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      -                            rst_n ^     -          -      0.545    -0.489  
      mem_inst/FE_OFC7_rst_n       A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/DAC_out_reg[28][0]  RN ^        DFRRQHDX1  0.001  1.302    0.268  
      ----------------------------------------------------------------------------
Path 48: MET Removal Check with Pin mem_inst/registers_reg[36][5]/C 
Endpoint:   mem_inst/registers_reg[36][5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.184
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  1.302
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.489  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/registers_reg[36][5]  RN ^        DFRRQHDX1  0.001  1.302    0.268  
      ------------------------------------------------------------------------------
Path 49: MET Removal Check with Pin mem_inst/Data_out_reg[0]/C 
Endpoint:   mem_inst/Data_out_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                       (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.184
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  1.303
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         rst_n ^     -          -      0.545    -0.490  
      mem_inst/FE_OFC7_rst_n    A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/Data_out_reg[0]  RN ^        DFRRQHDX1  0.002  1.303    0.268  
      -------------------------------------------------------------------------
Path 50: MET Removal Check with Pin mem_inst/registers_reg[34][7]/C 
Endpoint:   mem_inst/registers_reg[34][7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: rst_n                            (^) triggered by  leading edge of 'clk'
Path Groups: {async_default}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Removal                       0.004
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.270
  Arrival Time                  1.305
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.045
     = Beginpoint Arrival Time            0.545
      ------------------------------------------------------------------------------
      Instance                       Arc         Cell       Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                              rst_n ^     -          -      0.545    -0.490  
      mem_inst/FE_OFC7_rst_n         A ^ -> Q ^  BUHDX2     0.755  1.301    0.266  
      mem_inst/registers_reg[34][7]  RN ^        DFRRQHDX1  0.004  1.305    0.270  
      ------------------------------------------------------------------------------
Path 1: MET Hold Check with Pin i2c_inst/scl_sync_reg[0]/C 
Endpoint:   i2c_inst/scl_sync_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: SCL                        (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.566
  Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.003
     = Beginpoint Arrival Time            0.503
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      -                         SCL ^       -          -      0.503    0.211  
      i2c_inst/FE_PHC12_SCL     A ^ -> Q ^  BUHDX1     0.063  0.566    0.274  
      i2c_inst/scl_sync_reg[0]  D ^         DFRRQHDX1  0.000  0.566    0.274  
      -------------------------------------------------------------------------
Path 2: MET Hold Check with Pin mem_inst/registers_reg[3][4]/C 
Endpoint:   mem_inst/registers_reg[3][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.600
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][4] ^  -          -      0.504    0.175  
      mem_inst/g24602__1617         E ^ -> Q ^      AO222HDX0  0.096  0.600    0.271  
      mem_inst/registers_reg[3][4]  D ^             DFRRQHDX1  0.000  0.600    0.271  
      ---------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin mem_inst/registers_reg[3][0]/C 
Endpoint:   mem_inst/registers_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.273
  Arrival Time                  0.604
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][0] ^  -          -      0.505    0.175  
      mem_inst/g24595__5107         E ^ -> Q ^      AO222HDX0  0.098  0.604    0.273  
      mem_inst/registers_reg[3][0]  D ^             DFRRQHDX1  0.000  0.604    0.273  
      ---------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin mem_inst/registers_reg[4][6]/C 
Endpoint:   mem_inst/registers_reg[4][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.602
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][6] ^  -          -      0.504    0.173  
      mem_inst/g24406__5115         E ^ -> Q ^      AO222HDX0  0.098  0.602    0.271  
      mem_inst/registers_reg[4][6]  D ^             DFRRQHDX1  0.000  0.602    0.271  
      ---------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin mem_inst/registers_reg[4][5]/C 
Endpoint:   mem_inst/registers_reg[4][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.607
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][5] ^  -          -      0.505    0.170  
      mem_inst/g24405__1881         E ^ -> Q ^      AO222HDX0  0.102  0.607    0.271  
      mem_inst/registers_reg[4][5]  D ^             DFRRQHDX1  0.000  0.607    0.271  
      ---------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin mem_inst/registers_reg[3][1]/C 
Endpoint:   mem_inst/registers_reg[3][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.607
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][1] ^  -          -      0.505    0.169  
      mem_inst/g24596__6260         E ^ -> Q ^      AO222HDX0  0.102  0.607    0.271  
      mem_inst/registers_reg[3][1]  D ^             DFRRQHDX1  0.000  0.607    0.271  
      ---------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin mem_inst/registers_reg[4][7]/C 
Endpoint:   mem_inst/registers_reg[4][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.607
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][7] ^  -          -      0.505    0.169  
      mem_inst/g24407__7482         E ^ -> Q ^      AO222HDX0  0.102  0.607    0.271  
      mem_inst/registers_reg[4][7]  D ^             DFRRQHDX1  0.000  0.607    0.271  
      ---------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin mem_inst/registers_reg[5][7]/C 
Endpoint:   mem_inst/registers_reg[5][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.184
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.609
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][7] ^  -          -      0.505    0.168  
      mem_inst/g24415__7410         E ^ -> Q ^      AO222HDX0  0.104  0.609    0.272  
      mem_inst/registers_reg[5][7]  D ^             DFRRQHDX1  0.000  0.609    0.272  
      ---------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin mem_inst/registers_reg[4][3]/C 
Endpoint:   mem_inst/registers_reg[4][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.610
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][3] ^  -          -      0.504    0.167  
      mem_inst/g24403__7098         E ^ -> Q ^      AO222HDX0  0.106  0.610    0.274  
      mem_inst/registers_reg[4][3]  D ^             DFRRQHDX1  0.000  0.610    0.274  
      ---------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin mem_inst/registers_reg[5][5]/C 
Endpoint:   mem_inst/registers_reg[5][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  0.607
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][5] ^  -          -      0.506    0.168  
      mem_inst/g24413__2346         E ^ -> Q ^      AO222HDX0  0.102  0.607    0.269  
      mem_inst/registers_reg[5][5]  D ^             DFRRQHDX1  0.000  0.607    0.269  
      ---------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin mem_inst/registers_reg[5][2]/C 
Endpoint:   mem_inst/registers_reg[5][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.607
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][2] ^  -          -      0.504    0.165  
      mem_inst/g24410__9315         E ^ -> Q ^      AO222HDX0  0.103  0.607    0.268  
      mem_inst/registers_reg[5][2]  D ^             DFRRQHDX1  0.000  0.607    0.268  
      ---------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin mem_inst/registers_reg[4][0]/C 
Endpoint:   mem_inst/registers_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.273
  Arrival Time                  0.613
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][0] ^  -          -      0.505    0.165  
      mem_inst/g24400__1705         E ^ -> Q ^      AO222HDX0  0.108  0.613    0.273  
      mem_inst/registers_reg[4][0]  D ^             DFRRQHDX1  0.000  0.613    0.273  
      ---------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin mem_inst/registers_reg[4][1]/C 
Endpoint:   mem_inst/registers_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.612
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.006
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][1] ^  -          -      0.506    0.166  
      mem_inst/g24402__8246         E ^ -> Q ^      AO222HDX0  0.106  0.612    0.272  
      mem_inst/registers_reg[4][1]  D ^             DFRRQHDX1  0.000  0.612    0.272  
      ---------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin mem_inst/registers_reg[4][2]/C 
Endpoint:   mem_inst/registers_reg[4][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.612
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][2] ^  -          -      0.505    0.164  
      mem_inst/g24401__5122         E ^ -> Q ^      AO222HDX0  0.107  0.612    0.271  
      mem_inst/registers_reg[4][2]  D ^             DFRRQHDX1  0.000  0.612    0.271  
      ---------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin mem_inst/registers_reg[3][7]/C 
Endpoint:   mem_inst/registers_reg[3][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][7]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.609
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.506
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][7] ^  -          -      0.506    0.164  
      mem_inst/g24601__3680         E ^ -> Q ^      AO222HDX0  0.104  0.609    0.268  
      mem_inst/registers_reg[3][7]  D ^             DFRRQHDX1  0.000  0.609    0.268  
      ---------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin mem_inst/registers_reg[3][2]/C 
Endpoint:   mem_inst/registers_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][2]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.613
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][2] ^  -          -      0.504    0.162  
      mem_inst/g24597__4319         E ^ -> Q ^      AO222HDX0  0.110  0.613    0.272  
      mem_inst/registers_reg[3][2]  D ^             DFRRQHDX1  0.000  0.613    0.272  
      ---------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin mem_inst/registers_reg[3][5]/C 
Endpoint:   mem_inst/registers_reg[3][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][5]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.613
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][5] ^  -          -      0.504    0.162  
      mem_inst/g24599__5526         E ^ -> Q ^      AO222HDX0  0.110  0.613    0.272  
      mem_inst/registers_reg[3][5]  D ^             DFRRQHDX1  0.000  0.613    0.272  
      ---------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin mem_inst/registers_reg[5][1]/C 
Endpoint:   mem_inst/registers_reg[5][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][1]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  0.612
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][1] ^  -          -      0.505    0.162  
      mem_inst/g24409__6161         E ^ -> Q ^      AO222HDX0  0.107  0.612    0.269  
      mem_inst/registers_reg[5][1]  D ^             DFRRQHDX1  0.000  0.612    0.269  
      ---------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin mem_inst/registers_reg[5][0]/C 
Endpoint:   mem_inst/registers_reg[5][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][0]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.612
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][0] ^  -          -      0.505    0.161  
      mem_inst/g24408__4733         E ^ -> Q ^      AO222HDX0  0.107  0.612    0.268  
      mem_inst/registers_reg[5][0]  D ^             DFRRQHDX1  0.000  0.612    0.268  
      ---------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin mem_inst/registers_reg[3][3]/C 
Endpoint:   mem_inst/registers_reg[3][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.620
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][3] ^  -          -      0.505    0.159  
      mem_inst/g24598__8428         E ^ -> Q ^      AO222HDX0  0.115  0.620    0.274  
      mem_inst/registers_reg[3][3]  D ^             DFRRQHDX1  0.000  0.620    0.274  
      ---------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin mem_inst/registers_reg[3][6]/C 
Endpoint:   mem_inst/registers_reg[3][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[0][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.615
  Slack Time                    0.346
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[0][6] ^  -          -      0.504    0.158  
      mem_inst/g24600__6783         E ^ -> Q ^      AO222HDX0  0.111  0.615    0.268  
      mem_inst/registers_reg[3][6]  D ^             DFRRQHDX1  0.000  0.615    0.268  
      ---------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin mem_inst/registers_reg[5][6]/C 
Endpoint:   mem_inst/registers_reg[5][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][6]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.619
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][6] ^  -          -      0.504    0.157  
      mem_inst/g24414__1666         E ^ -> Q ^      AO222HDX0  0.115  0.619    0.272  
      mem_inst/registers_reg[5][6]  D ^             DFRRQHDX1  0.000  0.619    0.272  
      ---------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin mem_inst/registers_reg[5][4]/C 
Endpoint:   mem_inst/registers_reg[5][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.620
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.005
     = Beginpoint Arrival Time            0.505
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][4] ^  -          -      0.505    0.157  
      mem_inst/g24412__2883         E ^ -> Q ^      AO222HDX0  0.115  0.620    0.272  
      mem_inst/registers_reg[5][4]  D ^             DFRRQHDX1  0.000  0.620    0.272  
      ---------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin mem_inst/registers_reg[5][3]/C 
Endpoint:   mem_inst/registers_reg[5][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[2][3]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.269
  Arrival Time                  0.617
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[2][3] ^  -          -      0.504    0.157  
      mem_inst/g24411__9945         E ^ -> Q ^      AO222HDX0  0.112  0.617    0.269  
      mem_inst/registers_reg[5][3]  D ^             DFRRQHDX1  0.000  0.617    0.269  
      ---------------------------------------------------------------------------------
Path 25: MET Hold Check with Pin mem_inst/registers_reg[4][4]/C 
Endpoint:   mem_inst/registers_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: ADC_in[1][4]                   (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.627
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.004
     = Beginpoint Arrival Time            0.504
      ---------------------------------------------------------------------------------
      Instance                      Arc             Cell       Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      -                             ADC_in[1][4] ^  -          -      0.504    0.150  
      mem_inst/g24404__6131         E ^ -> Q ^      AO222HDX0  0.123  0.627    0.274  
      mem_inst/registers_reg[4][4]  D ^             DFRRQHDX1  0.000  0.627    0.274  
      ---------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin i2c_inst/sda_sync_reg[0]/C 
Endpoint:   i2c_inst/sda_sync_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: SDA                        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.222
  Arrival Time                  0.659
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.518
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      -                         SDA v        -          -      0.518    0.082  
      i2c_inst/g3673__1666      AN v -> Q v  NO2I1HDX1  0.141  0.659    0.222  
      i2c_inst/sda_sync_reg[0]  D v          DFRRQHDX1  0.000  0.659    0.222  
      --------------------------------------------------------------------------
Path 27: MET Hold Check with Pin i2c_inst/scl_sync_reg[1]/C 
Endpoint:   i2c_inst/scl_sync_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.754
  Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[0]  C ^         -          -      0.492    0.013  
      i2c_inst/scl_sync_reg[0]  C ^ -> Q ^  DFRRQHDX1  0.261  0.754    0.274  
      i2c_inst/scl_sync_reg[1]  D ^         DFRRQHDX1  0.000  0.754    0.274  
      -------------------------------------------------------------------------
Path 28: MET Hold Check with Pin i2c_inst/sda_sync_reg[1]/C 
Endpoint:   i2c_inst/sda_sync_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.179
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.267
  Arrival Time                  0.748
  Slack Time                    0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[0]  C ^         -          -      0.487    0.006  
      i2c_inst/sda_sync_reg[0]  C ^ -> Q ^  DFRRQHDX1  0.261  0.748    0.267  
      i2c_inst/sda_sync_reg[1]  D ^         DFRRQHDX1  0.000  0.748    0.267  
      -------------------------------------------------------------------------
Path 29: MET Hold Check with Pin i2c_inst/scl_sync_reg[2]/C 
Endpoint:   i2c_inst/scl_sync_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.790
  Slack Time                    0.515
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[1]  C ^         -          -      0.492    -0.023  
      i2c_inst/scl_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.297  0.790    0.275  
      i2c_inst/scl_sync_reg[2]  D ^         DFRRQHDX1  0.000  0.790    0.275  
      -------------------------------------------------------------------------
Path 30: MET Hold Check with Pin i2c_inst/sda_sync_reg[2]/C 
Endpoint:   i2c_inst/sda_sync_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.798
  Slack Time                    0.523
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[1]  C ^         -          -      0.487    -0.036  
      i2c_inst/sda_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.311  0.798    0.275  
      i2c_inst/sda_sync_reg[2]  D ^         DFRRQHDX1  0.000  0.798    0.275  
      -------------------------------------------------------------------------
Path 31: MET Hold Check with Pin i2c_inst/stop_cond_reg/C 
Endpoint:   i2c_inst/stop_cond_reg/D   (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.234
  Arrival Time                  0.813
  Slack Time                    0.579
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[2]  C ^         -          -      0.492    -0.087  
      i2c_inst/sda_sync_reg[2]  C ^ -> Q ^  DFRRQHDX1  0.282  0.775    0.195  
      i2c_inst/g3596__3680      C ^ -> Q v  NO3I2HDX1  0.039  0.813    0.234  
      i2c_inst/stop_cond_reg    D v         DFRRHDX1   0.000  0.813    0.234  
      -------------------------------------------------------------------------
Path 32: MET Hold Check with Pin i2c_inst/scl_falling_reg/C 
Endpoint:   i2c_inst/scl_falling_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.234
  Arrival Time                  0.832
  Slack Time                    0.598
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[1]  C ^         -          -      0.492    -0.105  
      i2c_inst/scl_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.297  0.790    0.192  
      i2c_inst/g3741__1666      B ^ -> Q v  NO2I1HDX1  0.043  0.832    0.234  
      i2c_inst/scl_falling_reg  D v         DFRRHDX1   0.000  0.832    0.234  
      -------------------------------------------------------------------------
Path 33: MET Hold Check with Pin i2c_inst/start_cond_reg/C 
Endpoint:   i2c_inst/start_cond_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/sda_sync_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.235
  Arrival Time                  0.844
  Slack Time                    0.609
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.487
     = Beginpoint Arrival Time       0.487
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/sda_sync_reg[1]  C ^         -          -      0.487    -0.122  
      i2c_inst/sda_sync_reg[1]  C ^ -> Q ^  DFRRQHDX1  0.311  0.798    0.189  
      i2c_inst/g3730__4733      C ^ -> Q v  NO3I2HDX1  0.046  0.844    0.235  
      i2c_inst/start_cond_reg   D v         DFRRQHDX1  0.000  0.844    0.235  
      -------------------------------------------------------------------------
Path 34: MET Hold Check with Pin mem_inst/DAC_out_reg[9][4]/C 
Endpoint:   mem_inst/DAC_out_reg[9][4]/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[15][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.890
  Slack Time                    0.615
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.493
     = Beginpoint Arrival Time       0.493
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[15][4]  C ^           -          -      0.493    -0.122  
      mem_inst/registers_reg[15][4]  C ^ -> Q ^    DFRRQHDX1  0.287  0.780    0.165  
      mem_inst/g25840                IN1 ^ -> Q ^  MU2HDX0    0.110  0.890    0.275  
      mem_inst/DAC_out_reg[9][4]     D ^           DFRRQHDX1  0.000  0.890    0.275  
      --------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin i2c_inst/scl_rising_reg/C 
Endpoint:   i2c_inst/scl_rising_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: i2c_inst/scl_sync_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                         -0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.234
  Arrival Time                  0.852
  Slack Time                    0.617
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      -------------------------------------------------------------------------
      Instance                  Arc         Cell       Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      i2c_inst/scl_sync_reg[2]  C ^         -          -      0.492    -0.125  
      i2c_inst/scl_sync_reg[2]  C ^ -> Q ^  DFRRQHDX1  0.314  0.806    0.189  
      i2c_inst/g3731__6161      B ^ -> Q v  NO2I1HDX1  0.046  0.852    0.234  
      i2c_inst/scl_rising_reg   D v         DFRRHDX1   0.000  0.852    0.234  
      -------------------------------------------------------------------------
Path 36: MET Hold Check with Pin mem_inst/DAC_out_reg[8][3]/C 
Endpoint:   mem_inst/DAC_out_reg[8][3]/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[14][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.273
  Arrival Time                  0.894
  Slack Time                    0.621
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       0.489
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[14][3]  C ^           -          -      0.489    -0.132  
      mem_inst/registers_reg[14][3]  C ^ -> Q ^    DFRRQHDX1  0.294  0.783    0.162  
      mem_inst/g25681__5115          IN1 ^ -> Q ^  MU2HDX0    0.111  0.894    0.273  
      mem_inst/DAC_out_reg[8][3]     D ^           DFRRQHDX1  0.000  0.894    0.273  
      --------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin mem_inst/registers_reg[2][7]/C 
Endpoint:   mem_inst/registers_reg[2][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[2][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.181
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.270
  Arrival Time                  0.892
  Slack Time                    0.622
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.489
     = Beginpoint Arrival Time       0.489
      -------------------------------------------------------------------------------
      Instance                      Arc           Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_reg[2][7]  C ^           -          -      0.489    -0.132  
      mem_inst/registers_reg[2][7]  C ^ -> Q ^    DFRRQHDX1  0.285  0.775    0.153  
      mem_inst/g25011__1705         IN1 ^ -> Q ^  MU2HDX0    0.117  0.892    0.270  
      mem_inst/registers_reg[2][7]  D ^           DFRRQHDX1  0.000  0.892    0.270  
      -------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin mem_inst/registers_reg[28][0]/C 
Endpoint:   mem_inst/registers_reg[28][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.891
  Slack Time                    0.623
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][0]  C ^           -          -      0.488    -0.135  
      mem_inst/registers_reg[28][0]  C ^ -> Q ^    DFRRQHDX1  0.292  0.780    0.157  
      mem_inst/g24988__1881          IN1 ^ -> Q ^  MU2HDX0    0.111  0.891    0.268  
      mem_inst/registers_reg[28][0]  D ^           DFRRQHDX1  0.000  0.891    0.268  
      --------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin mem_inst/DAC_out_reg[23][3]/C 
Endpoint:   mem_inst/DAC_out_reg[23][3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[29][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.891
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[29][3]  C ^           -          -      0.488    -0.136  
      mem_inst/registers_reg[29][3]  C ^ -> Q ^    DFRRQHDX1  0.287  0.775    0.151  
      mem_inst/g25851                IN1 ^ -> Q ^  MU2HDX0    0.117  0.891    0.268  
      mem_inst/DAC_out_reg[23][3]    D ^           DFRRQHDX1  0.000  0.891    0.268  
      --------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin mem_inst/DAC_out_reg[13][7]/C 
Endpoint:   mem_inst/DAC_out_reg[13][7]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[19][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.271
  Arrival Time                  0.895
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.490
     = Beginpoint Arrival Time       0.490
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[19][7]  C ^           -          -      0.490    -0.133  
      mem_inst/registers_reg[19][7]  C ^ -> Q ^    DFRRQHDX1  0.289  0.779    0.156  
      mem_inst/g25922                IN1 ^ -> Q ^  MU2HDX0    0.115  0.895    0.271  
      mem_inst/DAC_out_reg[13][7]    D ^           DFRRQHDX1  0.000  0.895    0.271  
      --------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin mem_inst/registers_reg[0][7]/C 
Endpoint:   mem_inst/registers_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[0][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.183
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.272
  Arrival Time                  0.896
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.491
     = Beginpoint Arrival Time       0.491
      -------------------------------------------------------------------------------
      Instance                      Arc           Cell       Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      mem_inst/registers_reg[0][7]  C ^           -          -      0.491    -0.133  
      mem_inst/registers_reg[0][7]  C ^ -> Q ^    DFRRQHDX1  0.288  0.779    0.155  
      mem_inst/g25117__8428         IN0 ^ -> Q ^  MU2HDX0    0.117  0.896    0.272  
      mem_inst/registers_reg[0][7]  D ^           DFRRQHDX1  0.000  0.896    0.272  
      -------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin mem_inst/registers_reg[16][1]/C 
Endpoint:   mem_inst/registers_reg[16][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.185
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.898
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.492
     = Beginpoint Arrival Time       0.492
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][1]  C ^           -          -      0.492    -0.132  
      mem_inst/registers_reg[16][1]  C ^ -> Q ^    DFRRQHDX1  0.294  0.787    0.163  
      mem_inst/g24730__2398          IN1 ^ -> Q ^  MU2HDX0    0.111  0.898    0.274  
      mem_inst/registers_reg[16][1]  D ^           DFRRQHDX1  0.000  0.898    0.274  
      --------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin mem_inst/DAC_out_reg[22][0]/C 
Endpoint:   mem_inst/DAC_out_reg[22][0]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.892
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][0]  C ^           -          -      0.488    -0.136  
      mem_inst/registers_reg[28][0]  C ^ -> Q ^    DFRRQHDX1  0.292  0.780    0.155  
      mem_inst/g25886                IN1 ^ -> Q ^  MU2HDX0    0.113  0.892    0.268  
      mem_inst/DAC_out_reg[22][0]    D ^           DFRRQHDX1  0.000  0.892    0.268  
      --------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin mem_inst/registers_reg[17][1]/C 
Endpoint:   mem_inst/registers_reg[17][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[17][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.276
  Arrival Time                  0.901
  Slack Time                    0.624
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       0.494
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[17][1]  C ^           -          -      0.494    -0.130  
      mem_inst/registers_reg[17][1]  C ^ -> Q ^    DFRRQHDX1  0.291  0.785    0.160  
      mem_inst/g24965__9315          IN0 ^ -> Q ^  MU2HDX0    0.116  0.901    0.276  
      mem_inst/registers_reg[17][1]  D ^           DFRRQHDX1  0.000  0.901    0.276  
      --------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin mem_inst/registers_reg[16][4]/C 
Endpoint:   mem_inst/registers_reg[16][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.899
  Slack Time                    0.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.493
     = Beginpoint Arrival Time       0.493
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][4]  C ^           -          -      0.493    -0.132  
      mem_inst/registers_reg[16][4]  C ^ -> Q ^    DFRRQHDX1  0.290  0.783    0.158  
      mem_inst/g24727__7410          IN1 ^ -> Q ^  MU2HDX0    0.116  0.899    0.275  
      mem_inst/registers_reg[16][4]  D ^           DFRRQHDX1  0.000  0.899    0.275  
      --------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin mem_inst/registers_reg[15][7]/C 
Endpoint:   mem_inst/registers_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[15][7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.186
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.274
  Arrival Time                  0.900
  Slack Time                    0.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.493
     = Beginpoint Arrival Time       0.493
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[15][7]  C ^           -          -      0.493    -0.132  
      mem_inst/registers_reg[15][7]  C ^ -> Q ^    DFRRQHDX1  0.288  0.781    0.156  
      mem_inst/g24978__5526          IN1 ^ -> Q ^  MU2HDX0    0.119  0.900    0.274  
      mem_inst/registers_reg[15][7]  D ^           DFRRQHDX1  0.000  0.900    0.274  
      --------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin mem_inst/DAC_out_reg[22][3]/C 
Endpoint:   mem_inst/DAC_out_reg[22][3]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[28][3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.180
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.268
  Arrival Time                  0.894
  Slack Time                    0.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.488
     = Beginpoint Arrival Time       0.488
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[28][3]  C ^           -          -      0.488    -0.137  
      mem_inst/registers_reg[28][3]  C ^ -> Q ^    DFRRQHDX1  0.294  0.782    0.156  
      mem_inst/g25880                IN1 ^ -> Q ^  MU2HDX0    0.112  0.894    0.268  
      mem_inst/DAC_out_reg[22][3]    D ^           DFRRQHDX1  0.000  0.894    0.268  
      --------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin mem_inst/DAC_out_reg[10][4]/C 
Endpoint:   mem_inst/DAC_out_reg[10][4]/D   (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[16][4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.901
  Slack Time                    0.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.493
     = Beginpoint Arrival Time       0.493
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[16][4]  C ^           -          -      0.493    -0.133  
      mem_inst/registers_reg[16][4]  C ^ -> Q ^    DFRRQHDX1  0.290  0.783    0.158  
      mem_inst/g25867                IN1 ^ -> Q ^  MU2HDX0    0.117  0.901    0.275  
      mem_inst/DAC_out_reg[10][4]    D ^           DFRRQHDX1  0.000  0.901    0.275  
      --------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin mem_inst/DAC_out_reg[9][1]/C 
Endpoint:   mem_inst/DAC_out_reg[9][1]/D    (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[15][1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.187
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.275
  Arrival Time                  0.901
  Slack Time                    0.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.493
     = Beginpoint Arrival Time       0.493
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[15][1]  C ^           -          -      0.493    -0.133  
      mem_inst/registers_reg[15][1]  C ^ -> Q ^    DFRRQHDX1  0.288  0.781    0.156  
      mem_inst/g25831                IN1 ^ -> Q ^  MU2HDX0    0.120  0.901    0.275  
      mem_inst/DAC_out_reg[9][1]     D ^           DFRRQHDX1  0.000  0.901    0.275  
      --------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin mem_inst/registers_reg[17][5]/C 
Endpoint:   mem_inst/registers_reg[17][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: mem_inst/registers_reg[17][5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: PVT_1_80_V_BC_VIEW
Other End Arrival Time          0.188
+ Hold                          0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.080
= Required Time                 0.276
  Arrival Time                  0.902
  Slack Time                    0.626
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.494
     = Beginpoint Arrival Time       0.494
      --------------------------------------------------------------------------------
      Instance                       Arc           Cell       Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mem_inst/registers_reg[17][5]  C ^           -          -      0.494    -0.132  
      mem_inst/registers_reg[17][5]  C ^ -> Q ^    DFRRQHDX1  0.298  0.792    0.165  
      mem_inst/g24969__1666          IN0 ^ -> Q ^  MU2HDX0    0.111  0.902    0.276  
      mem_inst/registers_reg[17][5]  D ^           DFRRQHDX1  0.000  0.902    0.276  
      --------------------------------------------------------------------------------

