--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf
-ucf dvi_demo.ucf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX0_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -3.831(R)|      FAST  |    8.148(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.886(R)|      FAST  |    8.203(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -3.831(R)|      FAST  |    8.148(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -3.831(R)|      FAST  |    8.147(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.886(R)|      FAST  |    8.202(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -3.831(R)|      FAST  |    8.147(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
sync_in_1   |   -1.582(R)|      FAST  |    3.764(R)|      SLOW  |rx0_pllclk1       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX0_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -3.831(R)|      FAST  |    8.149(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.886(R)|      FAST  |    8.204(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -3.831(R)|      FAST  |    8.149(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -3.831(R)|      FAST  |    8.148(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.886(R)|      FAST  |    8.203(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -3.831(R)|      FAST  |    8.148(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
sync_in_1   |   -1.582(R)|      FAST  |    3.765(R)|      SLOW  |rx0_pllclk1       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    0.986(R)|      SLOW  |    1.236(R)|      SLOW  |CLK_40M           |   0.000|
RST_N       |    1.780(R)|      SLOW  |    0.481(R)|      SLOW  |CLK_40M           |   0.000|
SPI_MOSI    |   -0.543(R)|      FAST  |    1.955(R)|      SLOW  |CLK_40M           |   0.000|
SPI_SCK     |   -0.649(R)|      FAST  |    2.082(R)|      SLOW  |CLK_40M           |   0.000|
SPI_SS      |   -0.366(R)|      FAST  |    1.805(R)|      SLOW  |CLK_40M           |   0.000|
sync_in_1   |    3.123(R)|      SLOW  |   -0.564(R)|      SLOW  |clk10             |   0.000|
sync_in_2   |    1.349(R)|      SLOW  |    0.927(R)|      SLOW  |clk10             |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_EXT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<5>      |        13.404(R)|      SLOW  |         7.235(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |         9.115(R)|      SLOW  |         4.883(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |         6.618(R)|      SLOW  |         3.171(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |         6.567(R)|      SLOW  |         3.120(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |         6.618(R)|      SLOW  |         3.171(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |         6.567(R)|      SLOW  |         3.120(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|         6.660(R)|      SLOW  |         3.187(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|         6.609(R)|      SLOW  |         3.136(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|         6.660(R)|      SLOW  |         3.187(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|         6.609(R)|      SLOW  |         3.136(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        11.849(R)|      SLOW  |         6.342(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        12.981(R)|      SLOW  |         7.452(R)|      FAST  |tx0_pclk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<5>      |        18.048(R)|      SLOW  |        10.040(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        19.211(R)|      SLOW  |        10.862(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        14.922(R)|      SLOW  |         8.510(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.425(R)|      SLOW  |         6.798(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.374(R)|      SLOW  |         6.747(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.425(R)|      SLOW  |         6.798(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.374(R)|      SLOW  |         6.747(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.467(R)|      SLOW  |         6.814(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.416(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.467(R)|      SLOW  |         6.814(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.416(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.493(R)|      SLOW  |         9.147(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.656(R)|      SLOW  |         9.969(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.625(R)|      SLOW  |        10.231(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        18.788(R)|      SLOW  |        11.079(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        14.054(R)|      SLOW  |         7.853(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        15.283(R)|      SLOW  |         8.728(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<5>      |        18.049(R)|      SLOW  |        10.040(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        19.212(R)|      SLOW  |        10.862(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        14.923(R)|      SLOW  |         8.510(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.426(R)|      SLOW  |         6.798(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.375(R)|      SLOW  |         6.747(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.426(R)|      SLOW  |         6.798(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.375(R)|      SLOW  |         6.747(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.468(R)|      SLOW  |         6.814(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.417(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.468(R)|      SLOW  |         6.814(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.417(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.494(R)|      SLOW  |         9.147(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.657(R)|      SLOW  |         9.969(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.626(R)|      SLOW  |        10.231(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        18.789(R)|      SLOW  |        11.079(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        14.055(R)|      SLOW  |         7.853(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        15.284(R)|      SLOW  |         8.728(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk100 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        13.861(R)|      SLOW  |         8.572(R)|      FAST  |clk100_IBUFG      |   0.000|
LED<1>      |        13.419(R)|      SLOW  |         8.145(R)|      FAST  |clk100_IBUFG      |   0.000|
LED<3>      |        13.451(R)|      SLOW  |         7.146(R)|      FAST  |clk10             |   0.000|
LED<5>      |        13.636(R)|      SLOW  |         6.554(R)|      FAST  |clk10             |   0.000|
            |        16.074(R)|      SLOW  |         8.253(R)|      FAST  |clk100_IBUFG      |   0.000|
PO_SCL      |        20.754(R)|      SLOW  |        15.249(R)|      FAST  |CLK_40M           |   0.000|
SPI_MISO    |        11.571(R)|      SLOW  |         6.097(R)|      FAST  |CLK_40M           |   0.000|
UART_TX     |        10.694(R)|      SLOW  |         5.973(R)|      FAST  |CLK_40M           |   0.000|
sync_out_1  |        12.081(R)|      SLOW  |         5.661(R)|      FAST  |clk10             |   0.000|
            |        14.519(R)|      SLOW  |         7.360(R)|      FAST  |clk100_IBUFG      |   0.000|
sync_out_1B2|        13.213(R)|      SLOW  |         6.326(R)|      FAST  |clk10             |   0.000|
            |        15.651(R)|      SLOW  |         9.139(R)|      FAST  |clk100_IBUFG      |   0.000|
sync_out_2  |        11.785(R)|      SLOW  |         6.150(R)|      FAST  |clk10             |   0.000|
sync_out_2B2|        12.162(R)|      SLOW  |         6.375(R)|      FAST  |clk10             |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    8.011|    8.011|         |         |
RX0_TMDS<3>    |   13.818|   13.818|         |         |
RX0_TMDSB<3>   |   13.819|   13.819|         |         |
clk100         |   23.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    6.516|         |    4.821|         |
DDC_SDA        |    3.100|    0.305|         |         |
clk100         |    3.225|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    0.319|    0.319|         |         |
clk100         |    2.052|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    5.989|    2.913|         |         |
RX0_TMDS<3>    |    8.720|    8.720|    4.382|    1.643|
RX0_TMDSB<3>   |    8.721|    8.721|    4.382|    1.643|
clk100         |   23.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    5.989|    2.912|         |         |
RX0_TMDS<3>    |    8.719|    8.719|    4.382|    1.643|
RX0_TMDSB<3>   |    8.720|    8.720|    4.382|    1.643|
clk100         |   23.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |   12.135|         |         |         |
DDC_SCL        |    5.146|    2.684|         |         |
DDC_SDA        |    1.736|    1.736|         |         |
RX0_TMDS<3>    |   12.135|    8.377|         |         |
RX0_TMDSB<3>   |   12.135|    8.377|         |         |
clk100         |    8.308|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    8.892|
sync_in_1      |LED<3>         |    9.970|
sync_in_1      |LED<4>         |    8.894|
sync_in_1      |LED<5>         |    9.587|
sync_in_1      |sync_out_1     |    8.032|
sync_in_1      |sync_out_1B2   |    9.164|
sync_in_1      |sync_out_2     |    8.304|
sync_in_1      |sync_out_2B2   |    8.681|
sync_in_2      |LED<2>         |    9.504|
---------------+---------------+---------+


Analysis completed Thu Oct 03 17:44:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4613 MB



