
SimpleGraphics.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003650  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08003818  08003818  00013818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003830  08003830  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003830  08003830  00013830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003838  08003838  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003838  08003838  00013838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800383c  0800383c  0001383c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003fea4  2000000c  0800384c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2003feb0  0800384c  0002feb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d09c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003287  00000000  00000000  0003d0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00012426  00000000  00000000  0004035f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001500  00000000  00000000  00052788  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000013e0  00000000  00000000  00053c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000285ad  00000000  00000000  00055068  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00012abf  00000000  00000000  0007d615  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000fc13c  00000000  00000000  000900d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0018c210  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003bb8  00000000  00000000  0018c28c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08003800 	.word	0x08003800

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08003800 	.word	0x08003800

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b972 	b.w	8000504 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9e08      	ldr	r6, [sp, #32]
 800023e:	4604      	mov	r4, r0
 8000240:	4688      	mov	r8, r1
 8000242:	2b00      	cmp	r3, #0
 8000244:	d14b      	bne.n	80002de <__udivmoddi4+0xa6>
 8000246:	428a      	cmp	r2, r1
 8000248:	4615      	mov	r5, r2
 800024a:	d967      	bls.n	800031c <__udivmoddi4+0xe4>
 800024c:	fab2 f282 	clz	r2, r2
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0720 	rsb	r7, r2, #32
 8000256:	fa01 f302 	lsl.w	r3, r1, r2
 800025a:	fa20 f707 	lsr.w	r7, r0, r7
 800025e:	4095      	lsls	r5, r2
 8000260:	ea47 0803 	orr.w	r8, r7, r3
 8000264:	4094      	lsls	r4, r2
 8000266:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800026a:	0c23      	lsrs	r3, r4, #16
 800026c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000270:	fa1f fc85 	uxth.w	ip, r5
 8000274:	fb0e 8817 	mls	r8, lr, r7, r8
 8000278:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027c:	fb07 f10c 	mul.w	r1, r7, ip
 8000280:	4299      	cmp	r1, r3
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x60>
 8000284:	18eb      	adds	r3, r5, r3
 8000286:	f107 30ff 	add.w	r0, r7, #4294967295
 800028a:	f080 811b 	bcs.w	80004c4 <__udivmoddi4+0x28c>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 8118 	bls.w	80004c4 <__udivmoddi4+0x28c>
 8000294:	3f02      	subs	r7, #2
 8000296:	442b      	add	r3, r5
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0fe 	udiv	r0, r3, lr
 80002a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ac:	45a4      	cmp	ip, r4
 80002ae:	d909      	bls.n	80002c4 <__udivmoddi4+0x8c>
 80002b0:	192c      	adds	r4, r5, r4
 80002b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b6:	f080 8107 	bcs.w	80004c8 <__udivmoddi4+0x290>
 80002ba:	45a4      	cmp	ip, r4
 80002bc:	f240 8104 	bls.w	80004c8 <__udivmoddi4+0x290>
 80002c0:	3802      	subs	r0, #2
 80002c2:	442c      	add	r4, r5
 80002c4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002c8:	eba4 040c 	sub.w	r4, r4, ip
 80002cc:	2700      	movs	r7, #0
 80002ce:	b11e      	cbz	r6, 80002d8 <__udivmoddi4+0xa0>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c6 4300 	strd	r4, r3, [r6]
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xbe>
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	f000 80eb 	beq.w	80004be <__udivmoddi4+0x286>
 80002e8:	2700      	movs	r7, #0
 80002ea:	e9c6 0100 	strd	r0, r1, [r6]
 80002ee:	4638      	mov	r0, r7
 80002f0:	4639      	mov	r1, r7
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f783 	clz	r7, r3
 80002fa:	2f00      	cmp	r7, #0
 80002fc:	d147      	bne.n	800038e <__udivmoddi4+0x156>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd0>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80fa 	bhi.w	80004fc <__udivmoddi4+0x2c4>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4698      	mov	r8, r3
 8000312:	2e00      	cmp	r6, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa0>
 8000316:	e9c6 4800 	strd	r4, r8, [r6]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa0>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xe8>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 808f 	bne.w	8000448 <__udivmoddi4+0x210>
 800032a:	1b49      	subs	r1, r1, r5
 800032c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000330:	fa1f f885 	uxth.w	r8, r5
 8000334:	2701      	movs	r7, #1
 8000336:	fbb1 fcfe 	udiv	ip, r1, lr
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000340:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000344:	fb08 f10c 	mul.w	r1, r8, ip
 8000348:	4299      	cmp	r1, r3
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x124>
 800034c:	18eb      	adds	r3, r5, r3
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x122>
 8000354:	4299      	cmp	r1, r3
 8000356:	f200 80cd 	bhi.w	80004f4 <__udivmoddi4+0x2bc>
 800035a:	4684      	mov	ip, r0
 800035c:	1a59      	subs	r1, r3, r1
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1410 	mls	r4, lr, r0, r1
 8000368:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x14c>
 8000374:	192c      	adds	r4, r5, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x14a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80b6 	bhi.w	80004ee <__udivmoddi4+0x2b6>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e79f      	b.n	80002ce <__udivmoddi4+0x96>
 800038e:	f1c7 0c20 	rsb	ip, r7, #32
 8000392:	40bb      	lsls	r3, r7
 8000394:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000398:	ea4e 0e03 	orr.w	lr, lr, r3
 800039c:	fa01 f407 	lsl.w	r4, r1, r7
 80003a0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003a4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003a8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003ac:	4325      	orrs	r5, r4
 80003ae:	fbb3 f9f8 	udiv	r9, r3, r8
 80003b2:	0c2c      	lsrs	r4, r5, #16
 80003b4:	fb08 3319 	mls	r3, r8, r9, r3
 80003b8:	fa1f fa8e 	uxth.w	sl, lr
 80003bc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003c0:	fb09 f40a 	mul.w	r4, r9, sl
 80003c4:	429c      	cmp	r4, r3
 80003c6:	fa02 f207 	lsl.w	r2, r2, r7
 80003ca:	fa00 f107 	lsl.w	r1, r0, r7
 80003ce:	d90b      	bls.n	80003e8 <__udivmoddi4+0x1b0>
 80003d0:	eb1e 0303 	adds.w	r3, lr, r3
 80003d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003d8:	f080 8087 	bcs.w	80004ea <__udivmoddi4+0x2b2>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f240 8084 	bls.w	80004ea <__udivmoddi4+0x2b2>
 80003e2:	f1a9 0902 	sub.w	r9, r9, #2
 80003e6:	4473      	add	r3, lr
 80003e8:	1b1b      	subs	r3, r3, r4
 80003ea:	b2ad      	uxth	r5, r5
 80003ec:	fbb3 f0f8 	udiv	r0, r3, r8
 80003f0:	fb08 3310 	mls	r3, r8, r0, r3
 80003f4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003f8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003fc:	45a2      	cmp	sl, r4
 80003fe:	d908      	bls.n	8000412 <__udivmoddi4+0x1da>
 8000400:	eb1e 0404 	adds.w	r4, lr, r4
 8000404:	f100 33ff 	add.w	r3, r0, #4294967295
 8000408:	d26b      	bcs.n	80004e2 <__udivmoddi4+0x2aa>
 800040a:	45a2      	cmp	sl, r4
 800040c:	d969      	bls.n	80004e2 <__udivmoddi4+0x2aa>
 800040e:	3802      	subs	r0, #2
 8000410:	4474      	add	r4, lr
 8000412:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000416:	fba0 8902 	umull	r8, r9, r0, r2
 800041a:	eba4 040a 	sub.w	r4, r4, sl
 800041e:	454c      	cmp	r4, r9
 8000420:	46c2      	mov	sl, r8
 8000422:	464b      	mov	r3, r9
 8000424:	d354      	bcc.n	80004d0 <__udivmoddi4+0x298>
 8000426:	d051      	beq.n	80004cc <__udivmoddi4+0x294>
 8000428:	2e00      	cmp	r6, #0
 800042a:	d069      	beq.n	8000500 <__udivmoddi4+0x2c8>
 800042c:	ebb1 050a 	subs.w	r5, r1, sl
 8000430:	eb64 0403 	sbc.w	r4, r4, r3
 8000434:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000438:	40fd      	lsrs	r5, r7
 800043a:	40fc      	lsrs	r4, r7
 800043c:	ea4c 0505 	orr.w	r5, ip, r5
 8000440:	e9c6 5400 	strd	r5, r4, [r6]
 8000444:	2700      	movs	r7, #0
 8000446:	e747      	b.n	80002d8 <__udivmoddi4+0xa0>
 8000448:	f1c2 0320 	rsb	r3, r2, #32
 800044c:	fa20 f703 	lsr.w	r7, r0, r3
 8000450:	4095      	lsls	r5, r2
 8000452:	fa01 f002 	lsl.w	r0, r1, r2
 8000456:	fa21 f303 	lsr.w	r3, r1, r3
 800045a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800045e:	4338      	orrs	r0, r7
 8000460:	0c01      	lsrs	r1, r0, #16
 8000462:	fbb3 f7fe 	udiv	r7, r3, lr
 8000466:	fa1f f885 	uxth.w	r8, r5
 800046a:	fb0e 3317 	mls	r3, lr, r7, r3
 800046e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000472:	fb07 f308 	mul.w	r3, r7, r8
 8000476:	428b      	cmp	r3, r1
 8000478:	fa04 f402 	lsl.w	r4, r4, r2
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x256>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f107 3cff 	add.w	ip, r7, #4294967295
 8000484:	d22f      	bcs.n	80004e6 <__udivmoddi4+0x2ae>
 8000486:	428b      	cmp	r3, r1
 8000488:	d92d      	bls.n	80004e6 <__udivmoddi4+0x2ae>
 800048a:	3f02      	subs	r7, #2
 800048c:	4429      	add	r1, r5
 800048e:	1acb      	subs	r3, r1, r3
 8000490:	b281      	uxth	r1, r0
 8000492:	fbb3 f0fe 	udiv	r0, r3, lr
 8000496:	fb0e 3310 	mls	r3, lr, r0, r3
 800049a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049e:	fb00 f308 	mul.w	r3, r0, r8
 80004a2:	428b      	cmp	r3, r1
 80004a4:	d907      	bls.n	80004b6 <__udivmoddi4+0x27e>
 80004a6:	1869      	adds	r1, r5, r1
 80004a8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ac:	d217      	bcs.n	80004de <__udivmoddi4+0x2a6>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d915      	bls.n	80004de <__udivmoddi4+0x2a6>
 80004b2:	3802      	subs	r0, #2
 80004b4:	4429      	add	r1, r5
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004bc:	e73b      	b.n	8000336 <__udivmoddi4+0xfe>
 80004be:	4637      	mov	r7, r6
 80004c0:	4630      	mov	r0, r6
 80004c2:	e709      	b.n	80002d8 <__udivmoddi4+0xa0>
 80004c4:	4607      	mov	r7, r0
 80004c6:	e6e7      	b.n	8000298 <__udivmoddi4+0x60>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6fb      	b.n	80002c4 <__udivmoddi4+0x8c>
 80004cc:	4541      	cmp	r1, r8
 80004ce:	d2ab      	bcs.n	8000428 <__udivmoddi4+0x1f0>
 80004d0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004d4:	eb69 020e 	sbc.w	r2, r9, lr
 80004d8:	3801      	subs	r0, #1
 80004da:	4613      	mov	r3, r2
 80004dc:	e7a4      	b.n	8000428 <__udivmoddi4+0x1f0>
 80004de:	4660      	mov	r0, ip
 80004e0:	e7e9      	b.n	80004b6 <__udivmoddi4+0x27e>
 80004e2:	4618      	mov	r0, r3
 80004e4:	e795      	b.n	8000412 <__udivmoddi4+0x1da>
 80004e6:	4667      	mov	r7, ip
 80004e8:	e7d1      	b.n	800048e <__udivmoddi4+0x256>
 80004ea:	4681      	mov	r9, r0
 80004ec:	e77c      	b.n	80003e8 <__udivmoddi4+0x1b0>
 80004ee:	3802      	subs	r0, #2
 80004f0:	442c      	add	r4, r5
 80004f2:	e747      	b.n	8000384 <__udivmoddi4+0x14c>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	442b      	add	r3, r5
 80004fa:	e72f      	b.n	800035c <__udivmoddi4+0x124>
 80004fc:	4638      	mov	r0, r7
 80004fe:	e708      	b.n	8000312 <__udivmoddi4+0xda>
 8000500:	4637      	mov	r7, r6
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0xa0>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <Init_Graphics_System>:

void Init_Graphics_System(uint32 H, uint32 W, uint32 LCD_RAM_START_ADDRESS, uint8 Layers, uint8 ColorType) //Инициализация драйвера дисплея, графического ускорителя и т.п.
{
	LTDC_LayerCfgTypeDef pLayerCfg = {0};
	LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
	Height = H;
 8000508:	4b03      	ldr	r3, [pc, #12]	; (8000518 <Init_Graphics_System+0x10>)
 800050a:	6018      	str	r0, [r3, #0]
    Width = W;
 800050c:	4b03      	ldr	r3, [pc, #12]	; (800051c <Init_Graphics_System+0x14>)
 800050e:	6019      	str	r1, [r3, #0]

    LCD_FRAME_BUFFER0 = LCD_RAM_START_ADDRESS;
 8000510:	4b03      	ldr	r3, [pc, #12]	; (8000520 <Init_Graphics_System+0x18>)
 8000512:	601a      	str	r2, [r3, #0]
    if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
    {

    } */

}
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	20000028 	.word	0x20000028
 800051c:	20000030 	.word	0x20000030
 8000520:	2000002c 	.word	0x2000002c

08000524 <Fill_all>:

void Fill_all(uint32 Color) //Заливка всего дисплея цветом
{
	for(int i=0; i<480*272; i++)
 8000524:	2300      	movs	r3, #0
 8000526:	e005      	b.n	8000534 <Fill_all+0x10>
	{
	  *(__IO uint16*) (LCD_FRAME_BUFFER0 + (i*2)) = Color;
 8000528:	4a04      	ldr	r2, [pc, #16]	; (800053c <Fill_all+0x18>)
 800052a:	6812      	ldr	r2, [r2, #0]
 800052c:	b281      	uxth	r1, r0
 800052e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<480*272; i++)
 8000532:	3301      	adds	r3, #1
 8000534:	f5b3 3fff 	cmp.w	r3, #130560	; 0x1fe00
 8000538:	dbf6      	blt.n	8000528 <Fill_all+0x4>
	}
}
 800053a:	4770      	bx	lr
 800053c:	2000002c 	.word	0x2000002c

08000540 <Fill_rectangle>:

void Fill_rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY) //Заливка прямоугольной формы
{
 8000540:	b4f0      	push	{r4, r5, r6, r7}
 8000542:	f8dd c010 	ldr.w	ip, [sp, #16]
	StartX--;
 8000546:	3901      	subs	r1, #1
	StartY--;
 8000548:	3b01      	subs	r3, #1
    	   //HAL_Delay(5);
    	   HAL_DMA2D_PollForTransfer(&hdma2d, TransferDelay);
       }
    } */

	for(uint32 y = StartY; y < StopY; y++)
 800054a:	e00c      	b.n	8000566 <Fill_rectangle+0x26>
	{
		for(uint32 x = StartX; x < StopX; x++)
		{
			*(__IO uint16*) (LCD_FRAME_BUFFER0 + (2*(y*Width + x))) = Color;
 800054c:	4d09      	ldr	r5, [pc, #36]	; (8000574 <Fill_rectangle+0x34>)
 800054e:	682d      	ldr	r5, [r5, #0]
 8000550:	fb05 4503 	mla	r5, r5, r3, r4
 8000554:	4e08      	ldr	r6, [pc, #32]	; (8000578 <Fill_rectangle+0x38>)
 8000556:	6836      	ldr	r6, [r6, #0]
 8000558:	b287      	uxth	r7, r0
 800055a:	f826 7015 	strh.w	r7, [r6, r5, lsl #1]
		for(uint32 x = StartX; x < StopX; x++)
 800055e:	3401      	adds	r4, #1
 8000560:	42a2      	cmp	r2, r4
 8000562:	d8f3      	bhi.n	800054c <Fill_rectangle+0xc>
	for(uint32 y = StartY; y < StopY; y++)
 8000564:	3301      	adds	r3, #1
 8000566:	459c      	cmp	ip, r3
 8000568:	d901      	bls.n	800056e <Fill_rectangle+0x2e>
		for(uint32 x = StartX; x < StopX; x++)
 800056a:	460c      	mov	r4, r1
 800056c:	e7f8      	b.n	8000560 <Fill_rectangle+0x20>
		}
	}
}
 800056e:	bcf0      	pop	{r4, r5, r6, r7}
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	20000030 	.word	0x20000030
 8000578:	2000002c 	.word	0x2000002c

0800057c <Get565Color>:
{
	uint8 FontH = calibri[1];
	return FontH;
}
uint16 Get565Color(uint32 Color)
{
 800057c:	b410      	push	{r4}
   uint8 R, G, B;
   R = (Color >> 16) & 0xff;
   G = (Color >> 8) & 0xff;
   B = Color & 0xff;

   R = 31 * R / 255;
 800057e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8000582:	ebc3 1343 	rsb	r3, r3, r3, lsl #5
 8000586:	4a13      	ldr	r2, [pc, #76]	; (80005d4 <Get565Color+0x58>)
 8000588:	fb82 4103 	smull	r4, r1, r2, r3
 800058c:	4419      	add	r1, r3
 800058e:	17db      	asrs	r3, r3, #31
 8000590:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
   G = 63 * G / 255;
 8000594:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8000598:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 800059c:	fb82 c403 	smull	ip, r4, r2, r3
 80005a0:	441c      	add	r4, r3
 80005a2:	17db      	asrs	r3, r3, #31
 80005a4:	ebc3 13e4 	rsb	r3, r3, r4, asr #7
   B = 31 * B / 255;
 80005a8:	b2c0      	uxtb	r0, r0
 80005aa:	ebc0 1040 	rsb	r0, r0, r0, lsl #5
 80005ae:	fb82 4200 	smull	r4, r2, r2, r0
 80005b2:	4402      	add	r2, r0
 80005b4:	17c0      	asrs	r0, r0, #31
 80005b6:	ebc0 10e2 	rsb	r0, r0, r2, asr #7
 80005ba:	b2c2      	uxtb	r2, r0

   RezColor |= B;
   RezColor |= (G << 5);
 80005bc:	0158      	lsls	r0, r3, #5
 80005be:	f400 50ff 	and.w	r0, r0, #8160	; 0x1fe0
 80005c2:	4310      	orrs	r0, r2
   RezColor |= (R << 11);
 80005c4:	02c9      	lsls	r1, r1, #11
 80005c6:	f401 21ff 	and.w	r1, r1, #522240	; 0x7f800
 80005ca:	4308      	orrs	r0, r1

   return RezColor;
}
 80005cc:	b280      	uxth	r0, r0
 80005ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	80808081 	.word	0x80808081

080005d8 <Graphics_Init>:

	return Error;
}

void Graphics_Init(DisplayConfig *dcf)
{
 80005d8:	b510      	push	{r4, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	4602      	mov	r2, r0
	DispHeight = dcf->Display_Height;
 80005de:	6840      	ldr	r0, [r0, #4]
 80005e0:	4b07      	ldr	r3, [pc, #28]	; (8000600 <Graphics_Init+0x28>)
 80005e2:	6018      	str	r0, [r3, #0]
	DispWidth = dcf->Display_Width;
 80005e4:	6891      	ldr	r1, [r2, #8]
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <Graphics_Init+0x2c>)
 80005e8:	6019      	str	r1, [r3, #0]
	ColorType = dcf->Color_Type;
 80005ea:	7b14      	ldrb	r4, [r2, #12]
 80005ec:	4b06      	ldr	r3, [pc, #24]	; (8000608 <Graphics_Init+0x30>)
 80005ee:	701c      	strb	r4, [r3, #0]
	Init_Graphics_System(dcf->Display_Height, dcf->Display_Width, dcf->Start_RAM_Address, dcf->Layers, dcf->Color_Type);
 80005f0:	7b53      	ldrb	r3, [r2, #13]
 80005f2:	6812      	ldr	r2, [r2, #0]
 80005f4:	9400      	str	r4, [sp, #0]
 80005f6:	f7ff ff87 	bl	8000508 <Init_Graphics_System>
}
 80005fa:	b002      	add	sp, #8
 80005fc:	bd10      	pop	{r4, pc}
 80005fe:	bf00      	nop
 8000600:	20000038 	.word	0x20000038
 8000604:	2000003c 	.word	0x2000003c
 8000608:	20000034 	.word	0x20000034

0800060c <Fill_Display>:

void Fill_Display(uint32 Color)
{
 800060c:	b510      	push	{r4, lr}
 800060e:	4604      	mov	r4, r0
	if(ColorType == Color565)
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <Fill_Display+0x38>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	b143      	cbz	r3, 8000628 <Fill_Display+0x1c>
	{ Fill_all(Get565Color(Color)); }

	if(ColorType == Color888)
 8000616:	4b0b      	ldr	r3, [pc, #44]	; (8000644 <Fill_Display+0x38>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d009      	beq.n	8000632 <Fill_Display+0x26>
	{ Fill_all(Color | 0xFF << 24); }

	if(ColorType == Color_A888)
 800061e:	4b09      	ldr	r3, [pc, #36]	; (8000644 <Fill_Display+0x38>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d00a      	beq.n	800063c <Fill_Display+0x30>
	{ Fill_all(Color); }
}
 8000626:	bd10      	pop	{r4, pc}
	{ Fill_all(Get565Color(Color)); }
 8000628:	f7ff ffa8 	bl	800057c <Get565Color>
 800062c:	f7ff ff7a 	bl	8000524 <Fill_all>
 8000630:	e7f1      	b.n	8000616 <Fill_Display+0xa>
	{ Fill_all(Color | 0xFF << 24); }
 8000632:	f044 407f 	orr.w	r0, r4, #4278190080	; 0xff000000
 8000636:	f7ff ff75 	bl	8000524 <Fill_all>
 800063a:	e7f0      	b.n	800061e <Fill_Display+0x12>
	{ Fill_all(Color); }
 800063c:	4620      	mov	r0, r4
 800063e:	f7ff ff71 	bl	8000524 <Fill_all>
}
 8000642:	e7f0      	b.n	8000626 <Fill_Display+0x1a>
 8000644:	20000034 	.word	0x20000034

08000648 <Fill_Rectangle>:
void Fill_Rectangle(uint32 Color, int32 StartX, int32 StopX, int32 StartY, int32 StopY)
{
 8000648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800064c:	b082      	sub	sp, #8
 800064e:	4680      	mov	r8, r0
 8000650:	4615      	mov	r5, r2
 8000652:	461c      	mov	r4, r3
 8000654:	9f08      	ldr	r7, [sp, #32]
	if(((StartX > 0) && (StartX <= DispWidth)) || ((StopX > 0) && (StopX <= DispWidth)))
 8000656:	1e0e      	subs	r6, r1, #0
 8000658:	dd03      	ble.n	8000662 <Fill_Rectangle+0x1a>
 800065a:	4b26      	ldr	r3, [pc, #152]	; (80006f4 <Fill_Rectangle+0xac>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	429e      	cmp	r6, r3
 8000660:	d905      	bls.n	800066e <Fill_Rectangle+0x26>
 8000662:	2d00      	cmp	r5, #0
 8000664:	dd28      	ble.n	80006b8 <Fill_Rectangle+0x70>
 8000666:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <Fill_Rectangle+0xac>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	429d      	cmp	r5, r3
 800066c:	d824      	bhi.n	80006b8 <Fill_Rectangle+0x70>
	{
		if(((StartY > 0) && (StartY <= DispHeight)) || ((StopY > 0) && (StopY <= DispHeight)))
 800066e:	2c00      	cmp	r4, #0
 8000670:	dd03      	ble.n	800067a <Fill_Rectangle+0x32>
 8000672:	4b21      	ldr	r3, [pc, #132]	; (80006f8 <Fill_Rectangle+0xb0>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	429c      	cmp	r4, r3
 8000678:	d905      	bls.n	8000686 <Fill_Rectangle+0x3e>
 800067a:	2f00      	cmp	r7, #0
 800067c:	dd1c      	ble.n	80006b8 <Fill_Rectangle+0x70>
 800067e:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <Fill_Rectangle+0xb0>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	429f      	cmp	r7, r3
 8000684:	d818      	bhi.n	80006b8 <Fill_Rectangle+0x70>
		{
			if(StartX <= 0)
 8000686:	2e00      	cmp	r6, #0
 8000688:	dd19      	ble.n	80006be <Fill_Rectangle+0x76>
			{ StartX = 1;}
			if(StopX > DispWidth)
 800068a:	4b1a      	ldr	r3, [pc, #104]	; (80006f4 <Fill_Rectangle+0xac>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	429d      	cmp	r5, r3
 8000690:	d900      	bls.n	8000694 <Fill_Rectangle+0x4c>
			{ StartX = DispWidth;}
 8000692:	461e      	mov	r6, r3

			if(StartY <= 0)
 8000694:	2c00      	cmp	r4, #0
 8000696:	dd14      	ble.n	80006c2 <Fill_Rectangle+0x7a>
			{ StartY = 1;}
			if(StopY > DispHeight)
 8000698:	4b17      	ldr	r3, [pc, #92]	; (80006f8 <Fill_Rectangle+0xb0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	429f      	cmp	r7, r3
 800069e:	d900      	bls.n	80006a2 <Fill_Rectangle+0x5a>
			{ StartY = DispHeight;}
 80006a0:	461c      	mov	r4, r3

			if(ColorType == Color565)
 80006a2:	4b16      	ldr	r3, [pc, #88]	; (80006fc <Fill_Rectangle+0xb4>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b173      	cbz	r3, 80006c6 <Fill_Rectangle+0x7e>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }

			if(ColorType == Color888)
 80006a8:	4b14      	ldr	r3, [pc, #80]	; (80006fc <Fill_Rectangle+0xb4>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d014      	beq.n	80006da <Fill_Rectangle+0x92>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }

			if(ColorType == Color_A888)
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <Fill_Rectangle+0xb4>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d019      	beq.n	80006ec <Fill_Rectangle+0xa4>
			{ Fill_all(Color); }
		}
	}
}
 80006b8:	b002      	add	sp, #8
 80006ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			{ StartX = 1;}
 80006be:	2601      	movs	r6, #1
 80006c0:	e7e3      	b.n	800068a <Fill_Rectangle+0x42>
			{ StartY = 1;}
 80006c2:	2401      	movs	r4, #1
 80006c4:	e7e8      	b.n	8000698 <Fill_Rectangle+0x50>
			{ Fill_rectangle(Get565Color(Color), StartX, StopX, StartY, StopY); }
 80006c6:	4640      	mov	r0, r8
 80006c8:	f7ff ff58 	bl	800057c <Get565Color>
 80006cc:	9700      	str	r7, [sp, #0]
 80006ce:	4623      	mov	r3, r4
 80006d0:	462a      	mov	r2, r5
 80006d2:	4631      	mov	r1, r6
 80006d4:	f7ff ff34 	bl	8000540 <Fill_rectangle>
 80006d8:	e7e6      	b.n	80006a8 <Fill_Rectangle+0x60>
			{ Fill_rectangle(Color | 0xFF << 24, StartX, StopX, StartY, StopY); }
 80006da:	9700      	str	r7, [sp, #0]
 80006dc:	4623      	mov	r3, r4
 80006de:	462a      	mov	r2, r5
 80006e0:	4631      	mov	r1, r6
 80006e2:	f048 407f 	orr.w	r0, r8, #4278190080	; 0xff000000
 80006e6:	f7ff ff2b 	bl	8000540 <Fill_rectangle>
 80006ea:	e7e1      	b.n	80006b0 <Fill_Rectangle+0x68>
			{ Fill_all(Color); }
 80006ec:	4640      	mov	r0, r8
 80006ee:	f7ff ff19 	bl	8000524 <Fill_all>
}
 80006f2:	e7e1      	b.n	80006b8 <Fill_Rectangle+0x70>
 80006f4:	2000003c 	.word	0x2000003c
 80006f8:	20000038 	.word	0x20000038
 80006fc:	20000034 	.word	0x20000034

08000700 <MainFunc>:

extern LTDC_HandleTypeDef hltdc;
DisplayConfig ds;

void MainFunc ()
{
 8000700:	b500      	push	{lr}
 8000702:	b083      	sub	sp, #12
	ds.Color_Type = Color565;
 8000704:	4c31      	ldr	r4, [pc, #196]	; (80007cc <MainFunc+0xcc>)
 8000706:	2200      	movs	r2, #0
 8000708:	7322      	strb	r2, [r4, #12]
	ds.Display_Height = 272;
 800070a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800070e:	6063      	str	r3, [r4, #4]
	ds.Display_Width = 480;
 8000710:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000714:	60a3      	str	r3, [r4, #8]
	ds.Layers = 1;
 8000716:	2301      	movs	r3, #1
 8000718:	7363      	strb	r3, [r4, #13]
	ds.Start_RAM_Address = (uint32_t)&RGB;
 800071a:	492d      	ldr	r1, [pc, #180]	; (80007d0 <MainFunc+0xd0>)
 800071c:	6021      	str	r1, [r4, #0]

	HAL_LTDC_SetAddress(&hltdc,(uint32_t)&RGB,0);  // запускаем модуль LTDC (железный)
 800071e:	482d      	ldr	r0, [pc, #180]	; (80007d4 <MainFunc+0xd4>)
 8000720:	f001 fcc8 	bl	80020b4 <HAL_LTDC_SetAddress>
	Graphics_Init(&ds); //инит библиотеки (из структуры ds)
 8000724:	4620      	mov	r0, r4
 8000726:	f7ff ff57 	bl	80005d8 <Graphics_Init>

	Fill_Display(green);
 800072a:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 800072e:	f7ff ff6d 	bl	800060c <Fill_Display>
	HAL_Delay(1000);
 8000732:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000736:	f000 ff4d 	bl	80015d4 <HAL_Delay>

	while(1)
	{
		Fill_Display(white);
 800073a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800073e:	f7ff ff65 	bl	800060c <Fill_Display>
		Fill_Rectangle(darkBlue4, 1, 480, 1, 272);
 8000742:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	2301      	movs	r3, #1
 800074a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800074e:	4619      	mov	r1, r3
 8000750:	2033      	movs	r0, #51	; 0x33
 8000752:	f7ff ff79 	bl	8000648 <Fill_Rectangle>
		HAL_Delay(3000);
 8000756:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800075a:	f000 ff3b 	bl	80015d4 <HAL_Delay>

		Fill_Display(white);
 800075e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8000762:	f7ff ff53 	bl	800060c <Fill_Display>
		Fill_Rectangle(darkBlue4, 2, 479, 2, 271);
 8000766:	f240 130f 	movw	r3, #271	; 0x10f
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f240 12df 	movw	r2, #479	; 0x1df
 8000772:	4619      	mov	r1, r3
 8000774:	2033      	movs	r0, #51	; 0x33
 8000776:	f7ff ff67 	bl	8000648 <Fill_Rectangle>
		HAL_Delay(3000);
 800077a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800077e:	f000 ff29 	bl	80015d4 <HAL_Delay>

		Fill_Display(white);
 8000782:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8000786:	f7ff ff41 	bl	800060c <Fill_Display>
		Fill_Rectangle(darkBlue4, 3, 478, 3, 270);
 800078a:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	2303      	movs	r3, #3
 8000792:	f44f 72ef 	mov.w	r2, #478	; 0x1de
 8000796:	4619      	mov	r1, r3
 8000798:	2033      	movs	r0, #51	; 0x33
 800079a:	f7ff ff55 	bl	8000648 <Fill_Rectangle>
		HAL_Delay(3000);
 800079e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80007a2:	f000 ff17 	bl	80015d4 <HAL_Delay>

		Fill_Display(white);
 80007a6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80007aa:	f7ff ff2f 	bl	800060c <Fill_Display>
		Fill_Rectangle(darkBlue4, 50, 400, 70, 180);
 80007ae:	23b4      	movs	r3, #180	; 0xb4
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2346      	movs	r3, #70	; 0x46
 80007b4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80007b8:	2132      	movs	r1, #50	; 0x32
 80007ba:	2033      	movs	r0, #51	; 0x33
 80007bc:	f7ff ff44 	bl	8000648 <Fill_Rectangle>
		HAL_Delay(3000);
 80007c0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80007c4:	f000 ff06 	bl	80015d4 <HAL_Delay>
 80007c8:	e7b7      	b.n	800073a <MainFunc+0x3a>
 80007ca:	bf00      	nop
 80007cc:	20000044 	.word	0x20000044
 80007d0:	20000054 	.word	0x20000054
 80007d4:	2003fd24 	.word	0x2003fd24

080007d8 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80007d8:	b510      	push	{r4, lr}
 80007da:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007dc:	2400      	movs	r4, #0
 80007de:	9400      	str	r4, [sp, #0]
 80007e0:	9401      	str	r4, [sp, #4]
 80007e2:	9402      	str	r4, [sp, #8]
 80007e4:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80007e6:	f000 ff5b 	bl	80016a0 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007ea:	2301      	movs	r3, #1
 80007ec:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007f0:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x20000004;
 80007f4:	4a0d      	ldr	r2, [pc, #52]	; (800082c <MPU_Config+0x54>)
 80007f6:	9201      	str	r2, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 80007f8:	2211      	movs	r2, #17
 80007fa:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80007fe:	f88d 4009 	strb.w	r4, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000802:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000806:	2203      	movs	r2, #3
 8000808:	f88d 200b 	strb.w	r2, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800080c:	f88d 400c 	strb.w	r4, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000810:	f88d 400d 	strb.w	r4, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000814:	f88d 300e 	strb.w	r3, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000818:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800081c:	4668      	mov	r0, sp
 800081e:	f000 ff61 	bl	80016e4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000822:	2004      	movs	r0, #4
 8000824:	f000 ff4c 	bl	80016c0 <HAL_MPU_Enable>

}
 8000828:	b004      	add	sp, #16
 800082a:	bd10      	pop	{r4, pc}
 800082c:	20000004 	.word	0x20000004

08000830 <MX_GPIO_Init>:
{
 8000830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000834:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	2400      	movs	r4, #0
 8000838:	940b      	str	r4, [sp, #44]	; 0x2c
 800083a:	940c      	str	r4, [sp, #48]	; 0x30
 800083c:	940d      	str	r4, [sp, #52]	; 0x34
 800083e:	940e      	str	r4, [sp, #56]	; 0x38
 8000840:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000842:	4ba9      	ldr	r3, [pc, #676]	; (8000ae8 <MX_GPIO_Init+0x2b8>)
 8000844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000846:	f042 0210 	orr.w	r2, r2, #16
 800084a:	631a      	str	r2, [r3, #48]	; 0x30
 800084c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800084e:	f002 0210 	and.w	r2, r2, #16
 8000852:	9200      	str	r2, [sp, #0]
 8000854:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000856:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800085c:	631a      	str	r2, [r3, #48]	; 0x30
 800085e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000860:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000864:	9201      	str	r2, [sp, #4]
 8000866:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800086a:	f042 0202 	orr.w	r2, r2, #2
 800086e:	631a      	str	r2, [r3, #48]	; 0x30
 8000870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000872:	f002 0202 	and.w	r2, r2, #2
 8000876:	9202      	str	r2, [sp, #8]
 8000878:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800087c:	f042 0208 	orr.w	r2, r2, #8
 8000880:	631a      	str	r2, [r3, #48]	; 0x30
 8000882:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000884:	f002 0208 	and.w	r2, r2, #8
 8000888:	9203      	str	r2, [sp, #12]
 800088a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800088e:	f042 0204 	orr.w	r2, r2, #4
 8000892:	631a      	str	r2, [r3, #48]	; 0x30
 8000894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000896:	f002 0204 	and.w	r2, r2, #4
 800089a:	9204      	str	r2, [sp, #16]
 800089c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008a0:	f042 0201 	orr.w	r2, r2, #1
 80008a4:	631a      	str	r2, [r3, #48]	; 0x30
 80008a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008a8:	f002 0201 	and.w	r2, r2, #1
 80008ac:	9205      	str	r2, [sp, #20]
 80008ae:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80008b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80008b6:	631a      	str	r2, [r3, #48]	; 0x30
 80008b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008ba:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80008be:	9206      	str	r2, [sp, #24]
 80008c0:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80008c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80008c8:	631a      	str	r2, [r3, #48]	; 0x30
 80008ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008cc:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80008d0:	9207      	str	r2, [sp, #28]
 80008d2:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80008d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80008da:	631a      	str	r2, [r3, #48]	; 0x30
 80008dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008de:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 80008e2:	9208      	str	r2, [sp, #32]
 80008e4:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008e8:	f042 0220 	orr.w	r2, r2, #32
 80008ec:	631a      	str	r2, [r3, #48]	; 0x30
 80008ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008f0:	f002 0220 	and.w	r2, r2, #32
 80008f4:	9209      	str	r2, [sp, #36]	; 0x24
 80008f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80008fe:	631a      	str	r2, [r3, #48]	; 0x30
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000906:	930a      	str	r3, [sp, #40]	; 0x28
 8000908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800090a:	2201      	movs	r2, #1
 800090c:	2120      	movs	r1, #32
 800090e:	4877      	ldr	r0, [pc, #476]	; (8000aec <MX_GPIO_Init+0x2bc>)
 8000910:	f001 f930 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 8000914:	4622      	mov	r2, r4
 8000916:	210c      	movs	r1, #12
 8000918:	4875      	ldr	r0, [pc, #468]	; (8000af0 <MX_GPIO_Init+0x2c0>)
 800091a:	f001 f92b 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800091e:	2201      	movs	r2, #1
 8000920:	2108      	movs	r1, #8
 8000922:	4874      	ldr	r0, [pc, #464]	; (8000af4 <MX_GPIO_Init+0x2c4>)
 8000924:	f001 f926 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8000928:	2201      	movs	r2, #1
 800092a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092e:	4870      	ldr	r0, [pc, #448]	; (8000af0 <MX_GPIO_Init+0x2c0>)
 8000930:	f001 f920 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8000934:	4622      	mov	r2, r4
 8000936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093a:	486f      	ldr	r0, [pc, #444]	; (8000af8 <MX_GPIO_Init+0x2c8>)
 800093c:	f001 f91a 	bl	8001b74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8000940:	4622      	mov	r2, r4
 8000942:	21c8      	movs	r1, #200	; 0xc8
 8000944:	486d      	ldr	r0, [pc, #436]	; (8000afc <MX_GPIO_Init+0x2cc>)
 8000946:	f001 f915 	bl	8001b74 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800094a:	f04f 0b08 	mov.w	fp, #8
 800094e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000952:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000956:	a90b      	add	r1, sp, #44	; 0x2c
 8000958:	4869      	ldr	r0, [pc, #420]	; (8000b00 <MX_GPIO_Init+0x2d0>)
 800095a:	f001 f81d 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800095e:	2304      	movs	r3, #4
 8000960:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2502      	movs	r5, #2
 8000964:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000968:	2603      	movs	r6, #3
 800096a:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800096c:	2309      	movs	r3, #9
 800096e:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000970:	a90b      	add	r1, sp, #44	; 0x2c
 8000972:	4863      	ldr	r0, [pc, #396]	; (8000b00 <MX_GPIO_Init+0x2d0>)
 8000974:	f001 f810 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000978:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800097c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000982:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000984:	230b      	movs	r3, #11
 8000986:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000988:	a90b      	add	r1, sp, #44	; 0x2c
 800098a:	485c      	ldr	r0, [pc, #368]	; (8000afc <MX_GPIO_Init+0x2cc>)
 800098c:	f001 f804 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000990:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000994:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000996:	2312      	movs	r3, #18
 8000998:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800099e:	2304      	movs	r3, #4
 80009a0:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a2:	a90b      	add	r1, sp, #44	; 0x2c
 80009a4:	4857      	ldr	r0, [pc, #348]	; (8000b04 <MX_GPIO_Init+0x2d4>)
 80009a6:	f000 fff7 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 80009aa:	f643 4323 	movw	r3, #15395	; 0x3c23
 80009ae:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80009b6:	f04f 080a 	mov.w	r8, #10
 80009ba:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009be:	a90b      	add	r1, sp, #44	; 0x2c
 80009c0:	4850      	ldr	r0, [pc, #320]	; (8000b04 <MX_GPIO_Init+0x2d4>)
 80009c2:	f000 ffe9 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80009c6:	2310      	movs	r3, #16
 80009c8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009d0:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80009d2:	a90b      	add	r1, sp, #44	; 0x2c
 80009d4:	484b      	ldr	r0, [pc, #300]	; (8000b04 <MX_GPIO_Init+0x2d4>)
 80009d6:	f000 ffdf 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80009da:	f04f 0a80 	mov.w	sl, #128	; 0x80
 80009de:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80009e8:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80009ec:	a90b      	add	r1, sp, #44	; 0x2c
 80009ee:	483f      	ldr	r0, [pc, #252]	; (8000aec <MX_GPIO_Init+0x2bc>)
 80009f0:	f000 ffd2 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80009f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009f8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a00:	2701      	movs	r7, #1
 8000a02:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000a04:	a90b      	add	r1, sp, #44	; 0x2c
 8000a06:	4840      	ldr	r0, [pc, #256]	; (8000b08 <MX_GPIO_Init+0x2d8>)
 8000a08:	f000 ffc6 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000a0c:	2360      	movs	r3, #96	; 0x60
 8000a0e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a16:	f04f 090d 	mov.w	r9, #13
 8000a1a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a1e:	a90b      	add	r1, sp, #44	; 0x2c
 8000a20:	4837      	ldr	r0, [pc, #220]	; (8000b00 <MX_GPIO_Init+0x2d0>)
 8000a22:	f000 ffb9 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000a26:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a30:	2307      	movs	r3, #7
 8000a32:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000a34:	a90b      	add	r1, sp, #44	; 0x2c
 8000a36:	4833      	ldr	r0, [pc, #204]	; (8000b04 <MX_GPIO_Init+0x2d4>)
 8000a38:	f000 ffae 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000a3c:	2340      	movs	r3, #64	; 0x40
 8000a3e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a46:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	a90b      	add	r1, sp, #44	; 0x2c
 8000a4c:	482d      	ldr	r0, [pc, #180]	; (8000b04 <MX_GPIO_Init+0x2d4>)
 8000a4e:	f000 ffa3 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a56:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a58:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	a90b      	add	r1, sp, #44	; 0x2c
 8000a5e:	482b      	ldr	r0, [pc, #172]	; (8000b0c <MX_GPIO_Init+0x2dc>)
 8000a60:	f000 ff9a 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000a64:	2340      	movs	r3, #64	; 0x40
 8000a66:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a68:	4b29      	ldr	r3, [pc, #164]	; (8000b10 <MX_GPIO_Init+0x2e0>)
 8000a6a:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	a90b      	add	r1, sp, #44	; 0x2c
 8000a70:	481e      	ldr	r0, [pc, #120]	; (8000aec <MX_GPIO_Init+0x2bc>)
 8000a72:	f000 ff91 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000a76:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000a7a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a80:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a82:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a86:	a90b      	add	r1, sp, #44	; 0x2c
 8000a88:	481f      	ldr	r0, [pc, #124]	; (8000b08 <MX_GPIO_Init+0x2d8>)
 8000a8a:	f000 ff85 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000a8e:	23f0      	movs	r3, #240	; 0xf0
 8000a90:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a98:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a9c:	a90b      	add	r1, sp, #44	; 0x2c
 8000a9e:	4814      	ldr	r0, [pc, #80]	; (8000af0 <MX_GPIO_Init+0x2c0>)
 8000aa0:	f000 ff7a 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000aa4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000ab0:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000ab4:	a90b      	add	r1, sp, #44	; 0x2c
 8000ab6:	4811      	ldr	r0, [pc, #68]	; (8000afc <MX_GPIO_Init+0x2cc>)
 8000ab8:	f000 ff6e 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000abc:	2320      	movs	r3, #32
 8000abe:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac0:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac4:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	a90b      	add	r1, sp, #44	; 0x2c
 8000ac8:	4808      	ldr	r0, [pc, #32]	; (8000aec <MX_GPIO_Init+0x2bc>)
 8000aca:	f000 ff65 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000ace:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ad8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000adc:	a90b      	add	r1, sp, #44	; 0x2c
 8000ade:	4803      	ldr	r0, [pc, #12]	; (8000aec <MX_GPIO_Init+0x2bc>)
 8000ae0:	f000 ff5a 	bl	8001998 <HAL_GPIO_Init>
 8000ae4:	e016      	b.n	8000b14 <MX_GPIO_Init+0x2e4>
 8000ae6:	bf00      	nop
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40020c00 	.word	0x40020c00
 8000af0:	40022000 	.word	0x40022000
 8000af4:	40022800 	.word	0x40022800
 8000af8:	40021c00 	.word	0x40021c00
 8000afc:	40021800 	.word	0x40021800
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40020400 	.word	0x40020400
 8000b08:	40020000 	.word	0x40020000
 8000b0c:	40022400 	.word	0x40022400
 8000b10:	10120000 	.word	0x10120000
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8000b14:	f241 030c 	movw	r3, #4108	; 0x100c
 8000b18:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1a:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b20:	a90b      	add	r1, sp, #44	; 0x2c
 8000b22:	488d      	ldr	r0, [pc, #564]	; (8000d58 <MX_GPIO_Init+0x528>)
 8000b24:	f000 ff38 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000b28:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
 8000b2c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b30:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b34:	a90b      	add	r1, sp, #44	; 0x2c
 8000b36:	4889      	ldr	r0, [pc, #548]	; (8000d5c <MX_GPIO_Init+0x52c>)
 8000b38:	f000 ff2e 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000b3c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b40:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b46:	a90b      	add	r1, sp, #44	; 0x2c
 8000b48:	4885      	ldr	r0, [pc, #532]	; (8000d60 <MX_GPIO_Init+0x530>)
 8000b4a:	f000 ff25 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000b4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b52:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b56:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b5a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000b5e:	a90b      	add	r1, sp, #44	; 0x2c
 8000b60:	4880      	ldr	r0, [pc, #512]	; (8000d64 <MX_GPIO_Init+0x534>)
 8000b62:	f000 ff19 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b66:	2210      	movs	r2, #16
 8000b68:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b6a:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	a90b      	add	r1, sp, #44	; 0x2c
 8000b70:	487d      	ldr	r0, [pc, #500]	; (8000d68 <MX_GPIO_Init+0x538>)
 8000b72:	f000 ff11 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000b76:	f248 0304 	movw	r3, #32772	; 0x8004
 8000b7a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b7c:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b80:	a90b      	add	r1, sp, #44	; 0x2c
 8000b82:	487a      	ldr	r0, [pc, #488]	; (8000d6c <MX_GPIO_Init+0x53c>)
 8000b84:	f000 ff08 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8000b88:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b90:	2205      	movs	r2, #5
 8000b92:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8000b94:	a90b      	add	r1, sp, #44	; 0x2c
 8000b96:	4870      	ldr	r0, [pc, #448]	; (8000d58 <MX_GPIO_Init+0x528>)
 8000b98:	f000 fefe 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000b9c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	a90b      	add	r1, sp, #44	; 0x2c
 8000ba8:	4870      	ldr	r0, [pc, #448]	; (8000d6c <MX_GPIO_Init+0x53c>)
 8000baa:	f000 fef5 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000bae:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8000bb2:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb4:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000bba:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bbe:	a90b      	add	r1, sp, #44	; 0x2c
 8000bc0:	486a      	ldr	r0, [pc, #424]	; (8000d6c <MX_GPIO_Init+0x53c>)
 8000bc2:	f000 fee9 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000bc6:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bcc:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000bce:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000bd0:	a90b      	add	r1, sp, #44	; 0x2c
 8000bd2:	4861      	ldr	r0, [pc, #388]	; (8000d58 <MX_GPIO_Init+0x528>)
 8000bd4:	f000 fee0 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000bd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bdc:	920b      	str	r2, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000be4:	2207      	movs	r2, #7
 8000be6:	920f      	str	r2, [sp, #60]	; 0x3c
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000be8:	a90b      	add	r1, sp, #44	; 0x2c
 8000bea:	4861      	ldr	r0, [pc, #388]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000bec:	f000 fed4 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000bf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bf4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bfc:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000bfe:	a90b      	add	r1, sp, #44	; 0x2c
 8000c00:	485b      	ldr	r0, [pc, #364]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000c02:	f000 fec9 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000c06:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c0a:	4b5a      	ldr	r3, [pc, #360]	; (8000d74 <MX_GPIO_Init+0x544>)
 8000c0c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000c10:	a90b      	add	r1, sp, #44	; 0x2c
 8000c12:	4851      	ldr	r0, [pc, #324]	; (8000d58 <MX_GPIO_Init+0x528>)
 8000c14:	f000 fec0 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000c18:	23c0      	movs	r3, #192	; 0xc0
 8000c1a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c20:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000c22:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c26:	a90b      	add	r1, sp, #44	; 0x2c
 8000c28:	484c      	ldr	r0, [pc, #304]	; (8000d5c <MX_GPIO_Init+0x52c>)
 8000c2a:	f000 feb5 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000c2e:	2310      	movs	r3, #16
 8000c30:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000c38:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000c3c:	a90b      	add	r1, sp, #44	; 0x2c
 8000c3e:	484b      	ldr	r0, [pc, #300]	; (8000d6c <MX_GPIO_Init+0x53c>)
 8000c40:	f000 feaa 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000c44:	23c8      	movs	r3, #200	; 0xc8
 8000c46:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c48:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4c:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c4e:	a90b      	add	r1, sp, #44	; 0x2c
 8000c50:	4844      	ldr	r0, [pc, #272]	; (8000d64 <MX_GPIO_Init+0x534>)
 8000c52:	f000 fea1 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000c56:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000c5a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c5c:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c60:	a90b      	add	r1, sp, #44	; 0x2c
 8000c62:	4845      	ldr	r0, [pc, #276]	; (8000d78 <MX_GPIO_Init+0x548>)
 8000c64:	f000 fe98 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000c68:	2305      	movs	r3, #5
 8000c6a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c70:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000c72:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c76:	a90b      	add	r1, sp, #44	; 0x2c
 8000c78:	4838      	ldr	r0, [pc, #224]	; (8000d5c <MX_GPIO_Init+0x52c>)
 8000c7a:	f000 fe8d 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000c7e:	2332      	movs	r3, #50	; 0x32
 8000c80:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c86:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c88:	230b      	movs	r3, #11
 8000c8a:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8c:	a90b      	add	r1, sp, #44	; 0x2c
 8000c8e:	4833      	ldr	r0, [pc, #204]	; (8000d5c <MX_GPIO_Init+0x52c>)
 8000c90:	f000 fe82 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c94:	2304      	movs	r3, #4
 8000c96:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c98:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000c9e:	2309      	movs	r3, #9
 8000ca0:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca2:	a90b      	add	r1, sp, #44	; 0x2c
 8000ca4:	4835      	ldr	r0, [pc, #212]	; (8000d7c <MX_GPIO_Init+0x54c>)
 8000ca6:	f000 fe77 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000caa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000cae:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000cb6:	2309      	movs	r3, #9
 8000cb8:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cba:	a90b      	add	r1, sp, #44	; 0x2c
 8000cbc:	482a      	ldr	r0, [pc, #168]	; (8000d68 <MX_GPIO_Init+0x538>)
 8000cbe:	f000 fe6b 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000cc2:	2304      	movs	r3, #4
 8000cc4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc6:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000cca:	a90b      	add	r1, sp, #44	; 0x2c
 8000ccc:	4825      	ldr	r0, [pc, #148]	; (8000d64 <MX_GPIO_Init+0x534>)
 8000cce:	f000 fe63 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cd2:	2386      	movs	r3, #134	; 0x86
 8000cd4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cda:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cdc:	230b      	movs	r3, #11
 8000cde:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce0:	a90b      	add	r1, sp, #44	; 0x2c
 8000ce2:	4823      	ldr	r0, [pc, #140]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000ce4:	f000 fe58 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000ce8:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cea:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000cee:	a90b      	add	r1, sp, #44	; 0x2c
 8000cf0:	481f      	ldr	r0, [pc, #124]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000cf2:	f000 fe51 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000cf6:	2350      	movs	r3, #80	; 0x50
 8000cf8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000d00:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	a90b      	add	r1, sp, #44	; 0x2c
 8000d06:	481a      	ldr	r0, [pc, #104]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000d08:	f000 fe46 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000d0c:	2328      	movs	r3, #40	; 0x28
 8000d0e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d10:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d14:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d16:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1a:	a90b      	add	r1, sp, #44	; 0x2c
 8000d1c:	4814      	ldr	r0, [pc, #80]	; (8000d70 <MX_GPIO_Init+0x540>)
 8000d1e:	f000 fe3b 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000d22:	2340      	movs	r3, #64	; 0x40
 8000d24:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000d2c:	2309      	movs	r3, #9
 8000d2e:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000d30:	a90b      	add	r1, sp, #44	; 0x2c
 8000d32:	480e      	ldr	r0, [pc, #56]	; (8000d6c <MX_GPIO_Init+0x53c>)
 8000d34:	f000 fe30 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000d38:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000d3c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d44:	2305      	movs	r3, #5
 8000d46:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d48:	a90b      	add	r1, sp, #44	; 0x2c
 8000d4a:	480c      	ldr	r0, [pc, #48]	; (8000d7c <MX_GPIO_Init+0x54c>)
 8000d4c:	f000 fe24 	bl	8001998 <HAL_GPIO_Init>
}
 8000d50:	b011      	add	sp, #68	; 0x44
 8000d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d56:	bf00      	nop
 8000d58:	40022000 	.word	0x40022000
 8000d5c:	40020800 	.word	0x40020800
 8000d60:	40022800 	.word	0x40022800
 8000d64:	40021800 	.word	0x40021800
 8000d68:	40020c00 	.word	0x40020c00
 8000d6c:	40021c00 	.word	0x40021c00
 8000d70:	40020000 	.word	0x40020000
 8000d74:	10120000 	.word	0x10120000
 8000d78:	40021400 	.word	0x40021400
 8000d7c:	40020400 	.word	0x40020400

08000d80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d82:	6802      	ldr	r2, [r0, #0]
 8000d84:	4b03      	ldr	r3, [pc, #12]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d000      	beq.n	8000d8c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d8a:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000d8c:	f000 fc10 	bl	80015b0 <HAL_IncTick>
}
 8000d90:	e7fb      	b.n	8000d8a <HAL_TIM_PeriodElapsedCallback+0xa>
 8000d92:	bf00      	nop
 8000d94:	40001000 	.word	0x40001000

08000d98 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
 8000d9a:	e7fe      	b.n	8000d9a <Error_Handler+0x2>

08000d9c <MX_DMA2D_Init>:
{
 8000d9c:	b508      	push	{r3, lr}
  hdma2d.Instance = DMA2D;
 8000d9e:	480c      	ldr	r0, [pc, #48]	; (8000dd0 <MX_DMA2D_Init+0x34>)
 8000da0:	4b0c      	ldr	r3, [pc, #48]	; (8000dd4 <MX_DMA2D_Init+0x38>)
 8000da2:	6003      	str	r3, [r0, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000da4:	2300      	movs	r3, #0
 8000da6:	6043      	str	r3, [r0, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8000da8:	2202      	movs	r2, #2
 8000daa:	6082      	str	r2, [r0, #8]
  hdma2d.Init.OutputOffset = 0;
 8000dac:	60c3      	str	r3, [r0, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000dae:	6283      	str	r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8000db0:	62c2      	str	r2, [r0, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000db2:	6303      	str	r3, [r0, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000db4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000db6:	f000 fcbf 	bl	8001738 <HAL_DMA2D_Init>
 8000dba:	b928      	cbnz	r0, 8000dc8 <MX_DMA2D_Init+0x2c>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <MX_DMA2D_Init+0x34>)
 8000dc0:	f000 fd88 	bl	80018d4 <HAL_DMA2D_ConfigLayer>
 8000dc4:	b910      	cbnz	r0, 8000dcc <MX_DMA2D_Init+0x30>
}
 8000dc6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000dc8:	f7ff ffe6 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000dcc:	f7ff ffe4 	bl	8000d98 <Error_Handler>
 8000dd0:	2003fdec 	.word	0x2003fdec
 8000dd4:	4002b000 	.word	0x4002b000

08000dd8 <MX_FMC_Init>:
{
 8000dd8:	b500      	push	{lr}
 8000dda:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000ddc:	4814      	ldr	r0, [pc, #80]	; (8000e30 <MX_FMC_Init+0x58>)
 8000dde:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <MX_FMC_Init+0x5c>)
 8000de0:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000de2:	2300      	movs	r3, #0
 8000de4:	6043      	str	r3, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000de6:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000de8:	2104      	movs	r1, #4
 8000dea:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000dec:	2210      	movs	r2, #16
 8000dee:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000df0:	2240      	movs	r2, #64	; 0x40
 8000df2:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000df4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000df8:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000dfa:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000dfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e00:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000e02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e06:	6242      	str	r2, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000e08:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8000e0e:	2206      	movs	r2, #6
 8000e10:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000e12:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 6;
 8000e14:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 2;
 8000e16:	9305      	str	r3, [sp, #20]
  SdramTiming.RPDelay = 2;
 8000e18:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8000e1a:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000e1c:	4469      	add	r1, sp
 8000e1e:	f002 fa4b 	bl	80032b8 <HAL_SDRAM_Init>
 8000e22:	b910      	cbnz	r0, 8000e2a <MX_FMC_Init+0x52>
}
 8000e24:	b009      	add	sp, #36	; 0x24
 8000e26:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8000e2a:	f7ff ffb5 	bl	8000d98 <Error_Handler>
 8000e2e:	bf00      	nop
 8000e30:	2003fe2c 	.word	0x2003fe2c
 8000e34:	a0000140 	.word	0xa0000140

08000e38 <MX_I2C3_Init>:
{
 8000e38:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8000e3a:	4811      	ldr	r0, [pc, #68]	; (8000e80 <MX_I2C3_Init+0x48>)
 8000e3c:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <MX_I2C3_Init+0x4c>)
 8000e3e:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <MX_I2C3_Init+0x50>)
 8000e42:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 224;
 8000e44:	23e0      	movs	r3, #224	; 0xe0
 8000e46:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000e50:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e52:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e54:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e56:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000e58:	f000 fe92 	bl	8001b80 <HAL_I2C_Init>
 8000e5c:	b950      	cbnz	r0, 8000e74 <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4807      	ldr	r0, [pc, #28]	; (8000e80 <MX_I2C3_Init+0x48>)
 8000e62:	f000 feeb 	bl	8001c3c <HAL_I2CEx_ConfigAnalogFilter>
 8000e66:	b938      	cbnz	r0, 8000e78 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4805      	ldr	r0, [pc, #20]	; (8000e80 <MX_I2C3_Init+0x48>)
 8000e6c:	f000 ff14 	bl	8001c98 <HAL_I2CEx_ConfigDigitalFilter>
 8000e70:	b920      	cbnz	r0, 8000e7c <MX_I2C3_Init+0x44>
}
 8000e72:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000e74:	f7ff ff90 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e78:	f7ff ff8e 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e7c:	f7ff ff8c 	bl	8000d98 <Error_Handler>
 8000e80:	2003fc54 	.word	0x2003fc54
 8000e84:	40005c00 	.word	0x40005c00
 8000e88:	00c0eaff 	.word	0x00c0eaff

08000e8c <MX_LTDC_Init>:
{
 8000e8c:	b500      	push	{lr}
 8000e8e:	b08f      	sub	sp, #60	; 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000e90:	2234      	movs	r2, #52	; 0x34
 8000e92:	2100      	movs	r1, #0
 8000e94:	a801      	add	r0, sp, #4
 8000e96:	f002 fcab 	bl	80037f0 <memset>
  hltdc.Instance = LTDC;
 8000e9a:	4826      	ldr	r0, [pc, #152]	; (8000f34 <MX_LTDC_Init+0xa8>)
 8000e9c:	4b26      	ldr	r3, [pc, #152]	; (8000f38 <MX_LTDC_Init+0xac>)
 8000e9e:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000ea4:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000ea6:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000ea8:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 40;
 8000eaa:	2228      	movs	r2, #40	; 0x28
 8000eac:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 9;
 8000eae:	2209      	movs	r2, #9
 8000eb0:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000eb2:	2235      	movs	r2, #53	; 0x35
 8000eb4:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000eb6:	220b      	movs	r2, #11
 8000eb8:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000eba:	f240 2215 	movw	r2, #533	; 0x215
 8000ebe:	6242      	str	r2, [r0, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000ec0:	f240 121b 	movw	r2, #283	; 0x11b
 8000ec4:	6282      	str	r2, [r0, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8000ec6:	f240 2235 	movw	r2, #565	; 0x235
 8000eca:	62c2      	str	r2, [r0, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000ecc:	f240 121d 	movw	r2, #285	; 0x11d
 8000ed0:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000ed2:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000ed6:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000eda:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000ede:	f000 ffd1 	bl	8001e84 <HAL_LTDC_Init>
 8000ee2:	bb18      	cbnz	r0, 8000f2c <MX_LTDC_Init+0xa0>
  pLayerCfg.WindowX0 = 0;
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 480;
 8000ee8:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000eec:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8000eee:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 272;
 8000ef0:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000ef4:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000ef6:	2002      	movs	r0, #2
 8000ef8:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8000efa:	20ff      	movs	r0, #255	; 0xff
 8000efc:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8000efe:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000f00:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000f04:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000f06:	2005      	movs	r0, #5
 8000f08:	9009      	str	r0, [sp, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 8000f0a:	920a      	str	r2, [sp, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8000f0c:	910b      	str	r1, [sp, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8000f0e:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000f10:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000f14:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000f18:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000f1c:	a901      	add	r1, sp, #4
 8000f1e:	4805      	ldr	r0, [pc, #20]	; (8000f34 <MX_LTDC_Init+0xa8>)
 8000f20:	f001 f89a 	bl	8002058 <HAL_LTDC_ConfigLayer>
 8000f24:	b920      	cbnz	r0, 8000f30 <MX_LTDC_Init+0xa4>
}
 8000f26:	b00f      	add	sp, #60	; 0x3c
 8000f28:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f2c:	f7ff ff34 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000f30:	f7ff ff32 	bl	8000d98 <Error_Handler>
 8000f34:	2003fd24 	.word	0x2003fd24
 8000f38:	40016800 	.word	0x40016800

08000f3c <MX_RTC_Init>:
{
 8000f3c:	b510      	push	{r4, lr}
 8000f3e:	b092      	sub	sp, #72	; 0x48
  RTC_TimeTypeDef sTime = {0};
 8000f40:	2400      	movs	r4, #0
 8000f42:	940c      	str	r4, [sp, #48]	; 0x30
 8000f44:	940d      	str	r4, [sp, #52]	; 0x34
 8000f46:	940e      	str	r4, [sp, #56]	; 0x38
 8000f48:	940f      	str	r4, [sp, #60]	; 0x3c
 8000f4a:	9410      	str	r4, [sp, #64]	; 0x40
 8000f4c:	9411      	str	r4, [sp, #68]	; 0x44
  RTC_DateTypeDef sDate = {0};
 8000f4e:	940b      	str	r4, [sp, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8000f50:	222c      	movs	r2, #44	; 0x2c
 8000f52:	4621      	mov	r1, r4
 8000f54:	4668      	mov	r0, sp
 8000f56:	f002 fc4b 	bl	80037f0 <memset>
  hrtc.Instance = RTC;
 8000f5a:	4831      	ldr	r0, [pc, #196]	; (8001020 <MX_RTC_Init+0xe4>)
 8000f5c:	4b31      	ldr	r3, [pc, #196]	; (8001024 <MX_RTC_Init+0xe8>)
 8000f5e:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000f60:	6044      	str	r4, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000f62:	237f      	movs	r3, #127	; 0x7f
 8000f64:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000f66:	23ff      	movs	r3, #255	; 0xff
 8000f68:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000f6a:	6104      	str	r4, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000f6c:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f6e:	6184      	str	r4, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f70:	f001 ff68 	bl	8002e44 <HAL_RTC_Init>
 8000f74:	2800      	cmp	r0, #0
 8000f76:	d147      	bne.n	8001008 <MX_RTC_Init+0xcc>
  sTime.Hours = 0x0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  sTime.Minutes = 0x0;
 8000f7e:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  sTime.Seconds = 0x0;
 8000f82:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f86:	9310      	str	r3, [sp, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f88:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	a90c      	add	r1, sp, #48	; 0x30
 8000f8e:	4824      	ldr	r0, [pc, #144]	; (8001020 <MX_RTC_Init+0xe4>)
 8000f90:	f001 ffc6 	bl	8002f20 <HAL_RTC_SetTime>
 8000f94:	2800      	cmp	r0, #0
 8000f96:	d139      	bne.n	800100c <MX_RTC_Init+0xd0>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8000f9e:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
  sDate.Date = 0x1;
 8000fa2:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
  sDate.Year = 0x0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000fac:	a90b      	add	r1, sp, #44	; 0x2c
 8000fae:	481c      	ldr	r0, [pc, #112]	; (8001020 <MX_RTC_Init+0xe4>)
 8000fb0:	f002 f836 	bl	8003020 <HAL_RTC_SetDate>
 8000fb4:	bb60      	cbnz	r0, 8001010 <MX_RTC_Init+0xd4>
  sAlarm.AlarmTime.Hours = 0x0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f88d 3000 	strb.w	r3, [sp]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000fbc:	f88d 3001 	strb.w	r3, [sp, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000fc0:	f88d 3002 	strb.w	r3, [sp, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000fc4:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000fc6:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000fc8:	9305      	str	r3, [sp, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000fca:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000fcc:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000fce:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8000fd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fda:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000fdc:	4669      	mov	r1, sp
 8000fde:	4810      	ldr	r0, [pc, #64]	; (8001020 <MX_RTC_Init+0xe4>)
 8000fe0:	f002 f88c 	bl	80030fc <HAL_RTC_SetAlarm>
 8000fe4:	b9b0      	cbnz	r0, 8001014 <MX_RTC_Init+0xd8>
  sAlarm.Alarm = RTC_ALARM_B;
 8000fe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fea:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000fec:	2201      	movs	r2, #1
 8000fee:	4669      	mov	r1, sp
 8000ff0:	480b      	ldr	r0, [pc, #44]	; (8001020 <MX_RTC_Init+0xe4>)
 8000ff2:	f002 f883 	bl	80030fc <HAL_RTC_SetAlarm>
 8000ff6:	b978      	cbnz	r0, 8001018 <MX_RTC_Init+0xdc>
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	4808      	ldr	r0, [pc, #32]	; (8001020 <MX_RTC_Init+0xe4>)
 8000ffe:	f002 f92d 	bl	800325c <HAL_RTCEx_SetTimeStamp>
 8001002:	b958      	cbnz	r0, 800101c <MX_RTC_Init+0xe0>
}
 8001004:	b012      	add	sp, #72	; 0x48
 8001006:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001008:	f7ff fec6 	bl	8000d98 <Error_Handler>
    Error_Handler();
 800100c:	f7ff fec4 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001010:	f7ff fec2 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001014:	f7ff fec0 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001018:	f7ff febe 	bl	8000d98 <Error_Handler>
    Error_Handler();
 800101c:	f7ff febc 	bl	8000d98 <Error_Handler>
 8001020:	2003fdcc 	.word	0x2003fdcc
 8001024:	40002800 	.word	0x40002800

08001028 <SystemClock_Config>:
{
 8001028:	b500      	push	{lr}
 800102a:	b0b5      	sub	sp, #212	; 0xd4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800102c:	2230      	movs	r2, #48	; 0x30
 800102e:	2100      	movs	r1, #0
 8001030:	a828      	add	r0, sp, #160	; 0xa0
 8001032:	f002 fbdd 	bl	80037f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001036:	2100      	movs	r1, #0
 8001038:	9123      	str	r1, [sp, #140]	; 0x8c
 800103a:	9124      	str	r1, [sp, #144]	; 0x90
 800103c:	9125      	str	r1, [sp, #148]	; 0x94
 800103e:	9126      	str	r1, [sp, #152]	; 0x98
 8001040:	9127      	str	r1, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001042:	2284      	movs	r2, #132	; 0x84
 8001044:	a802      	add	r0, sp, #8
 8001046:	f002 fbd3 	bl	80037f0 <memset>
  HAL_PWR_EnableBkUpAccess();
 800104a:	f001 f855 	bl	80020f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 800104e:	4b33      	ldr	r3, [pc, #204]	; (800111c <SystemClock_Config+0xf4>)
 8001050:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001052:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001056:	641a      	str	r2, [r3, #64]	; 0x40
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001062:	4b2f      	ldr	r3, [pc, #188]	; (8001120 <SystemClock_Config+0xf8>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001072:	9301      	str	r3, [sp, #4]
 8001074:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001076:	2309      	movs	r3, #9
 8001078:	9328      	str	r3, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800107a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107e:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001080:	2301      	movs	r3, #1
 8001082:	932d      	str	r3, [sp, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001084:	2302      	movs	r3, #2
 8001086:	932e      	str	r3, [sp, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001088:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800108c:	922f      	str	r2, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 800108e:	2219      	movs	r2, #25
 8001090:	9230      	str	r2, [sp, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001092:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001096:	9231      	str	r2, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001098:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800109a:	2308      	movs	r3, #8
 800109c:	9333      	str	r3, [sp, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109e:	a828      	add	r0, sp, #160	; 0xa0
 80010a0:	f001 f870 	bl	8002184 <HAL_RCC_OscConfig>
 80010a4:	2800      	cmp	r0, #0
 80010a6:	d131      	bne.n	800110c <SystemClock_Config+0xe4>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010a8:	f001 f82e 	bl	8002108 <HAL_PWREx_EnableOverDrive>
 80010ac:	2800      	cmp	r0, #0
 80010ae:	d12f      	bne.n	8001110 <SystemClock_Config+0xe8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b0:	230f      	movs	r3, #15
 80010b2:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b4:	2302      	movs	r3, #2
 80010b6:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010c0:	9326      	str	r3, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010c6:	9327      	str	r3, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80010c8:	2106      	movs	r1, #6
 80010ca:	a823      	add	r0, sp, #140	; 0x8c
 80010cc:	f001 fac8 	bl	8002660 <HAL_RCC_ClockConfig>
 80010d0:	bb00      	cbnz	r0, 8001114 <SystemClock_Config+0xec>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 80010d2:	4b14      	ldr	r3, [pc, #80]	; (8001124 <SystemClock_Config+0xfc>)
 80010d4:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 80010d6:	2364      	movs	r3, #100	; 0x64
 80010d8:	9307      	str	r3, [sp, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80010da:	2302      	movs	r3, #2
 80010dc:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80010de:	9308      	str	r3, [sp, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80010e0:	2300      	movs	r3, #0
 80010e2:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80010e4:	2201      	movs	r2, #1
 80010e6:	920c      	str	r2, [sp, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80010e8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ec:	920d      	str	r2, [sp, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80010ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f2:	920e      	str	r2, [sp, #56]	; 0x38
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80010f4:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80010f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010fa:	9221      	str	r2, [sp, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 80010fc:	9322      	str	r3, [sp, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010fe:	a802      	add	r0, sp, #8
 8001100:	f001 fb96 	bl	8002830 <HAL_RCCEx_PeriphCLKConfig>
 8001104:	b940      	cbnz	r0, 8001118 <SystemClock_Config+0xf0>
}
 8001106:	b035      	add	sp, #212	; 0xd4
 8001108:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800110c:	f7ff fe44 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001110:	f7ff fe42 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001114:	f7ff fe40 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001118:	f7ff fe3e 	bl	8000d98 <Error_Handler>
 800111c:	40023800 	.word	0x40023800
 8001120:	40007000 	.word	0x40007000
 8001124:	00a10028 	.word	0x00a10028

08001128 <main>:
{
 8001128:	b508      	push	{r3, lr}
  MPU_Config();
 800112a:	f7ff fb55 	bl	80007d8 <MPU_Config>
  HAL_Init();
 800112e:	f000 fa2d 	bl	800158c <HAL_Init>
  SystemClock_Config();
 8001132:	f7ff ff79 	bl	8001028 <SystemClock_Config>
  HAL_Delay(500);
 8001136:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800113a:	f000 fa4b 	bl	80015d4 <HAL_Delay>
  MX_GPIO_Init();
 800113e:	f7ff fb77 	bl	8000830 <MX_GPIO_Init>
  MX_DMA2D_Init();
 8001142:	f7ff fe2b 	bl	8000d9c <MX_DMA2D_Init>
  MX_FMC_Init();
 8001146:	f7ff fe47 	bl	8000dd8 <MX_FMC_Init>
  MX_I2C3_Init();
 800114a:	f7ff fe75 	bl	8000e38 <MX_I2C3_Init>
  MX_LTDC_Init();
 800114e:	f7ff fe9d 	bl	8000e8c <MX_LTDC_Init>
  MX_RTC_Init();
 8001152:	f7ff fef3 	bl	8000f3c <MX_RTC_Init>
	  MainFunc ();
 8001156:	f7ff fad3 	bl	8000700 <MainFunc>
 800115a:	e7fc      	b.n	8001156 <main+0x2e>

0800115c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800115c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115e:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001160:	2300      	movs	r3, #0
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	9302      	str	r3, [sp, #8]
 8001166:	9303      	str	r3, [sp, #12]
 8001168:	9304      	str	r3, [sp, #16]
 800116a:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 800116c:	4b2a      	ldr	r3, [pc, #168]	; (8001218 <HAL_FMC_MspInit+0xbc>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	b10b      	cbz	r3, 8001176 <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001172:	b007      	add	sp, #28
 8001174:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 8001176:	4b28      	ldr	r3, [pc, #160]	; (8001218 <HAL_FMC_MspInit+0xbc>)
 8001178:	2201      	movs	r2, #1
 800117a:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 800117c:	4b27      	ldr	r3, [pc, #156]	; (800121c <HAL_FMC_MspInit+0xc0>)
 800117e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001180:	f042 0201 	orr.w	r2, r2, #1
 8001184:	639a      	str	r2, [r3, #56]	; 0x38
 8001186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	9300      	str	r3, [sp, #0]
 800118e:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8001190:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001194:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2602      	movs	r6, #2
 8001198:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119a:	2503      	movs	r5, #3
 800119c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800119e:	240c      	movs	r4, #12
 80011a0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011a2:	a901      	add	r1, sp, #4
 80011a4:	481e      	ldr	r0, [pc, #120]	; (8001220 <HAL_FMC_MspInit+0xc4>)
 80011a6:	f000 fbf7 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80011aa:	f248 1333 	movw	r3, #33075	; 0x8133
 80011ae:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2700      	movs	r7, #0
 80011b4:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011b8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ba:	a901      	add	r1, sp, #4
 80011bc:	4819      	ldr	r0, [pc, #100]	; (8001224 <HAL_FMC_MspInit+0xc8>)
 80011be:	f000 fbeb 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80011c2:	f24c 7303 	movw	r3, #50947	; 0xc703
 80011c6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011cc:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011ce:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d0:	a901      	add	r1, sp, #4
 80011d2:	4815      	ldr	r0, [pc, #84]	; (8001228 <HAL_FMC_MspInit+0xcc>)
 80011d4:	f000 fbe0 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80011d8:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80011dc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011de:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011e4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011e6:	a901      	add	r1, sp, #4
 80011e8:	4810      	ldr	r0, [pc, #64]	; (800122c <HAL_FMC_MspInit+0xd0>)
 80011ea:	f000 fbd5 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80011ee:	2328      	movs	r3, #40	; 0x28
 80011f0:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80011f8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80011fa:	a901      	add	r1, sp, #4
 80011fc:	480c      	ldr	r0, [pc, #48]	; (8001230 <HAL_FMC_MspInit+0xd4>)
 80011fe:	f000 fbcb 	bl	8001998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8001202:	2308      	movs	r3, #8
 8001204:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001206:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800120c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 800120e:	a901      	add	r1, sp, #4
 8001210:	4808      	ldr	r0, [pc, #32]	; (8001234 <HAL_FMC_MspInit+0xd8>)
 8001212:	f000 fbc1 	bl	8001998 <HAL_GPIO_Init>
 8001216:	e7ac      	b.n	8001172 <HAL_FMC_MspInit+0x16>
 8001218:	20000040 	.word	0x20000040
 800121c:	40023800 	.word	0x40023800
 8001220:	40021000 	.word	0x40021000
 8001224:	40021800 	.word	0x40021800
 8001228:	40020c00 	.word	0x40020c00
 800122c:	40021400 	.word	0x40021400
 8001230:	40021c00 	.word	0x40021c00
 8001234:	40020800 	.word	0x40020800

08001238 <HAL_MspInit>:
{
 8001238:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800123a:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <HAL_MspInit+0x2c>)
 800123c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800123e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001242:	641a      	str	r2, [r3, #64]	; 0x40
 8001244:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001246:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800124a:	9200      	str	r2, [sp, #0]
 800124c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800124e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001250:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001254:	645a      	str	r2, [r3, #68]	; 0x44
 8001256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001258:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800125c:	9301      	str	r3, [sp, #4]
 800125e:	9b01      	ldr	r3, [sp, #4]
}
 8001260:	b002      	add	sp, #8
 8001262:	4770      	bx	lr
 8001264:	40023800 	.word	0x40023800

08001268 <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 8001268:	6802      	ldr	r2, [r0, #0]
 800126a:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <HAL_DMA2D_MspInit+0x3c>)
 800126c:	429a      	cmp	r2, r3
 800126e:	d000      	beq.n	8001272 <HAL_DMA2D_MspInit+0xa>
 8001270:	4770      	bx	lr
{
 8001272:	b500      	push	{lr}
 8001274:	b083      	sub	sp, #12
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001276:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 800127a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800127c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001280:	631a      	str	r2, [r3, #48]	; 0x30
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 800128c:	2200      	movs	r2, #0
 800128e:	4611      	mov	r1, r2
 8001290:	205a      	movs	r0, #90	; 0x5a
 8001292:	f000 f9c5 	bl	8001620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001296:	205a      	movs	r0, #90	; 0x5a
 8001298:	f000 f9f4 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 800129c:	b003      	add	sp, #12
 800129e:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a2:	bf00      	nop
 80012a4:	4002b000 	.word	0x4002b000

080012a8 <HAL_I2C_MspInit>:
{
 80012a8:	b510      	push	{r4, lr}
 80012aa:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	2300      	movs	r3, #0
 80012ae:	9303      	str	r3, [sp, #12]
 80012b0:	9304      	str	r3, [sp, #16]
 80012b2:	9305      	str	r3, [sp, #20]
 80012b4:	9306      	str	r3, [sp, #24]
 80012b6:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 80012b8:	6802      	ldr	r2, [r0, #0]
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <HAL_I2C_MspInit+0x64>)
 80012bc:	429a      	cmp	r2, r3
 80012be:	d001      	beq.n	80012c4 <HAL_I2C_MspInit+0x1c>
}
 80012c0:	b008      	add	sp, #32
 80012c2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80012c4:	4c12      	ldr	r4, [pc, #72]	; (8001310 <HAL_I2C_MspInit+0x68>)
 80012c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012cc:	6323      	str	r3, [r4, #48]	; 0x30
 80012ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80012d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012d4:	9301      	str	r3, [sp, #4]
 80012d6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80012d8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80012dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012de:	2312      	movs	r3, #18
 80012e0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e2:	2301      	movs	r3, #1
 80012e4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e6:	2303      	movs	r3, #3
 80012e8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80012ea:	2304      	movs	r3, #4
 80012ec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012ee:	a903      	add	r1, sp, #12
 80012f0:	4808      	ldr	r0, [pc, #32]	; (8001314 <HAL_I2C_MspInit+0x6c>)
 80012f2:	f000 fb51 	bl	8001998 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80012f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012fc:	6423      	str	r3, [r4, #64]	; 0x40
 80012fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001300:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001304:	9302      	str	r3, [sp, #8]
 8001306:	9b02      	ldr	r3, [sp, #8]
}
 8001308:	e7da      	b.n	80012c0 <HAL_I2C_MspInit+0x18>
 800130a:	bf00      	nop
 800130c:	40005c00 	.word	0x40005c00
 8001310:	40023800 	.word	0x40023800
 8001314:	40021c00 	.word	0x40021c00

08001318 <HAL_LTDC_MspInit>:
{
 8001318:	b570      	push	{r4, r5, r6, lr}
 800131a:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	2300      	movs	r3, #0
 800131e:	9307      	str	r3, [sp, #28]
 8001320:	9308      	str	r3, [sp, #32]
 8001322:	9309      	str	r3, [sp, #36]	; 0x24
 8001324:	930a      	str	r3, [sp, #40]	; 0x28
 8001326:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hltdc->Instance==LTDC)
 8001328:	6802      	ldr	r2, [r0, #0]
 800132a:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <HAL_LTDC_MspInit+0x10c>)
 800132c:	429a      	cmp	r2, r3
 800132e:	d001      	beq.n	8001334 <HAL_LTDC_MspInit+0x1c>
}
 8001330:	b00c      	add	sp, #48	; 0x30
 8001332:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001334:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8001338:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800133a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800133e:	645a      	str	r2, [r3, #68]	; 0x44
 8001340:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001342:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8001346:	9201      	str	r2, [sp, #4]
 8001348:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800134a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800134c:	f042 0210 	orr.w	r2, r2, #16
 8001350:	631a      	str	r2, [r3, #48]	; 0x30
 8001352:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001354:	f002 0210 	and.w	r2, r2, #16
 8001358:	9202      	str	r2, [sp, #8]
 800135a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800135c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800135e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001362:	631a      	str	r2, [r3, #48]	; 0x30
 8001364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001366:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800136a:	9203      	str	r2, [sp, #12]
 800136c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800136e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001370:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001374:	631a      	str	r2, [r3, #48]	; 0x30
 8001376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001378:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800137c:	9204      	str	r2, [sp, #16]
 800137e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001380:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001386:	631a      	str	r2, [r3, #48]	; 0x30
 8001388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800138a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800138e:	9205      	str	r2, [sp, #20]
 8001390:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001392:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001394:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001398:	631a      	str	r2, [r3, #48]	; 0x30
 800139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a0:	9306      	str	r3, [sp, #24]
 80013a2:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80013a4:	2310      	movs	r3, #16
 80013a6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2502      	movs	r5, #2
 80013aa:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013ac:	260e      	movs	r6, #14
 80013ae:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80013b0:	a907      	add	r1, sp, #28
 80013b2:	481d      	ldr	r0, [pc, #116]	; (8001428 <HAL_LTDC_MspInit+0x110>)
 80013b4:	f000 faf0 	bl	8001998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80013b8:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80013bc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2400      	movs	r4, #0
 80013c2:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c4:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013c6:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80013c8:	a907      	add	r1, sp, #28
 80013ca:	4818      	ldr	r0, [pc, #96]	; (800142c <HAL_LTDC_MspInit+0x114>)
 80013cc:	f000 fae4 	bl	8001998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 80013d0:	23f7      	movs	r3, #247	; 0xf7
 80013d2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80013da:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80013dc:	a907      	add	r1, sp, #28
 80013de:	4814      	ldr	r0, [pc, #80]	; (8001430 <HAL_LTDC_MspInit+0x118>)
 80013e0:	f000 fada 	bl	8001998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_B4_Pin;
 80013e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ea:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80013f0:	2309      	movs	r3, #9
 80013f2:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80013f4:	a907      	add	r1, sp, #28
 80013f6:	480f      	ldr	r0, [pc, #60]	; (8001434 <HAL_LTDC_MspInit+0x11c>)
 80013f8:	f000 face 	bl	8001998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80013fc:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8001400:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001402:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001408:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800140a:	a907      	add	r1, sp, #28
 800140c:	480a      	ldr	r0, [pc, #40]	; (8001438 <HAL_LTDC_MspInit+0x120>)
 800140e:	f000 fac3 	bl	8001998 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8001412:	4622      	mov	r2, r4
 8001414:	4621      	mov	r1, r4
 8001416:	2058      	movs	r0, #88	; 0x58
 8001418:	f000 f902 	bl	8001620 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800141c:	2058      	movs	r0, #88	; 0x58
 800141e:	f000 f931 	bl	8001684 <HAL_NVIC_EnableIRQ>
}
 8001422:	e785      	b.n	8001330 <HAL_LTDC_MspInit+0x18>
 8001424:	40016800 	.word	0x40016800
 8001428:	40021000 	.word	0x40021000
 800142c:	40022400 	.word	0x40022400
 8001430:	40022800 	.word	0x40022800
 8001434:	40021800 	.word	0x40021800
 8001438:	40022000 	.word	0x40022000

0800143c <HAL_RTC_MspInit>:
  if(hrtc->Instance==RTC)
 800143c:	6802      	ldr	r2, [r0, #0]
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_RTC_MspInit+0x18>)
 8001440:	429a      	cmp	r2, r3
 8001442:	d000      	beq.n	8001446 <HAL_RTC_MspInit+0xa>
}
 8001444:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 8001446:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_RTC_MspInit+0x1c>)
 8001448:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800144a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800144e:	6713      	str	r3, [r2, #112]	; 0x70
}
 8001450:	e7f8      	b.n	8001444 <HAL_RTC_MspInit+0x8>
 8001452:	bf00      	nop
 8001454:	40002800 	.word	0x40002800
 8001458:	40023800 	.word	0x40023800

0800145c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800145c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800145e:	f7ff fe7d 	bl	800115c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001462:	bd08      	pop	{r3, pc}

08001464 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001464:	b500      	push	{lr}
 8001466:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001468:	2200      	movs	r2, #0
 800146a:	4601      	mov	r1, r0
 800146c:	2036      	movs	r0, #54	; 0x36
 800146e:	f000 f8d7 	bl	8001620 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001472:	2036      	movs	r0, #54	; 0x36
 8001474:	f000 f906 	bl	8001684 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001478:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <HAL_InitTick+0x6c>)
 800147a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800147c:	f042 0210 	orr.w	r2, r2, #16
 8001480:	641a      	str	r2, [r3, #64]	; 0x40
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	f003 0310 	and.w	r3, r3, #16
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800148c:	a902      	add	r1, sp, #8
 800148e:	a803      	add	r0, sp, #12
 8001490:	f001 f9b0 	bl	80027f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001494:	f001 f99e 	bl	80027d4 <HAL_RCC_GetPCLK1Freq>
 8001498:	0043      	lsls	r3, r0, #1
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800149a:	480e      	ldr	r0, [pc, #56]	; (80014d4 <HAL_InitTick+0x70>)
 800149c:	fba0 2303 	umull	r2, r3, r0, r3
 80014a0:	0c9b      	lsrs	r3, r3, #18
 80014a2:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80014a4:	480c      	ldr	r0, [pc, #48]	; (80014d8 <HAL_InitTick+0x74>)
 80014a6:	4a0d      	ldr	r2, [pc, #52]	; (80014dc <HAL_InitTick+0x78>)
 80014a8:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80014aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014ae:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80014b0:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b6:	6083      	str	r3, [r0, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80014b8:	f002 f8be 	bl	8003638 <HAL_TIM_Base_Init>
 80014bc:	b118      	cbz	r0, 80014c6 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
 80014be:	2001      	movs	r0, #1
}
 80014c0:	b009      	add	sp, #36	; 0x24
 80014c2:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 80014c6:	4804      	ldr	r0, [pc, #16]	; (80014d8 <HAL_InitTick+0x74>)
 80014c8:	f001 ff16 	bl	80032f8 <HAL_TIM_Base_Start_IT>
 80014cc:	e7f8      	b.n	80014c0 <HAL_InitTick+0x5c>
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	431bde83 	.word	0x431bde83
 80014d8:	2003fe60 	.word	0x2003fe60
 80014dc:	40001000 	.word	0x40001000

080014e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e0:	e7fe      	b.n	80014e0 <NMI_Handler>

080014e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014e2:	e7fe      	b.n	80014e2 <HardFault_Handler>

080014e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014e4:	e7fe      	b.n	80014e4 <MemManage_Handler>

080014e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014e6:	e7fe      	b.n	80014e6 <BusFault_Handler>

080014e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e8:	e7fe      	b.n	80014e8 <UsageFault_Handler>

080014ea <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ea:	4770      	bx	lr

080014ec <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ec:	4770      	bx	lr

080014ee <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ee:	4770      	bx	lr

080014f0 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f0:	4770      	bx	lr
	...

080014f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014f6:	4802      	ldr	r0, [pc, #8]	; (8001500 <TIM6_DAC_IRQHandler+0xc>)
 80014f8:	f001 ff4a 	bl	8003390 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014fc:	bd08      	pop	{r3, pc}
 80014fe:	bf00      	nop
 8001500:	2003fe60 	.word	0x2003fe60

08001504 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001504:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001506:	4802      	ldr	r0, [pc, #8]	; (8001510 <LTDC_IRQHandler+0xc>)
 8001508:	f000 fd39 	bl	8001f7e <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800150c:	bd08      	pop	{r3, pc}
 800150e:	bf00      	nop
 8001510:	2003fd24 	.word	0x2003fd24

08001514 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001514:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001516:	4802      	ldr	r0, [pc, #8]	; (8001520 <DMA2D_IRQHandler+0xc>)
 8001518:	f000 f93e 	bl	8001798 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800151c:	bd08      	pop	{r3, pc}
 800151e:	bf00      	nop
 8001520:	2003fdec 	.word	0x2003fdec

08001524 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001524:	4a03      	ldr	r2, [pc, #12]	; (8001534 <SystemInit+0x10>)
 8001526:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800152a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800152e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001532:	4770      	bx	lr
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001570 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800153c:	480d      	ldr	r0, [pc, #52]	; (8001574 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800153e:	490e      	ldr	r1, [pc, #56]	; (8001578 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001540:	4a0e      	ldr	r2, [pc, #56]	; (800157c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001544:	e002      	b.n	800154c <LoopCopyDataInit>

08001546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800154a:	3304      	adds	r3, #4

0800154c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800154c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800154e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001550:	d3f9      	bcc.n	8001546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001552:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001554:	4c0b      	ldr	r4, [pc, #44]	; (8001584 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001558:	e001      	b.n	800155e <LoopFillZerobss>

0800155a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800155a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800155c:	3204      	adds	r2, #4

0800155e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800155e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001560:	d3fb      	bcc.n	800155a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001562:	f7ff ffdf 	bl	8001524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001566:	f002 f91f 	bl	80037a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800156a:	f7ff fddd 	bl	8001128 <main>
  bx  lr    
 800156e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001570:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001574:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001578:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800157c:	08003840 	.word	0x08003840
  ldr r2, =_sbss
 8001580:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001584:	2003feb0 	.word	0x2003feb0

08001588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001588:	e7fe      	b.n	8001588 <ADC_IRQHandler>
	...

0800158c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800158c:	b508      	push	{r3, lr}
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 800158e:	4a07      	ldr	r2, [pc, #28]	; (80015ac <HAL_Init+0x20>)
 8001590:	6813      	ldr	r3, [r2, #0]
 8001592:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001596:	6013      	str	r3, [r2, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001598:	2003      	movs	r0, #3
 800159a:	f000 f82f 	bl	80015fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff ff60 	bl	8001464 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff fe48 	bl	8001238 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 80015a8:	2000      	movs	r0, #0
 80015aa:	bd08      	pop	{r3, pc}
 80015ac:	40023c00 	.word	0x40023c00

080015b0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80015b0:	4a03      	ldr	r2, [pc, #12]	; (80015c0 <HAL_IncTick+0x10>)
 80015b2:	6811      	ldr	r1, [r2, #0]
 80015b4:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <HAL_IncTick+0x14>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	440b      	add	r3, r1
 80015ba:	6013      	str	r3, [r2, #0]
}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	2003feac 	.word	0x2003feac
 80015c4:	20000004 	.word	0x20000004

080015c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015c8:	4b01      	ldr	r3, [pc, #4]	; (80015d0 <HAL_GetTick+0x8>)
 80015ca:	6818      	ldr	r0, [r3, #0]
}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	2003feac 	.word	0x2003feac

080015d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015d4:	b538      	push	{r3, r4, r5, lr}
 80015d6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015d8:	f7ff fff6 	bl	80015c8 <HAL_GetTick>
 80015dc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015de:	f1b4 3fff 	cmp.w	r4, #4294967295
 80015e2:	d002      	beq.n	80015ea <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <HAL_Delay+0x24>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ea:	f7ff ffed 	bl	80015c8 <HAL_GetTick>
 80015ee:	1b40      	subs	r0, r0, r5
 80015f0:	42a0      	cmp	r0, r4
 80015f2:	d3fa      	bcc.n	80015ea <HAL_Delay+0x16>
  {
  }
}
 80015f4:	bd38      	pop	{r3, r4, r5, pc}
 80015f6:	bf00      	nop
 80015f8:	20000004 	.word	0x20000004

080015fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015fc:	4906      	ldr	r1, [pc, #24]	; (8001618 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80015fe:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001600:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001604:	041b      	lsls	r3, r3, #16
 8001606:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001608:	0200      	lsls	r0, r0, #8
 800160a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800160e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001610:	4a02      	ldr	r2, [pc, #8]	; (800161c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001612:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8001614:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001616:	4770      	bx	lr
 8001618:	e000ed00 	.word	0xe000ed00
 800161c:	05fa0000 	.word	0x05fa0000

08001620 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001620:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001622:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_NVIC_SetPriority+0x58>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800162a:	f1c3 0407 	rsb	r4, r3, #7
 800162e:	2c04      	cmp	r4, #4
 8001630:	bf28      	it	cs
 8001632:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001634:	1d1d      	adds	r5, r3, #4
 8001636:	2d06      	cmp	r5, #6
 8001638:	d914      	bls.n	8001664 <HAL_NVIC_SetPriority+0x44>
 800163a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800163c:	f04f 35ff 	mov.w	r5, #4294967295
 8001640:	fa05 f404 	lsl.w	r4, r5, r4
 8001644:	ea21 0104 	bic.w	r1, r1, r4
 8001648:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800164a:	fa05 f303 	lsl.w	r3, r5, r3
 800164e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001652:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001654:	2800      	cmp	r0, #0
 8001656:	db07      	blt.n	8001668 <HAL_NVIC_SetPriority+0x48>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001658:	0109      	lsls	r1, r1, #4
 800165a:	b2c9      	uxtb	r1, r1
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <HAL_NVIC_SetPriority+0x5c>)
 800165e:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001660:	bc30      	pop	{r4, r5}
 8001662:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001664:	2300      	movs	r3, #0
 8001666:	e7e9      	b.n	800163c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	f000 000f 	and.w	r0, r0, #15
 800166c:	0109      	lsls	r1, r1, #4
 800166e:	b2c9      	uxtb	r1, r1
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <HAL_NVIC_SetPriority+0x60>)
 8001672:	5419      	strb	r1, [r3, r0]
 8001674:	e7f4      	b.n	8001660 <HAL_NVIC_SetPriority+0x40>
 8001676:	bf00      	nop
 8001678:	e000ed00 	.word	0xe000ed00
 800167c:	e000e400 	.word	0xe000e400
 8001680:	e000ed14 	.word	0xe000ed14

08001684 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001684:	2800      	cmp	r0, #0
 8001686:	db07      	blt.n	8001698 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001688:	f000 021f 	and.w	r2, r0, #31
 800168c:	0940      	lsrs	r0, r0, #5
 800168e:	2301      	movs	r3, #1
 8001690:	4093      	lsls	r3, r2
 8001692:	4a02      	ldr	r2, [pc, #8]	; (800169c <HAL_NVIC_EnableIRQ+0x18>)
 8001694:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100

080016a0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80016a0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_MPU_Disable+0x18>)
 80016a6:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ac:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80016ae:	4b03      	ldr	r3, [pc, #12]	; (80016bc <HAL_MPU_Disable+0x1c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	605a      	str	r2, [r3, #4]
}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00
 80016bc:	e000ed90 	.word	0xe000ed90

080016c0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80016c0:	f040 0001 	orr.w	r0, r0, #1
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <HAL_MPU_Enable+0x1c>)
 80016c6:	6058      	str	r0, [r3, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80016c8:	4a05      	ldr	r2, [pc, #20]	; (80016e0 <HAL_MPU_Enable+0x20>)
 80016ca:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d0:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80016d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80016d6:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80016da:	4770      	bx	lr
 80016dc:	e000ed90 	.word	0xe000ed90
 80016e0:	e000ed00 	.word	0xe000ed00

080016e4 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80016e4:	7842      	ldrb	r2, [r0, #1]
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <HAL_MPU_ConfigRegion+0x50>)
 80016e8:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 80016ea:	7803      	ldrb	r3, [r0, #0]
 80016ec:	b923      	cbnz	r3, 80016f8 <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 80016ee:	4b11      	ldr	r3, [pc, #68]	; (8001734 <HAL_MPU_ConfigRegion+0x50>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80016f4:	611a      	str	r2, [r3, #16]
  }
}
 80016f6:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 80016f8:	6843      	ldr	r3, [r0, #4]
 80016fa:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <HAL_MPU_ConfigRegion+0x50>)
 80016fc:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80016fe:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001700:	7ac3      	ldrb	r3, [r0, #11]
 8001702:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001704:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001708:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800170a:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800170e:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001710:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001714:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001716:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800171a:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800171c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001720:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001722:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001726:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001728:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800172c:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800172e:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001730:	6113      	str	r3, [r2, #16]
 8001732:	4770      	bx	lr
 8001734:	e000ed90 	.word	0xe000ed90

08001738 <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8001738:	b338      	cbz	r0, 800178a <HAL_DMA2D_Init+0x52>
{
 800173a:	b510      	push	{r4, lr}
 800173c:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800173e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001742:	b1eb      	cbz	r3, 8001780 <HAL_DMA2D_Init+0x48>
    HAL_DMA2D_MspInit(hdma2d);
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001744:	2302      	movs	r3, #2
 8001746:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800174a:	6822      	ldr	r2, [r4, #0]
 800174c:	6813      	ldr	r3, [r2, #0]
 800174e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001752:	6861      	ldr	r1, [r4, #4]
 8001754:	430b      	orrs	r3, r1
 8001756:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001758:	6822      	ldr	r2, [r4, #0]
 800175a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800175c:	f023 0307 	bic.w	r3, r3, #7
 8001760:	68a1      	ldr	r1, [r4, #8]
 8001762:	430b      	orrs	r3, r1
 8001764:	6353      	str	r3, [r2, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001766:	6822      	ldr	r2, [r4, #0]
 8001768:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <HAL_DMA2D_Init+0x58>)
 800176c:	400b      	ands	r3, r1
 800176e:	68e1      	ldr	r1, [r4, #12]
 8001770:	430b      	orrs	r3, r1
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001774:	2000      	movs	r0, #0
 8001776:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001778:	2301      	movs	r3, #1
 800177a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
}
 800177e:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 8001780:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 8001784:	f7ff fd70 	bl	8001268 <HAL_DMA2D_MspInit>
 8001788:	e7dc      	b.n	8001744 <HAL_DMA2D_Init+0xc>
    return HAL_ERROR;
 800178a:	2001      	movs	r0, #1
}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	ffffc000 	.word	0xffffc000

08001794 <HAL_DMA2D_LineEventCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001794:	4770      	bx	lr

08001796 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001796:	4770      	bx	lr

08001798 <HAL_DMA2D_IRQHandler>:
{
 8001798:	b570      	push	{r4, r5, r6, lr}
 800179a:	4604      	mov	r4, r0
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800179c:	6803      	ldr	r3, [r0, #0]
 800179e:	685d      	ldr	r5, [r3, #4]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80017a0:	681e      	ldr	r6, [r3, #0]
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80017a2:	f015 0f01 	tst.w	r5, #1
 80017a6:	d016      	beq.n	80017d6 <HAL_DMA2D_IRQHandler+0x3e>
    if ((crflags & DMA2D_IT_TE) != 0U)
 80017a8:	f416 7f80 	tst.w	r6, #256	; 0x100
 80017ac:	d013      	beq.n	80017d6 <HAL_DMA2D_IRQHandler+0x3e>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017b4:	601a      	str	r2, [r3, #0]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80017b6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	63c3      	str	r3, [r0, #60]	; 0x3c
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80017be:	6803      	ldr	r3, [r0, #0]
 80017c0:	2201      	movs	r2, #1
 80017c2:	609a      	str	r2, [r3, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80017c4:	2304      	movs	r3, #4
 80017c6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80017ca:	2300      	movs	r3, #0
 80017cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 80017d0:	6943      	ldr	r3, [r0, #20]
 80017d2:	b103      	cbz	r3, 80017d6 <HAL_DMA2D_IRQHandler+0x3e>
        hdma2d->XferErrorCallback(hdma2d);
 80017d4:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80017d6:	f015 0f20 	tst.w	r5, #32
 80017da:	d018      	beq.n	800180e <HAL_DMA2D_IRQHandler+0x76>
    if ((crflags & DMA2D_IT_CE) != 0U)
 80017dc:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 80017e0:	d015      	beq.n	800180e <HAL_DMA2D_IRQHandler+0x76>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80017e2:	6822      	ldr	r2, [r4, #0]
 80017e4:	6813      	ldr	r3, [r2, #0]
 80017e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80017ea:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80017ec:	6823      	ldr	r3, [r4, #0]
 80017ee:	2220      	movs	r2, #32
 80017f0:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80017f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80017fa:	2304      	movs	r3, #4
 80017fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001800:	2300      	movs	r3, #0
 8001802:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8001806:	6963      	ldr	r3, [r4, #20]
 8001808:	b10b      	cbz	r3, 800180e <HAL_DMA2D_IRQHandler+0x76>
        hdma2d->XferErrorCallback(hdma2d);
 800180a:	4620      	mov	r0, r4
 800180c:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800180e:	f015 0f08 	tst.w	r5, #8
 8001812:	d018      	beq.n	8001846 <HAL_DMA2D_IRQHandler+0xae>
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001814:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8001818:	d015      	beq.n	8001846 <HAL_DMA2D_IRQHandler+0xae>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800181a:	6822      	ldr	r2, [r4, #0]
 800181c:	6813      	ldr	r3, [r2, #0]
 800181e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001822:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001824:	6823      	ldr	r3, [r4, #0]
 8001826:	2208      	movs	r2, #8
 8001828:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800182a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001832:	2304      	movs	r3, #4
 8001834:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001838:	2300      	movs	r3, #0
 800183a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 800183e:	6963      	ldr	r3, [r4, #20]
 8001840:	b10b      	cbz	r3, 8001846 <HAL_DMA2D_IRQHandler+0xae>
        hdma2d->XferErrorCallback(hdma2d);
 8001842:	4620      	mov	r0, r4
 8001844:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001846:	f015 0f04 	tst.w	r5, #4
 800184a:	d002      	beq.n	8001852 <HAL_DMA2D_IRQHandler+0xba>
    if ((crflags & DMA2D_IT_TW) != 0U)
 800184c:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001850:	d120      	bne.n	8001894 <HAL_DMA2D_IRQHandler+0xfc>
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001852:	f015 0f02 	tst.w	r5, #2
 8001856:	d016      	beq.n	8001886 <HAL_DMA2D_IRQHandler+0xee>
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001858:	f416 7f00 	tst.w	r6, #512	; 0x200
 800185c:	d013      	beq.n	8001886 <HAL_DMA2D_IRQHandler+0xee>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800185e:	6822      	ldr	r2, [r4, #0]
 8001860:	6813      	ldr	r3, [r2, #0]
 8001862:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001866:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001868:	6823      	ldr	r3, [r4, #0]
 800186a:	2202      	movs	r2, #2
 800186c:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800186e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001870:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001872:	2301      	movs	r3, #1
 8001874:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8001878:	2300      	movs	r3, #0
 800187a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferCpltCallback != NULL)
 800187e:	6923      	ldr	r3, [r4, #16]
 8001880:	b10b      	cbz	r3, 8001886 <HAL_DMA2D_IRQHandler+0xee>
        hdma2d->XferCpltCallback(hdma2d);
 8001882:	4620      	mov	r0, r4
 8001884:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001886:	f015 0f10 	tst.w	r5, #16
 800188a:	d002      	beq.n	8001892 <HAL_DMA2D_IRQHandler+0xfa>
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800188c:	f416 5f80 	tst.w	r6, #4096	; 0x1000
 8001890:	d10c      	bne.n	80018ac <HAL_DMA2D_IRQHandler+0x114>
}
 8001892:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001894:	6822      	ldr	r2, [r4, #0]
 8001896:	6813      	ldr	r3, [r2, #0]
 8001898:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800189c:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	2204      	movs	r2, #4
 80018a2:	609a      	str	r2, [r3, #8]
      HAL_DMA2D_LineEventCallback(hdma2d);
 80018a4:	4620      	mov	r0, r4
 80018a6:	f7ff ff75 	bl	8001794 <HAL_DMA2D_LineEventCallback>
 80018aa:	e7d2      	b.n	8001852 <HAL_DMA2D_IRQHandler+0xba>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80018ac:	6822      	ldr	r2, [r4, #0]
 80018ae:	6813      	ldr	r3, [r2, #0]
 80018b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018b4:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80018b6:	6823      	ldr	r3, [r4, #0]
 80018b8:	2210      	movs	r2, #16
 80018ba:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80018bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018be:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80018c0:	2301      	movs	r3, #1
 80018c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80018c6:	2300      	movs	r3, #0
 80018c8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80018cc:	4620      	mov	r0, r4
 80018ce:	f7ff ff62 	bl	8001796 <HAL_DMA2D_CLUTLoadingCpltCallback>
}
 80018d2:	e7de      	b.n	8001892 <HAL_DMA2D_IRQHandler+0xfa>

080018d4 <HAL_DMA2D_ConfigLayer>:
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80018d4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d059      	beq.n	8001990 <HAL_DMA2D_ConfigLayer+0xbc>
{
 80018dc:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 80018de:	2301      	movs	r3, #1
 80018e0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80018e4:	2302      	movs	r3, #2
 80018e6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80018ea:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80018ee:	69da      	ldr	r2, [r3, #28]
 80018f0:	1c8b      	adds	r3, r1, #2
 80018f2:	011b      	lsls	r3, r3, #4
 80018f4:	58c3      	ldr	r3, [r0, r3]
 80018f6:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80018fa:	3a09      	subs	r2, #9
 80018fc:	2a01      	cmp	r2, #1
 80018fe:	d91e      	bls.n	800193e <HAL_DMA2D_ConfigLayer+0x6a>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001900:	1c8a      	adds	r2, r1, #2
 8001902:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8001906:	6852      	ldr	r2, [r2, #4]
 8001908:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800190c:	bb41      	cbnz	r1, 8001960 <HAL_DMA2D_ConfigLayer+0x8c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800190e:	6804      	ldr	r4, [r0, #0]
 8001910:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8001912:	4a20      	ldr	r2, [pc, #128]	; (8001994 <HAL_DMA2D_ConfigLayer+0xc0>)
 8001914:	402a      	ands	r2, r5
 8001916:	4313      	orrs	r3, r2
 8001918:	6263      	str	r3, [r4, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800191a:	6802      	ldr	r2, [r0, #0]
 800191c:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8001920:	699c      	ldr	r4, [r3, #24]
 8001922:	6194      	str	r4, [r2, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	3b09      	subs	r3, #9
 8001928:	2b01      	cmp	r3, #1
 800192a:	d910      	bls.n	800194e <HAL_DMA2D_ConfigLayer+0x7a>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800192c:	2301      	movs	r3, #1
 800192e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001932:	2300      	movs	r3, #0
 8001934:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8001938:	4618      	mov	r0, r3
}
 800193a:	bc30      	pop	{r4, r5}
 800193c:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800193e:	1c8a      	adds	r2, r1, #2
 8001940:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8001944:	6852      	ldr	r2, [r2, #4]
 8001946:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800194a:	4313      	orrs	r3, r2
 800194c:	e7de      	b.n	800190c <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800194e:	3102      	adds	r1, #2
 8001950:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8001954:	684b      	ldr	r3, [r1, #4]
 8001956:	6802      	ldr	r2, [r0, #0]
 8001958:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800195c:	6293      	str	r3, [r2, #40]	; 0x28
 800195e:	e7e5      	b.n	800192c <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001960:	6804      	ldr	r4, [r0, #0]
 8001962:	69e5      	ldr	r5, [r4, #28]
 8001964:	4a0b      	ldr	r2, [pc, #44]	; (8001994 <HAL_DMA2D_ConfigLayer+0xc0>)
 8001966:	402a      	ands	r2, r5
 8001968:	4313      	orrs	r3, r2
 800196a:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800196c:	6802      	ldr	r2, [r0, #0]
 800196e:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8001972:	699c      	ldr	r4, [r3, #24]
 8001974:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001976:	69db      	ldr	r3, [r3, #28]
 8001978:	3b09      	subs	r3, #9
 800197a:	2b01      	cmp	r3, #1
 800197c:	d8d6      	bhi.n	800192c <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800197e:	3102      	adds	r1, #2
 8001980:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8001984:	684b      	ldr	r3, [r1, #4]
 8001986:	6802      	ldr	r2, [r0, #0]
 8001988:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800198c:	6213      	str	r3, [r2, #32]
 800198e:	e7cd      	b.n	800192c <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 8001990:	2002      	movs	r0, #2
}
 8001992:	4770      	bx	lr
 8001994:	00fcfff0 	.word	0x00fcfff0

08001998 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001998:	2300      	movs	r3, #0
 800199a:	2b0f      	cmp	r3, #15
 800199c:	f200 80e1 	bhi.w	8001b62 <HAL_GPIO_Init+0x1ca>
{
 80019a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019a2:	b083      	sub	sp, #12
 80019a4:	e039      	b.n	8001a1a <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80019a6:	2209      	movs	r2, #9
 80019a8:	e000      	b.n	80019ac <HAL_GPIO_Init+0x14>
 80019aa:	2200      	movs	r2, #0
 80019ac:	40b2      	lsls	r2, r6
 80019ae:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80019b0:	3402      	adds	r4, #2
 80019b2:	4e6c      	ldr	r6, [pc, #432]	; (8001b64 <HAL_GPIO_Init+0x1cc>)
 80019b4:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019b8:	4a6b      	ldr	r2, [pc, #428]	; (8001b68 <HAL_GPIO_Init+0x1d0>)
 80019ba:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80019bc:	43ea      	mvns	r2, r5
 80019be:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019c2:	684f      	ldr	r7, [r1, #4]
 80019c4:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80019c8:	d001      	beq.n	80019ce <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 80019ca:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 80019ce:	4c66      	ldr	r4, [pc, #408]	; (8001b68 <HAL_GPIO_Init+0x1d0>)
 80019d0:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 80019d2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80019d4:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019d8:	684f      	ldr	r7, [r1, #4]
 80019da:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80019de:	d001      	beq.n	80019e4 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80019e0:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80019e4:	4c60      	ldr	r4, [pc, #384]	; (8001b68 <HAL_GPIO_Init+0x1d0>)
 80019e6:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e8:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80019ea:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019ee:	684f      	ldr	r7, [r1, #4]
 80019f0:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80019f4:	d001      	beq.n	80019fa <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80019f6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 80019fa:	4c5b      	ldr	r4, [pc, #364]	; (8001b68 <HAL_GPIO_Init+0x1d0>)
 80019fc:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80019fe:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001a00:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a02:	684e      	ldr	r6, [r1, #4]
 8001a04:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001a08:	d001      	beq.n	8001a0e <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8001a0a:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8001a0e:	4c56      	ldr	r4, [pc, #344]	; (8001b68 <HAL_GPIO_Init+0x1d0>)
 8001a10:	60e2      	str	r2, [r4, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001a12:	3301      	adds	r3, #1
 8001a14:	2b0f      	cmp	r3, #15
 8001a16:	f200 80a2 	bhi.w	8001b5e <HAL_GPIO_Init+0x1c6>
    ioposition = ((uint32_t)0x01) << position;
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a1e:	680c      	ldr	r4, [r1, #0]
 8001a20:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8001a24:	42aa      	cmp	r2, r5
 8001a26:	d1f4      	bne.n	8001a12 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a28:	684c      	ldr	r4, [r1, #4]
 8001a2a:	1e66      	subs	r6, r4, #1
 8001a2c:	2c11      	cmp	r4, #17
 8001a2e:	bf18      	it	ne
 8001a30:	2e01      	cmpne	r6, #1
 8001a32:	d901      	bls.n	8001a38 <HAL_GPIO_Init+0xa0>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a34:	2c12      	cmp	r4, #18
 8001a36:	d112      	bne.n	8001a5e <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 8001a38:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001a3a:	005f      	lsls	r7, r3, #1
 8001a3c:	2403      	movs	r4, #3
 8001a3e:	40bc      	lsls	r4, r7
 8001a40:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001a44:	68cc      	ldr	r4, [r1, #12]
 8001a46:	40bc      	lsls	r4, r7
 8001a48:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001a4a:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a4c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a4e:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001a52:	684c      	ldr	r4, [r1, #4]
 8001a54:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001a58:	409a      	lsls	r2, r3
 8001a5a:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8001a5c:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8001a5e:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001a60:	005f      	lsls	r7, r3, #1
 8001a62:	2603      	movs	r6, #3
 8001a64:	40be      	lsls	r6, r7
 8001a66:	43f6      	mvns	r6, r6
 8001a68:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001a6a:	688c      	ldr	r4, [r1, #8]
 8001a6c:	40bc      	lsls	r4, r7
 8001a6e:	4314      	orrs	r4, r2
      GPIOx->PUPDR = temp;
 8001a70:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a72:	684a      	ldr	r2, [r1, #4]
 8001a74:	2a12      	cmp	r2, #18
 8001a76:	bf18      	it	ne
 8001a78:	2a02      	cmpne	r2, #2
 8001a7a:	d113      	bne.n	8001aa4 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->AFR[position >> 3];
 8001a7c:	08dc      	lsrs	r4, r3, #3
 8001a7e:	3408      	adds	r4, #8
 8001a80:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a84:	f003 0207 	and.w	r2, r3, #7
 8001a88:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 8001a8c:	220f      	movs	r2, #15
 8001a8e:	fa02 f20c 	lsl.w	r2, r2, ip
 8001a92:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001a96:	690a      	ldr	r2, [r1, #16]
 8001a98:	fa02 f20c 	lsl.w	r2, r2, ip
 8001a9c:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3] = temp;
 8001aa0:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
      temp = GPIOx->MODER;
 8001aa4:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001aa6:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001aa8:	684a      	ldr	r2, [r1, #4]
 8001aaa:	f002 0203 	and.w	r2, r2, #3
 8001aae:	40ba      	lsls	r2, r7
 8001ab0:	4332      	orrs	r2, r6
      GPIOx->MODER = temp;
 8001ab2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ab4:	684a      	ldr	r2, [r1, #4]
 8001ab6:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001aba:	d0aa      	beq.n	8001a12 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abc:	4a2b      	ldr	r2, [pc, #172]	; (8001b6c <HAL_GPIO_Init+0x1d4>)
 8001abe:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001ac0:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001ac4:	6454      	str	r4, [r2, #68]	; 0x44
 8001ac6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ac8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001acc:	9201      	str	r2, [sp, #4]
 8001ace:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001ad0:	089c      	lsrs	r4, r3, #2
 8001ad2:	1ca6      	adds	r6, r4, #2
 8001ad4:	4a23      	ldr	r2, [pc, #140]	; (8001b64 <HAL_GPIO_Init+0x1cc>)
 8001ad6:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ada:	f003 0203 	and.w	r2, r3, #3
 8001ade:	0096      	lsls	r6, r2, #2
 8001ae0:	220f      	movs	r2, #15
 8001ae2:	40b2      	lsls	r2, r6
 8001ae4:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ae8:	4a21      	ldr	r2, [pc, #132]	; (8001b70 <HAL_GPIO_Init+0x1d8>)
 8001aea:	4290      	cmp	r0, r2
 8001aec:	f43f af5d 	beq.w	80019aa <HAL_GPIO_Init+0x12>
 8001af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001af4:	4290      	cmp	r0, r2
 8001af6:	d022      	beq.n	8001b3e <HAL_GPIO_Init+0x1a6>
 8001af8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001afc:	4290      	cmp	r0, r2
 8001afe:	d020      	beq.n	8001b42 <HAL_GPIO_Init+0x1aa>
 8001b00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b04:	4290      	cmp	r0, r2
 8001b06:	d01e      	beq.n	8001b46 <HAL_GPIO_Init+0x1ae>
 8001b08:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b0c:	4290      	cmp	r0, r2
 8001b0e:	d01c      	beq.n	8001b4a <HAL_GPIO_Init+0x1b2>
 8001b10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b14:	4290      	cmp	r0, r2
 8001b16:	d01a      	beq.n	8001b4e <HAL_GPIO_Init+0x1b6>
 8001b18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b1c:	4290      	cmp	r0, r2
 8001b1e:	d018      	beq.n	8001b52 <HAL_GPIO_Init+0x1ba>
 8001b20:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b24:	4290      	cmp	r0, r2
 8001b26:	d016      	beq.n	8001b56 <HAL_GPIO_Init+0x1be>
 8001b28:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b2c:	4290      	cmp	r0, r2
 8001b2e:	d014      	beq.n	8001b5a <HAL_GPIO_Init+0x1c2>
 8001b30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b34:	4290      	cmp	r0, r2
 8001b36:	f43f af36 	beq.w	80019a6 <HAL_GPIO_Init+0xe>
 8001b3a:	220a      	movs	r2, #10
 8001b3c:	e736      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b3e:	2201      	movs	r2, #1
 8001b40:	e734      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b42:	2202      	movs	r2, #2
 8001b44:	e732      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b46:	2203      	movs	r2, #3
 8001b48:	e730      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	e72e      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b4e:	2205      	movs	r2, #5
 8001b50:	e72c      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b52:	2206      	movs	r2, #6
 8001b54:	e72a      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b56:	2207      	movs	r2, #7
 8001b58:	e728      	b.n	80019ac <HAL_GPIO_Init+0x14>
 8001b5a:	2208      	movs	r2, #8
 8001b5c:	e726      	b.n	80019ac <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8001b5e:	b003      	add	sp, #12
 8001b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b62:	4770      	bx	lr
 8001b64:	40013800 	.word	0x40013800
 8001b68:	40013c00 	.word	0x40013c00
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020000 	.word	0x40020000

08001b74 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b74:	b912      	cbnz	r2, 8001b7c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001b76:	0409      	lsls	r1, r1, #16
 8001b78:	6181      	str	r1, [r0, #24]
  }
}
 8001b7a:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001b7c:	6181      	str	r1, [r0, #24]
 8001b7e:	4770      	bx	lr

08001b80 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d057      	beq.n	8001c34 <HAL_I2C_Init+0xb4>
{
 8001b84:	b510      	push	{r4, lr}
 8001b86:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b88:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d041      	beq.n	8001c14 <HAL_I2C_Init+0x94>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b90:	2324      	movs	r3, #36	; 0x24
 8001b92:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b96:	6822      	ldr	r2, [r4, #0]
 8001b98:	6813      	ldr	r3, [r2, #0]
 8001b9a:	f023 0301 	bic.w	r3, r3, #1
 8001b9e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ba0:	6863      	ldr	r3, [r4, #4]
 8001ba2:	6822      	ldr	r2, [r4, #0]
 8001ba4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001ba8:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001baa:	6822      	ldr	r2, [r4, #0]
 8001bac:	6893      	ldr	r3, [r2, #8]
 8001bae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001bb2:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bb4:	68e3      	ldr	r3, [r4, #12]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d031      	beq.n	8001c1e <HAL_I2C_Init+0x9e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001bba:	68a3      	ldr	r3, [r4, #8]
 8001bbc:	6822      	ldr	r2, [r4, #0]
 8001bbe:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8001bc2:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001bc4:	68e3      	ldr	r3, [r4, #12]
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d02f      	beq.n	8001c2a <HAL_I2C_Init+0xaa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bca:	6822      	ldr	r2, [r4, #0]
 8001bcc:	6851      	ldr	r1, [r2, #4]
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <HAL_I2C_Init+0xb8>)
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bd4:	6822      	ldr	r2, [r4, #0]
 8001bd6:	68d3      	ldr	r3, [r2, #12]
 8001bd8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001bdc:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001bde:	6923      	ldr	r3, [r4, #16]
 8001be0:	6962      	ldr	r2, [r4, #20]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	69a1      	ldr	r1, [r4, #24]
 8001be6:	6822      	ldr	r2, [r4, #0]
 8001be8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001bec:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bee:	69e3      	ldr	r3, [r4, #28]
 8001bf0:	6a21      	ldr	r1, [r4, #32]
 8001bf2:	6822      	ldr	r2, [r4, #0]
 8001bf4:	430b      	orrs	r3, r1
 8001bf6:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bf8:	6822      	ldr	r2, [r4, #0]
 8001bfa:	6813      	ldr	r3, [r2, #0]
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c02:	2000      	movs	r0, #0
 8001c04:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c06:	2320      	movs	r3, #32
 8001c08:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c0c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c0e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 8001c12:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001c14:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001c18:	f7ff fb46 	bl	80012a8 <HAL_I2C_MspInit>
 8001c1c:	e7b8      	b.n	8001b90 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c1e:	68a3      	ldr	r3, [r4, #8]
 8001c20:	6822      	ldr	r2, [r4, #0]
 8001c22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c26:	6093      	str	r3, [r2, #8]
 8001c28:	e7cc      	b.n	8001bc4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001c2a:	6823      	ldr	r3, [r4, #0]
 8001c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	e7ca      	b.n	8001bca <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8001c34:	2001      	movs	r0, #1
}
 8001c36:	4770      	bx	lr
 8001c38:	02008000 	.word	0x02008000

08001c3c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c3c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b20      	cmp	r3, #32
 8001c44:	d124      	bne.n	8001c90 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c46:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d022      	beq.n	8001c94 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8001c4e:	2301      	movs	r3, #1
 8001c50:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c54:	2324      	movs	r3, #36	; 0x24
 8001c56:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c5a:	6802      	ldr	r2, [r0, #0]
 8001c5c:	6813      	ldr	r3, [r2, #0]
 8001c5e:	f023 0301 	bic.w	r3, r3, #1
 8001c62:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c64:	6802      	ldr	r2, [r0, #0]
 8001c66:	6813      	ldr	r3, [r2, #0]
 8001c68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001c6c:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c6e:	6802      	ldr	r2, [r0, #0]
 8001c70:	6813      	ldr	r3, [r2, #0]
 8001c72:	4319      	orrs	r1, r3
 8001c74:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c76:	6802      	ldr	r2, [r0, #0]
 8001c78:	6813      	ldr	r3, [r2, #0]
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c80:	2320      	movs	r3, #32
 8001c82:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c86:	2300      	movs	r3, #0
 8001c88:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8001c90:	2002      	movs	r0, #2
 8001c92:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001c94:	2002      	movs	r0, #2
  }
}
 8001c96:	4770      	bx	lr

08001c98 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c98:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b20      	cmp	r3, #32
 8001ca0:	d122      	bne.n	8001ce8 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ca2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d020      	beq.n	8001cec <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8001caa:	2301      	movs	r3, #1
 8001cac:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cb0:	2324      	movs	r3, #36	; 0x24
 8001cb2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cb6:	6802      	ldr	r2, [r0, #0]
 8001cb8:	6813      	ldr	r3, [r2, #0]
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001cc0:	6802      	ldr	r2, [r0, #0]
 8001cc2:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001cc4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001cc8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001ccc:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cce:	6802      	ldr	r2, [r0, #0]
 8001cd0:	6813      	ldr	r3, [r2, #0]
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cd8:	2320      	movs	r3, #32
 8001cda:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8001ce8:	2002      	movs	r0, #2
 8001cea:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8001cec:	2002      	movs	r0, #2
  }
}
 8001cee:	4770      	bx	lr

08001cf0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8001cf0:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8001cf2:	684d      	ldr	r5, [r1, #4]
 8001cf4:	6804      	ldr	r4, [r0, #0]
 8001cf6:	68e3      	ldr	r3, [r4, #12]
 8001cf8:	f3c3 430b 	ubfx	r3, r3, #16, #12
 8001cfc:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8001cfe:	01d2      	lsls	r2, r2, #7
 8001d00:	4414      	add	r4, r2
 8001d02:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001d06:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001d0a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001d0e:	680b      	ldr	r3, [r1, #0]
 8001d10:	6804      	ldr	r4, [r0, #0]
 8001d12:	68e6      	ldr	r6, [r4, #12]
 8001d14:	f3c6 460b 	ubfx	r6, r6, #16, #12
 8001d18:	4433      	add	r3, r6
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	4414      	add	r4, r2
 8001d1e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001d22:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8001d26:	68cd      	ldr	r5, [r1, #12]
 8001d28:	6804      	ldr	r4, [r0, #0]
 8001d2a:	68e3      	ldr	r3, [r4, #12]
 8001d2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d30:	441d      	add	r5, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8001d32:	4414      	add	r4, r2
 8001d34:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8001d38:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8001d3c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8001d40:	688b      	ldr	r3, [r1, #8]
 8001d42:	6804      	ldr	r4, [r0, #0]
 8001d44:	68e6      	ldr	r6, [r4, #12]
 8001d46:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8001d4a:	4433      	add	r3, r6
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	4414      	add	r4, r2
 8001d50:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001d54:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8001d58:	6803      	ldr	r3, [r0, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 8001d60:	f024 0407 	bic.w	r4, r4, #7
 8001d64:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8001d68:	6803      	ldr	r3, [r0, #0]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	690c      	ldr	r4, [r1, #16]
 8001d6e:	f8c3 4094 	str.w	r4, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8001d72:	f891 c031 	ldrb.w	ip, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8001d76:	f891 7032 	ldrb.w	r7, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8001d7a:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001d7c:	6805      	ldr	r5, [r0, #0]
 8001d7e:	4415      	add	r5, r2
 8001d80:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8001d84:	2400      	movs	r4, #0
 8001d86:	f8c5 409c 	str.w	r4, [r5, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8001d8a:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8001d8e:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8001d92:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8001d96:	6805      	ldr	r5, [r0, #0]
 8001d98:	4415      	add	r5, r2
 8001d9a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8001d9e:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8001da2:	6803      	ldr	r3, [r0, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 8001daa:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8001dae:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8001db2:	6803      	ldr	r3, [r0, #0]
 8001db4:	4413      	add	r3, r2
 8001db6:	694d      	ldr	r5, [r1, #20]
 8001db8:	f8c3 5098 	str.w	r5, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8001dbc:	6803      	ldr	r3, [r0, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8001dc4:	4d2d      	ldr	r5, [pc, #180]	; (8001e7c <LTDC_SetConfig+0x18c>)
 8001dc6:	4035      	ands	r5, r6
 8001dc8:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8001dcc:	69cd      	ldr	r5, [r1, #28]
 8001dce:	6a0e      	ldr	r6, [r1, #32]
 8001dd0:	6803      	ldr	r3, [r0, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4335      	orrs	r5, r6
 8001dd6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001dda:	6803      	ldr	r3, [r0, #0]
 8001ddc:	4413      	add	r3, r2
 8001dde:	f8d3 50ac 	ldr.w	r5, [r3, #172]	; 0xac
 8001de2:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8001de6:	6803      	ldr	r3, [r0, #0]
 8001de8:	4413      	add	r3, r2
 8001dea:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8001dec:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8001df0:	690b      	ldr	r3, [r1, #16]
 8001df2:	b16b      	cbz	r3, 8001e10 <LTDC_SetConfig+0x120>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d03a      	beq.n	8001e6e <LTDC_SetConfig+0x17e>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	bf18      	it	ne
 8001dfc:	2b04      	cmpne	r3, #4
 8001dfe:	d038      	beq.n	8001e72 <LTDC_SetConfig+0x182>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d038      	beq.n	8001e76 <LTDC_SetConfig+0x186>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8001e04:	2b07      	cmp	r3, #7
 8001e06:	d001      	beq.n	8001e0c <LTDC_SetConfig+0x11c>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e002      	b.n	8001e12 <LTDC_SetConfig+0x122>
    tmp = 2U;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e000      	b.n	8001e12 <LTDC_SetConfig+0x122>
    tmp = 4U;
 8001e10:	2304      	movs	r3, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8001e12:	6804      	ldr	r4, [r0, #0]
 8001e14:	4414      	add	r4, r2
 8001e16:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0
 8001e1a:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8001e1e:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8001e22:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8001e24:	fb03 f504 	mul.w	r5, r3, r4
 8001e28:	684c      	ldr	r4, [r1, #4]
 8001e2a:	680e      	ldr	r6, [r1, #0]
 8001e2c:	1ba4      	subs	r4, r4, r6
 8001e2e:	fb03 f304 	mul.w	r3, r3, r4
 8001e32:	3303      	adds	r3, #3
 8001e34:	6804      	ldr	r4, [r0, #0]
 8001e36:	4414      	add	r4, r2
 8001e38:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8001e3c:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8001e40:	6803      	ldr	r3, [r0, #0]
 8001e42:	4413      	add	r3, r2
 8001e44:	f8d3 50b4 	ldr.w	r5, [r3, #180]	; 0xb4
 8001e48:	4c0d      	ldr	r4, [pc, #52]	; (8001e80 <LTDC_SetConfig+0x190>)
 8001e4a:	402c      	ands	r4, r5
 8001e4c:	f8c3 40b4 	str.w	r4, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8001e50:	6803      	ldr	r3, [r0, #0]
 8001e52:	4413      	add	r3, r2
 8001e54:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001e56:	f8c3 10b4 	str.w	r1, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8001e5a:	6803      	ldr	r3, [r0, #0]
 8001e5c:	441a      	add	r2, r3
 8001e5e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
}
 8001e6a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e6c:	4770      	bx	lr
    tmp = 3U;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e7cf      	b.n	8001e12 <LTDC_SetConfig+0x122>
    tmp = 2U;
 8001e72:	2302      	movs	r3, #2
 8001e74:	e7cd      	b.n	8001e12 <LTDC_SetConfig+0x122>
 8001e76:	2302      	movs	r3, #2
 8001e78:	e7cb      	b.n	8001e12 <LTDC_SetConfig+0x122>
 8001e7a:	bf00      	nop
 8001e7c:	fffff8f8 	.word	0xfffff8f8
 8001e80:	fffff800 	.word	0xfffff800

08001e84 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8001e84:	2800      	cmp	r0, #0
 8001e86:	d072      	beq.n	8001f6e <HAL_LTDC_Init+0xea>
{
 8001e88:	b538      	push	{r3, r4, r5, lr}
 8001e8a:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8001e8c:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d067      	beq.n	8001f64 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8001e94:	2302      	movs	r3, #2
 8001e96:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8001e9a:	6822      	ldr	r2, [r4, #0]
 8001e9c:	6993      	ldr	r3, [r2, #24]
 8001e9e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001ea2:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001ea4:	6821      	ldr	r1, [r4, #0]
 8001ea6:	698a      	ldr	r2, [r1, #24]
 8001ea8:	6863      	ldr	r3, [r4, #4]
 8001eaa:	68a0      	ldr	r0, [r4, #8]
 8001eac:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8001eae:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001eb0:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8001eb2:	6920      	ldr	r0, [r4, #16]
 8001eb4:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8001eba:	6821      	ldr	r1, [r4, #0]
 8001ebc:	688a      	ldr	r2, [r1, #8]
 8001ebe:	4b2d      	ldr	r3, [pc, #180]	; (8001f74 <HAL_LTDC_Init+0xf0>)
 8001ec0:	401a      	ands	r2, r3
 8001ec2:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8001ec4:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8001ec6:	6820      	ldr	r0, [r4, #0]
 8001ec8:	6882      	ldr	r2, [r0, #8]
 8001eca:	69a1      	ldr	r1, [r4, #24]
 8001ecc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8001ed4:	6821      	ldr	r1, [r4, #0]
 8001ed6:	68ca      	ldr	r2, [r1, #12]
 8001ed8:	401a      	ands	r2, r3
 8001eda:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8001edc:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8001ede:	6820      	ldr	r0, [r4, #0]
 8001ee0:	68c2      	ldr	r2, [r0, #12]
 8001ee2:	6a21      	ldr	r1, [r4, #32]
 8001ee4:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001eec:	6821      	ldr	r1, [r4, #0]
 8001eee:	690a      	ldr	r2, [r1, #16]
 8001ef0:	401a      	ands	r2, r3
 8001ef2:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8001ef4:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8001ef6:	6820      	ldr	r0, [r4, #0]
 8001ef8:	6902      	ldr	r2, [r0, #16]
 8001efa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001efc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001f00:	430a      	orrs	r2, r1
 8001f02:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8001f04:	6821      	ldr	r1, [r4, #0]
 8001f06:	694a      	ldr	r2, [r1, #20]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8001f0c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8001f0e:	6821      	ldr	r1, [r4, #0]
 8001f10:	694b      	ldr	r3, [r1, #20]
 8001f12:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f14:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8001f1c:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8001f20:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8001f24:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001f26:	6821      	ldr	r1, [r4, #0]
 8001f28:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8001f2a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8001f2e:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8001f30:	6821      	ldr	r1, [r4, #0]
 8001f32:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8001f34:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001f38:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8001f3c:	4303      	orrs	r3, r0
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8001f42:	6822      	ldr	r2, [r4, #0]
 8001f44:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001f46:	f043 0306 	orr.w	r3, r3, #6
 8001f4a:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8001f4c:	6822      	ldr	r2, [r4, #0]
 8001f4e:	6993      	ldr	r3, [r2, #24]
 8001f50:	f043 0301 	orr.w	r3, r3, #1
 8001f54:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8001f56:	2000      	movs	r0, #0
 8001f58:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 8001f62:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8001f64:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8001f68:	f7ff f9d6 	bl	8001318 <HAL_LTDC_MspInit>
 8001f6c:	e792      	b.n	8001e94 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 8001f6e:	2001      	movs	r0, #1
}
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	f000f800 	.word	0xf000f800

08001f78 <HAL_LTDC_ErrorCallback>:
}
 8001f78:	4770      	bx	lr

08001f7a <HAL_LTDC_LineEventCallback>:
}
 8001f7a:	4770      	bx	lr

08001f7c <HAL_LTDC_ReloadEventCallback>:
}
 8001f7c:	4770      	bx	lr

08001f7e <HAL_LTDC_IRQHandler>:
{
 8001f7e:	b570      	push	{r4, r5, r6, lr}
 8001f80:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8001f82:	6803      	ldr	r3, [r0, #0]
 8001f84:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8001f86:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8001f88:	f015 0f04 	tst.w	r5, #4
 8001f8c:	d002      	beq.n	8001f94 <HAL_LTDC_IRQHandler+0x16>
 8001f8e:	f016 0f04 	tst.w	r6, #4
 8001f92:	d112      	bne.n	8001fba <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8001f94:	f015 0f02 	tst.w	r5, #2
 8001f98:	d002      	beq.n	8001fa0 <HAL_LTDC_IRQHandler+0x22>
 8001f9a:	f016 0f02 	tst.w	r6, #2
 8001f9e:	d121      	bne.n	8001fe4 <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8001fa0:	f015 0f01 	tst.w	r5, #1
 8001fa4:	d002      	beq.n	8001fac <HAL_LTDC_IRQHandler+0x2e>
 8001fa6:	f016 0f01 	tst.w	r6, #1
 8001faa:	d132      	bne.n	8002012 <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8001fac:	f015 0f08 	tst.w	r5, #8
 8001fb0:	d002      	beq.n	8001fb8 <HAL_LTDC_IRQHandler+0x3a>
 8001fb2:	f016 0f08 	tst.w	r6, #8
 8001fb6:	d13d      	bne.n	8002034 <HAL_LTDC_IRQHandler+0xb6>
}
 8001fb8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8001fba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fbc:	f022 0204 	bic.w	r2, r2, #4
 8001fc0:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8001fc2:	6803      	ldr	r3, [r0, #0]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8001fc8:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8001fd4:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8001fde:	f7ff ffcb 	bl	8001f78 <HAL_LTDC_ErrorCallback>
 8001fe2:	e7d7      	b.n	8001f94 <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8001fe4:	6822      	ldr	r2, [r4, #0]
 8001fe6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8001fe8:	f023 0302 	bic.w	r3, r3, #2
 8001fec:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8001fee:	6823      	ldr	r3, [r4, #0]
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8001ff4:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8001ffe:	2304      	movs	r3, #4
 8002000:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002004:	2300      	movs	r3, #0
 8002006:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 800200a:	4620      	mov	r0, r4
 800200c:	f7ff ffb4 	bl	8001f78 <HAL_LTDC_ErrorCallback>
 8002010:	e7c6      	b.n	8001fa0 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8002012:	6822      	ldr	r2, [r4, #0]
 8002014:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002016:	f023 0301 	bic.w	r3, r3, #1
 800201a:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800201c:	6822      	ldr	r2, [r4, #0]
 800201e:	2301      	movs	r3, #1
 8002020:	63d3      	str	r3, [r2, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002022:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8002026:	2300      	movs	r3, #0
 8002028:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 800202c:	4620      	mov	r0, r4
 800202e:	f7ff ffa4 	bl	8001f7a <HAL_LTDC_LineEventCallback>
 8002032:	e7bb      	b.n	8001fac <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8002034:	6822      	ldr	r2, [r4, #0]
 8002036:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002038:	f023 0308 	bic.w	r3, r3, #8
 800203c:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800203e:	6823      	ldr	r3, [r4, #0]
 8002040:	2208      	movs	r2, #8
 8002042:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8002044:	2301      	movs	r3, #1
 8002046:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 800204a:	2300      	movs	r3, #0
 800204c:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 8002050:	4620      	mov	r0, r4
 8002052:	f7ff ff93 	bl	8001f7c <HAL_LTDC_ReloadEventCallback>
}
 8002056:	e7af      	b.n	8001fb8 <HAL_LTDC_IRQHandler+0x3a>

08002058 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8002058:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 800205c:	2b01      	cmp	r3, #1
 800205e:	d027      	beq.n	80020b0 <HAL_LTDC_ConfigLayer+0x58>
{
 8002060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002064:	4694      	mov	ip, r2
 8002066:	460f      	mov	r7, r1
 8002068:	4606      	mov	r6, r0
  __HAL_LOCK(hltdc);
 800206a:	f04f 0801 	mov.w	r8, #1
 800206e:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002072:	2302      	movs	r3, #2
 8002074:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002078:	2434      	movs	r4, #52	; 0x34
 800207a:	fb04 0402 	mla	r4, r4, r2, r0
 800207e:	3438      	adds	r4, #56	; 0x38
 8002080:	460d      	mov	r5, r1
 8002082:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002084:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002086:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002088:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800208a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800208c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800208e:	682b      	ldr	r3, [r5, #0]
 8002090:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002092:	4662      	mov	r2, ip
 8002094:	4639      	mov	r1, r7
 8002096:	4630      	mov	r0, r6
 8002098:	f7ff fe2a 	bl	8001cf0 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800209c:	6833      	ldr	r3, [r6, #0]
 800209e:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 80020a2:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80020a6:	2000      	movs	r0, #0
 80020a8:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 80020ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 80020b0:	2002      	movs	r0, #2
}
 80020b2:	4770      	bx	lr

080020b4 <HAL_LTDC_SetAddress>:
{
 80020b4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hltdc);
 80020b6:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d019      	beq.n	80020f2 <HAL_LTDC_SetAddress+0x3e>
 80020be:	4604      	mov	r4, r0
 80020c0:	2501      	movs	r5, #1
 80020c2:	f880 50a0 	strb.w	r5, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80020c6:	2302      	movs	r3, #2
 80020c8:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 80020cc:	2334      	movs	r3, #52	; 0x34
 80020ce:	fb03 f302 	mul.w	r3, r3, r2
 80020d2:	f103 0038 	add.w	r0, r3, #56	; 0x38
  pLayerCfg->FBStartAdress = Address;
 80020d6:	4423      	add	r3, r4
 80020d8:	65d9      	str	r1, [r3, #92]	; 0x5c
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80020da:	1821      	adds	r1, r4, r0
 80020dc:	4620      	mov	r0, r4
 80020de:	f7ff fe07 	bl	8001cf0 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	625d      	str	r5, [r3, #36]	; 0x24
  hltdc->State = HAL_LTDC_STATE_READY;
 80020e6:	f884 50a1 	strb.w	r5, [r4, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80020ea:	2000      	movs	r0, #0
 80020ec:	f884 00a0 	strb.w	r0, [r4, #160]	; 0xa0
}
 80020f0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hltdc);
 80020f2:	2002      	movs	r0, #2
 80020f4:	e7fc      	b.n	80020f0 <HAL_LTDC_SetAddress+0x3c>
	...

080020f8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020f8:	4a02      	ldr	r2, [pc, #8]	; (8002104 <HAL_PWR_EnableBkUpAccess+0xc>)
 80020fa:	6813      	ldr	r3, [r2, #0]
 80020fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002100:	6013      	str	r3, [r2, #0]
}
 8002102:	4770      	bx	lr
 8002104:	40007000 	.word	0x40007000

08002108 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002108:	b510      	push	{r4, lr}
 800210a:	b082      	sub	sp, #8
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800210c:	4b1b      	ldr	r3, [pc, #108]	; (800217c <HAL_PWREx_EnableOverDrive+0x74>)
 800210e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002110:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002114:	641a      	str	r2, [r3, #64]	; 0x40
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211c:	9301      	str	r3, [sp, #4]
 800211e:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002120:	4a17      	ldr	r2, [pc, #92]	; (8002180 <HAL_PWREx_EnableOverDrive+0x78>)
 8002122:	6813      	ldr	r3, [r2, #0]
 8002124:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002128:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800212a:	f7ff fa4d 	bl	80015c8 <HAL_GetTick>
 800212e:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <HAL_PWREx_EnableOverDrive+0x78>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002138:	d108      	bne.n	800214c <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800213a:	f7ff fa45 	bl	80015c8 <HAL_GetTick>
 800213e:	1b00      	subs	r0, r0, r4
 8002140:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002144:	d9f4      	bls.n	8002130 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8002146:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8002148:	b002      	add	sp, #8
 800214a:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800214c:	4a0c      	ldr	r2, [pc, #48]	; (8002180 <HAL_PWREx_EnableOverDrive+0x78>)
 800214e:	6813      	ldr	r3, [r2, #0]
 8002150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002154:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8002156:	f7ff fa37 	bl	80015c8 <HAL_GetTick>
 800215a:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <HAL_PWREx_EnableOverDrive+0x78>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002164:	d107      	bne.n	8002176 <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002166:	f7ff fa2f 	bl	80015c8 <HAL_GetTick>
 800216a:	1b00      	subs	r0, r0, r4
 800216c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002170:	d9f4      	bls.n	800215c <HAL_PWREx_EnableOverDrive+0x54>
      return HAL_TIMEOUT;
 8002172:	2003      	movs	r0, #3
 8002174:	e7e8      	b.n	8002148 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8002176:	2000      	movs	r0, #0
 8002178:	e7e6      	b.n	8002148 <HAL_PWREx_EnableOverDrive+0x40>
 800217a:	bf00      	nop
 800217c:	40023800 	.word	0x40023800
 8002180:	40007000 	.word	0x40007000

08002184 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002184:	2800      	cmp	r0, #0
 8002186:	f000 8209 	beq.w	800259c <HAL_RCC_OscConfig+0x418>
{
 800218a:	b570      	push	{r4, r5, r6, lr}
 800218c:	b082      	sub	sp, #8
 800218e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002190:	6803      	ldr	r3, [r0, #0]
 8002192:	f013 0f01 	tst.w	r3, #1
 8002196:	d029      	beq.n	80021ec <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002198:	4ba2      	ldr	r3, [pc, #648]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d01a      	beq.n	80021da <HAL_RCC_OscConfig+0x56>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021a4:	4b9f      	ldr	r3, [pc, #636]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d00f      	beq.n	80021d0 <HAL_RCC_OscConfig+0x4c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b0:	6863      	ldr	r3, [r4, #4]
 80021b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b6:	d040      	beq.n	800223a <HAL_RCC_OscConfig+0xb6>
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d154      	bne.n	8002266 <HAL_RCC_OscConfig+0xe2>
 80021bc:	4b99      	ldr	r3, [pc, #612]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	e039      	b.n	8002244 <HAL_RCC_OscConfig+0xc0>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021d0:	4b94      	ldr	r3, [pc, #592]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80021d8:	d0ea      	beq.n	80021b0 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021da:	4b92      	ldr	r3, [pc, #584]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80021e2:	d003      	beq.n	80021ec <HAL_RCC_OscConfig+0x68>
 80021e4:	6863      	ldr	r3, [r4, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 81da 	beq.w	80025a0 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ec:	6823      	ldr	r3, [r4, #0]
 80021ee:	f013 0f02 	tst.w	r3, #2
 80021f2:	d075      	beq.n	80022e0 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021f4:	4b8b      	ldr	r3, [pc, #556]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f013 0f0c 	tst.w	r3, #12
 80021fc:	d05e      	beq.n	80022bc <HAL_RCC_OscConfig+0x138>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021fe:	4b89      	ldr	r3, [pc, #548]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 030c 	and.w	r3, r3, #12
 8002206:	2b08      	cmp	r3, #8
 8002208:	d053      	beq.n	80022b2 <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800220a:	68e3      	ldr	r3, [r4, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 808a 	beq.w	8002326 <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002212:	4a84      	ldr	r2, [pc, #528]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002214:	6813      	ldr	r3, [r2, #0]
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7ff f9d4 	bl	80015c8 <HAL_GetTick>
 8002220:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002222:	4b80      	ldr	r3, [pc, #512]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f013 0f02 	tst.w	r3, #2
 800222a:	d173      	bne.n	8002314 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800222c:	f7ff f9cc 	bl	80015c8 <HAL_GetTick>
 8002230:	1b40      	subs	r0, r0, r5
 8002232:	2802      	cmp	r0, #2
 8002234:	d9f5      	bls.n	8002222 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 8002236:	2003      	movs	r0, #3
 8002238:	e1b5      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800223a:	4a7a      	ldr	r2, [pc, #488]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 800223c:	6813      	ldr	r3, [r2, #0]
 800223e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002242:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002244:	6863      	ldr	r3, [r4, #4]
 8002246:	b32b      	cbz	r3, 8002294 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8002248:	f7ff f9be 	bl	80015c8 <HAL_GetTick>
 800224c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224e:	4b75      	ldr	r3, [pc, #468]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002256:	d1c9      	bne.n	80021ec <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002258:	f7ff f9b6 	bl	80015c8 <HAL_GetTick>
 800225c:	1b40      	subs	r0, r0, r5
 800225e:	2864      	cmp	r0, #100	; 0x64
 8002260:	d9f5      	bls.n	800224e <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8002262:	2003      	movs	r0, #3
 8002264:	e19f      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002266:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800226a:	d009      	beq.n	8002280 <HAL_RCC_OscConfig+0xfc>
 800226c:	4b6d      	ldr	r3, [pc, #436]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	e7e1      	b.n	8002244 <HAL_RCC_OscConfig+0xc0>
 8002280:	4b68      	ldr	r3, [pc, #416]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	e7d7      	b.n	8002244 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8002294:	f7ff f998 	bl	80015c8 <HAL_GetTick>
 8002298:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800229a:	4b62      	ldr	r3, [pc, #392]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80022a2:	d0a3      	beq.n	80021ec <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a4:	f7ff f990 	bl	80015c8 <HAL_GetTick>
 80022a8:	1b40      	subs	r0, r0, r5
 80022aa:	2864      	cmp	r0, #100	; 0x64
 80022ac:	d9f5      	bls.n	800229a <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 80022ae:	2003      	movs	r0, #3
 80022b0:	e179      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022b2:	4b5c      	ldr	r3, [pc, #368]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80022ba:	d1a6      	bne.n	800220a <HAL_RCC_OscConfig+0x86>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022bc:	4b59      	ldr	r3, [pc, #356]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f013 0f02 	tst.w	r3, #2
 80022c4:	d004      	beq.n	80022d0 <HAL_RCC_OscConfig+0x14c>
 80022c6:	68e3      	ldr	r3, [r4, #12]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d001      	beq.n	80022d0 <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 80022cc:	2001      	movs	r0, #1
 80022ce:	e16a      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4a54      	ldr	r2, [pc, #336]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80022d2:	6813      	ldr	r3, [r2, #0]
 80022d4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80022d8:	6921      	ldr	r1, [r4, #16]
 80022da:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80022de:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	f013 0f08 	tst.w	r3, #8
 80022e6:	d046      	beq.n	8002376 <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022e8:	6963      	ldr	r3, [r4, #20]
 80022ea:	b383      	cbz	r3, 800234e <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022ec:	4a4d      	ldr	r2, [pc, #308]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80022ee:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f6:	f7ff f967 	bl	80015c8 <HAL_GetTick>
 80022fa:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fc:	4b49      	ldr	r3, [pc, #292]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80022fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002300:	f013 0f02 	tst.w	r3, #2
 8002304:	d137      	bne.n	8002376 <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002306:	f7ff f95f 	bl	80015c8 <HAL_GetTick>
 800230a:	1b40      	subs	r0, r0, r5
 800230c:	2802      	cmp	r0, #2
 800230e:	d9f5      	bls.n	80022fc <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8002310:	2003      	movs	r0, #3
 8002312:	e148      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002314:	4a43      	ldr	r2, [pc, #268]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002316:	6813      	ldr	r3, [r2, #0]
 8002318:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800231c:	6921      	ldr	r1, [r4, #16]
 800231e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002322:	6013      	str	r3, [r2, #0]
 8002324:	e7dc      	b.n	80022e0 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8002326:	4a3f      	ldr	r2, [pc, #252]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f023 0301 	bic.w	r3, r3, #1
 800232e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002330:	f7ff f94a 	bl	80015c8 <HAL_GetTick>
 8002334:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002336:	4b3b      	ldr	r3, [pc, #236]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f013 0f02 	tst.w	r3, #2
 800233e:	d0cf      	beq.n	80022e0 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002340:	f7ff f942 	bl	80015c8 <HAL_GetTick>
 8002344:	1b40      	subs	r0, r0, r5
 8002346:	2802      	cmp	r0, #2
 8002348:	d9f5      	bls.n	8002336 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 800234a:	2003      	movs	r0, #3
 800234c:	e12b      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234e:	4a35      	ldr	r2, [pc, #212]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002350:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8002352:	f023 0301 	bic.w	r3, r3, #1
 8002356:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002358:	f7ff f936 	bl	80015c8 <HAL_GetTick>
 800235c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800235e:	4b31      	ldr	r3, [pc, #196]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002362:	f013 0f02 	tst.w	r3, #2
 8002366:	d006      	beq.n	8002376 <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002368:	f7ff f92e 	bl	80015c8 <HAL_GetTick>
 800236c:	1b40      	subs	r0, r0, r5
 800236e:	2802      	cmp	r0, #2
 8002370:	d9f5      	bls.n	800235e <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 8002372:	2003      	movs	r0, #3
 8002374:	e117      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002376:	6823      	ldr	r3, [r4, #0]
 8002378:	f013 0f04 	tst.w	r3, #4
 800237c:	d07e      	beq.n	800247c <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800237e:	4b29      	ldr	r3, [pc, #164]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002382:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002386:	d11e      	bne.n	80023c6 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002388:	4b26      	ldr	r3, [pc, #152]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 800238a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800238c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002390:	641a      	str	r2, [r3, #64]	; 0x40
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800239c:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800239e:	4b22      	ldr	r3, [pc, #136]	; (8002428 <HAL_RCC_OscConfig+0x2a4>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023a6:	d010      	beq.n	80023ca <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023a8:	68a3      	ldr	r3, [r4, #8]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d021      	beq.n	80023f2 <HAL_RCC_OscConfig+0x26e>
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d13c      	bne.n	800242c <HAL_RCC_OscConfig+0x2a8>
 80023b2:	4b1c      	ldr	r3, [pc, #112]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80023b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023b6:	f022 0201 	bic.w	r2, r2, #1
 80023ba:	671a      	str	r2, [r3, #112]	; 0x70
 80023bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023be:	f022 0204 	bic.w	r2, r2, #4
 80023c2:	671a      	str	r2, [r3, #112]	; 0x70
 80023c4:	e01a      	b.n	80023fc <HAL_RCC_OscConfig+0x278>
  FlagStatus pwrclkchanged = RESET;
 80023c6:	2500      	movs	r5, #0
 80023c8:	e7e9      	b.n	800239e <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 80023ca:	4a17      	ldr	r2, [pc, #92]	; (8002428 <HAL_RCC_OscConfig+0x2a4>)
 80023cc:	6813      	ldr	r3, [r2, #0]
 80023ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80023d4:	f7ff f8f8 	bl	80015c8 <HAL_GetTick>
 80023d8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023da:	4b13      	ldr	r3, [pc, #76]	; (8002428 <HAL_RCC_OscConfig+0x2a4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80023e2:	d1e1      	bne.n	80023a8 <HAL_RCC_OscConfig+0x224>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e4:	f7ff f8f0 	bl	80015c8 <HAL_GetTick>
 80023e8:	1b80      	subs	r0, r0, r6
 80023ea:	2864      	cmp	r0, #100	; 0x64
 80023ec:	d9f5      	bls.n	80023da <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 80023ee:	2003      	movs	r0, #3
 80023f0:	e0d9      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023f2:	4a0c      	ldr	r2, [pc, #48]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 80023f4:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023fc:	68a3      	ldr	r3, [r4, #8]
 80023fe:	b35b      	cbz	r3, 8002458 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002400:	f7ff f8e2 	bl	80015c8 <HAL_GetTick>
 8002404:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002406:	4b07      	ldr	r3, [pc, #28]	; (8002424 <HAL_RCC_OscConfig+0x2a0>)
 8002408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800240a:	f013 0f02 	tst.w	r3, #2
 800240e:	d134      	bne.n	800247a <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002410:	f7ff f8da 	bl	80015c8 <HAL_GetTick>
 8002414:	1b80      	subs	r0, r0, r6
 8002416:	f241 3388 	movw	r3, #5000	; 0x1388
 800241a:	4298      	cmp	r0, r3
 800241c:	d9f3      	bls.n	8002406 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 800241e:	2003      	movs	r0, #3
 8002420:	e0c1      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800
 8002428:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242c:	2b05      	cmp	r3, #5
 800242e:	d009      	beq.n	8002444 <HAL_RCC_OscConfig+0x2c0>
 8002430:	4b60      	ldr	r3, [pc, #384]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002432:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	671a      	str	r2, [r3, #112]	; 0x70
 800243a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800243c:	f022 0204 	bic.w	r2, r2, #4
 8002440:	671a      	str	r2, [r3, #112]	; 0x70
 8002442:	e7db      	b.n	80023fc <HAL_RCC_OscConfig+0x278>
 8002444:	4b5b      	ldr	r3, [pc, #364]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002446:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002448:	f042 0204 	orr.w	r2, r2, #4
 800244c:	671a      	str	r2, [r3, #112]	; 0x70
 800244e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002450:	f042 0201 	orr.w	r2, r2, #1
 8002454:	671a      	str	r2, [r3, #112]	; 0x70
 8002456:	e7d1      	b.n	80023fc <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002458:	f7ff f8b6 	bl	80015c8 <HAL_GetTick>
 800245c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800245e:	4b55      	ldr	r3, [pc, #340]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002462:	f013 0f02 	tst.w	r3, #2
 8002466:	d008      	beq.n	800247a <HAL_RCC_OscConfig+0x2f6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002468:	f7ff f8ae 	bl	80015c8 <HAL_GetTick>
 800246c:	1b80      	subs	r0, r0, r6
 800246e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002472:	4298      	cmp	r0, r3
 8002474:	d9f3      	bls.n	800245e <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 8002476:	2003      	movs	r0, #3
 8002478:	e095      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800247a:	b9fd      	cbnz	r5, 80024bc <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800247c:	69a3      	ldr	r3, [r4, #24]
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8090 	beq.w	80025a4 <HAL_RCC_OscConfig+0x420>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002484:	4a4b      	ldr	r2, [pc, #300]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002486:	6892      	ldr	r2, [r2, #8]
 8002488:	f002 020c 	and.w	r2, r2, #12
 800248c:	2a08      	cmp	r2, #8
 800248e:	d058      	beq.n	8002542 <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002490:	2b02      	cmp	r3, #2
 8002492:	d019      	beq.n	80024c8 <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002494:	4a47      	ldr	r2, [pc, #284]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002496:	6813      	ldr	r3, [r2, #0]
 8002498:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800249c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249e:	f7ff f893 	bl	80015c8 <HAL_GetTick>
 80024a2:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a4:	4b43      	ldr	r3, [pc, #268]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024ac:	d047      	beq.n	800253e <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ae:	f7ff f88b 	bl	80015c8 <HAL_GetTick>
 80024b2:	1b00      	subs	r0, r0, r4
 80024b4:	2802      	cmp	r0, #2
 80024b6:	d9f5      	bls.n	80024a4 <HAL_RCC_OscConfig+0x320>
          {
            return HAL_TIMEOUT;
 80024b8:	2003      	movs	r0, #3
 80024ba:	e074      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024bc:	4a3d      	ldr	r2, [pc, #244]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 80024be:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80024c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c4:	6413      	str	r3, [r2, #64]	; 0x40
 80024c6:	e7d9      	b.n	800247c <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 80024c8:	4a3a      	ldr	r2, [pc, #232]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 80024ca:	6813      	ldr	r3, [r2, #0]
 80024cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024d0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80024d2:	f7ff f879 	bl	80015c8 <HAL_GetTick>
 80024d6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d8:	4b36      	ldr	r3, [pc, #216]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024e0:	d006      	beq.n	80024f0 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e2:	f7ff f871 	bl	80015c8 <HAL_GetTick>
 80024e6:	1b40      	subs	r0, r0, r5
 80024e8:	2802      	cmp	r0, #2
 80024ea:	d9f5      	bls.n	80024d8 <HAL_RCC_OscConfig+0x354>
            return HAL_TIMEOUT;
 80024ec:	2003      	movs	r0, #3
 80024ee:	e05a      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024f0:	69e3      	ldr	r3, [r4, #28]
 80024f2:	6a22      	ldr	r2, [r4, #32]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80024f8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80024fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80024fe:	0852      	lsrs	r2, r2, #1
 8002500:	3a01      	subs	r2, #1
 8002502:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002506:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002508:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800250c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002510:	4a28      	ldr	r2, [pc, #160]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002512:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8002514:	6813      	ldr	r3, [r2, #0]
 8002516:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800251a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800251c:	f7ff f854 	bl	80015c8 <HAL_GetTick>
 8002520:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002522:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252c:	f7ff f84c 	bl	80015c8 <HAL_GetTick>
 8002530:	1b00      	subs	r0, r0, r4
 8002532:	2802      	cmp	r0, #2
 8002534:	d9f5      	bls.n	8002522 <HAL_RCC_OscConfig+0x39e>
            return HAL_TIMEOUT;
 8002536:	2003      	movs	r0, #3
 8002538:	e035      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800253a:	2000      	movs	r0, #0
 800253c:	e033      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
 800253e:	2000      	movs	r0, #0
 8002540:	e031      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
      pll_config = RCC->PLLCFGR;
 8002542:	4a1c      	ldr	r2, [pc, #112]	; (80025b4 <HAL_RCC_OscConfig+0x430>)
 8002544:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002546:	2b01      	cmp	r3, #1
 8002548:	d02f      	beq.n	80025aa <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800254a:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800254e:	69e1      	ldr	r1, [r4, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002550:	428b      	cmp	r3, r1
 8002552:	d001      	beq.n	8002558 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8002554:	2001      	movs	r0, #1
 8002556:	e026      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002558:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 800255c:	6a21      	ldr	r1, [r4, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255e:	428b      	cmp	r3, r1
 8002560:	d001      	beq.n	8002566 <HAL_RCC_OscConfig+0x3e2>
        return HAL_ERROR;
 8002562:	2001      	movs	r0, #1
 8002564:	e01f      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002566:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002568:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800256c:	4013      	ands	r3, r2
 800256e:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8002572:	d001      	beq.n	8002578 <HAL_RCC_OscConfig+0x3f4>
        return HAL_ERROR;
 8002574:	2001      	movs	r0, #1
 8002576:	e016      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002578:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800257c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800257e:	085b      	lsrs	r3, r3, #1
 8002580:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002582:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8002586:	d001      	beq.n	800258c <HAL_RCC_OscConfig+0x408>
        return HAL_ERROR;
 8002588:	2001      	movs	r0, #1
 800258a:	e00c      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800258c:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8002590:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002592:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
 8002596:	d00a      	beq.n	80025ae <HAL_RCC_OscConfig+0x42a>
        return HAL_ERROR;
 8002598:	2001      	movs	r0, #1
 800259a:	e004      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
    return HAL_ERROR;
 800259c:	2001      	movs	r0, #1
}
 800259e:	4770      	bx	lr
        return HAL_ERROR;
 80025a0:	2001      	movs	r0, #1
 80025a2:	e000      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 80025a4:	2000      	movs	r0, #0
}
 80025a6:	b002      	add	sp, #8
 80025a8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80025aa:	2001      	movs	r0, #1
 80025ac:	e7fb      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 80025ae:	2000      	movs	r0, #0
 80025b0:	e7f9      	b.n	80025a6 <HAL_RCC_OscConfig+0x422>
 80025b2:	bf00      	nop
 80025b4:	40023800 	.word	0x40023800

080025b8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025b8:	4b26      	ldr	r3, [pc, #152]	; (8002654 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 030c 	and.w	r3, r3, #12
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d044      	beq.n	800264e <HAL_RCC_GetSysClockFreq+0x96>
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d001      	beq.n	80025cc <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025c8:	4823      	ldr	r0, [pc, #140]	; (8002658 <HAL_RCC_GetSysClockFreq+0xa0>)
 80025ca:	4770      	bx	lr
{
 80025cc:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d0:	4b20      	ldr	r3, [pc, #128]	; (8002654 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80025de:	d013      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025e0:	4b1c      	ldr	r3, [pc, #112]	; (8002654 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025e2:	6859      	ldr	r1, [r3, #4]
 80025e4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80025e8:	2300      	movs	r3, #0
 80025ea:	481c      	ldr	r0, [pc, #112]	; (800265c <HAL_RCC_GetSysClockFreq+0xa4>)
 80025ec:	fba1 0100 	umull	r0, r1, r1, r0
 80025f0:	f7fd fe0a 	bl	8000208 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80025f4:	4b17      	ldr	r3, [pc, #92]	; (8002654 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80025fc:	3301      	adds	r3, #1
 80025fe:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002600:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002604:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002608:	4b12      	ldr	r3, [pc, #72]	; (8002654 <HAL_RCC_GetSysClockFreq+0x9c>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002610:	461e      	mov	r6, r3
 8002612:	2700      	movs	r7, #0
 8002614:	015c      	lsls	r4, r3, #5
 8002616:	2500      	movs	r5, #0
 8002618:	1ae4      	subs	r4, r4, r3
 800261a:	eb65 0507 	sbc.w	r5, r5, r7
 800261e:	01a9      	lsls	r1, r5, #6
 8002620:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8002624:	01a0      	lsls	r0, r4, #6
 8002626:	1b00      	subs	r0, r0, r4
 8002628:	eb61 0105 	sbc.w	r1, r1, r5
 800262c:	00cb      	lsls	r3, r1, #3
 800262e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002632:	00c4      	lsls	r4, r0, #3
 8002634:	19a0      	adds	r0, r4, r6
 8002636:	eb43 0107 	adc.w	r1, r3, r7
 800263a:	028b      	lsls	r3, r1, #10
 800263c:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002640:	0284      	lsls	r4, r0, #10
 8002642:	4620      	mov	r0, r4
 8002644:	4619      	mov	r1, r3
 8002646:	2300      	movs	r3, #0
 8002648:	f7fd fdde 	bl	8000208 <__aeabi_uldivmod>
 800264c:	e7d2      	b.n	80025f4 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 800264e:	4803      	ldr	r0, [pc, #12]	; (800265c <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	40023800 	.word	0x40023800
 8002658:	00f42400 	.word	0x00f42400
 800265c:	017d7840 	.word	0x017d7840

08002660 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002660:	2800      	cmp	r0, #0
 8002662:	f000 80a3 	beq.w	80027ac <HAL_RCC_ClockConfig+0x14c>
{
 8002666:	b570      	push	{r4, r5, r6, lr}
 8002668:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800266a:	4b52      	ldr	r3, [pc, #328]	; (80027b4 <HAL_RCC_ClockConfig+0x154>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	428b      	cmp	r3, r1
 8002674:	d20c      	bcs.n	8002690 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002676:	4a4f      	ldr	r2, [pc, #316]	; (80027b4 <HAL_RCC_ClockConfig+0x154>)
 8002678:	6813      	ldr	r3, [r2, #0]
 800267a:	f023 030f 	bic.w	r3, r3, #15
 800267e:	430b      	orrs	r3, r1
 8002680:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002682:	6813      	ldr	r3, [r2, #0]
 8002684:	f003 030f 	and.w	r3, r3, #15
 8002688:	428b      	cmp	r3, r1
 800268a:	d001      	beq.n	8002690 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 800268c:	2001      	movs	r0, #1
}
 800268e:	bd70      	pop	{r4, r5, r6, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	f013 0f02 	tst.w	r3, #2
 8002696:	d017      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002698:	f013 0f04 	tst.w	r3, #4
 800269c:	d004      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800269e:	4a46      	ldr	r2, [pc, #280]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026a0:	6893      	ldr	r3, [r2, #8]
 80026a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026a6:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	f013 0f08 	tst.w	r3, #8
 80026ae:	d004      	beq.n	80026ba <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026b0:	4a41      	ldr	r2, [pc, #260]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026b2:	6893      	ldr	r3, [r2, #8]
 80026b4:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026b8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ba:	4a3f      	ldr	r2, [pc, #252]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026bc:	6893      	ldr	r3, [r2, #8]
 80026be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026c2:	68a0      	ldr	r0, [r4, #8]
 80026c4:	4303      	orrs	r3, r0
 80026c6:	6093      	str	r3, [r2, #8]
 80026c8:	460d      	mov	r5, r1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	f013 0f01 	tst.w	r3, #1
 80026d0:	d031      	beq.n	8002736 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026d2:	6863      	ldr	r3, [r4, #4]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d020      	beq.n	800271a <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d025      	beq.n	8002728 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026dc:	4a36      	ldr	r2, [pc, #216]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026de:	6812      	ldr	r2, [r2, #0]
 80026e0:	f012 0f02 	tst.w	r2, #2
 80026e4:	d064      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x150>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e6:	4934      	ldr	r1, [pc, #208]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026e8:	688a      	ldr	r2, [r1, #8]
 80026ea:	f022 0203 	bic.w	r2, r2, #3
 80026ee:	4313      	orrs	r3, r2
 80026f0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80026f2:	f7fe ff69 	bl	80015c8 <HAL_GetTick>
 80026f6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f8:	4b2f      	ldr	r3, [pc, #188]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 030c 	and.w	r3, r3, #12
 8002700:	6862      	ldr	r2, [r4, #4]
 8002702:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002706:	d016      	beq.n	8002736 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002708:	f7fe ff5e 	bl	80015c8 <HAL_GetTick>
 800270c:	1b80      	subs	r0, r0, r6
 800270e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002712:	4298      	cmp	r0, r3
 8002714:	d9f0      	bls.n	80026f8 <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 8002716:	2003      	movs	r0, #3
 8002718:	e7b9      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271a:	4a27      	ldr	r2, [pc, #156]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002722:	d1e0      	bne.n	80026e6 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002724:	2001      	movs	r0, #1
 8002726:	e7b2      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002728:	4a23      	ldr	r2, [pc, #140]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 800272a:	6812      	ldr	r2, [r2, #0]
 800272c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002730:	d1d9      	bne.n	80026e6 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8002732:	2001      	movs	r0, #1
 8002734:	e7ab      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002736:	4b1f      	ldr	r3, [pc, #124]	; (80027b4 <HAL_RCC_ClockConfig+0x154>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	42ab      	cmp	r3, r5
 8002740:	d90c      	bls.n	800275c <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002742:	4a1c      	ldr	r2, [pc, #112]	; (80027b4 <HAL_RCC_ClockConfig+0x154>)
 8002744:	6813      	ldr	r3, [r2, #0]
 8002746:	f023 030f 	bic.w	r3, r3, #15
 800274a:	432b      	orrs	r3, r5
 800274c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800274e:	6813      	ldr	r3, [r2, #0]
 8002750:	f003 030f 	and.w	r3, r3, #15
 8002754:	42ab      	cmp	r3, r5
 8002756:	d001      	beq.n	800275c <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 8002758:	2001      	movs	r0, #1
 800275a:	e798      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800275c:	6823      	ldr	r3, [r4, #0]
 800275e:	f013 0f04 	tst.w	r3, #4
 8002762:	d006      	beq.n	8002772 <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002764:	4a14      	ldr	r2, [pc, #80]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 8002766:	6893      	ldr	r3, [r2, #8]
 8002768:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800276c:	68e1      	ldr	r1, [r4, #12]
 800276e:	430b      	orrs	r3, r1
 8002770:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002772:	6823      	ldr	r3, [r4, #0]
 8002774:	f013 0f08 	tst.w	r3, #8
 8002778:	d007      	beq.n	800278a <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800277a:	4a0f      	ldr	r2, [pc, #60]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 800277c:	6893      	ldr	r3, [r2, #8]
 800277e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002782:	6921      	ldr	r1, [r4, #16]
 8002784:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002788:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800278a:	f7ff ff15 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <HAL_RCC_ClockConfig+0x158>)
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002796:	4a09      	ldr	r2, [pc, #36]	; (80027bc <HAL_RCC_ClockConfig+0x15c>)
 8002798:	5cd3      	ldrb	r3, [r2, r3]
 800279a:	40d8      	lsrs	r0, r3
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <HAL_RCC_ClockConfig+0x160>)
 800279e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80027a0:	4b08      	ldr	r3, [pc, #32]	; (80027c4 <HAL_RCC_ClockConfig+0x164>)
 80027a2:	6818      	ldr	r0, [r3, #0]
 80027a4:	f7fe fe5e 	bl	8001464 <HAL_InitTick>
  return HAL_OK;
 80027a8:	2000      	movs	r0, #0
 80027aa:	e770      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80027ac:	2001      	movs	r0, #1
}
 80027ae:	4770      	bx	lr
        return HAL_ERROR;
 80027b0:	2001      	movs	r0, #1
 80027b2:	e76c      	b.n	800268e <HAL_RCC_ClockConfig+0x2e>
 80027b4:	40023c00 	.word	0x40023c00
 80027b8:	40023800 	.word	0x40023800
 80027bc:	08003818 	.word	0x08003818
 80027c0:	20000000 	.word	0x20000000
 80027c4:	20000008 	.word	0x20000008

080027c8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80027c8:	4b01      	ldr	r3, [pc, #4]	; (80027d0 <HAL_RCC_GetHCLKFreq+0x8>)
 80027ca:	6818      	ldr	r0, [r3, #0]
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	20000000 	.word	0x20000000

080027d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027d4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027d6:	f7ff fff7 	bl	80027c8 <HAL_RCC_GetHCLKFreq>
 80027da:	4b04      	ldr	r3, [pc, #16]	; (80027ec <HAL_RCC_GetPCLK1Freq+0x18>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80027e2:	4a03      	ldr	r2, [pc, #12]	; (80027f0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80027e4:	5cd3      	ldrb	r3, [r2, r3]
}
 80027e6:	40d8      	lsrs	r0, r3
 80027e8:	bd08      	pop	{r3, pc}
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	08003828 	.word	0x08003828

080027f4 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027f4:	230f      	movs	r3, #15
 80027f6:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027f8:	4b0b      	ldr	r3, [pc, #44]	; (8002828 <HAL_RCC_GetClockConfig+0x34>)
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	f002 0203 	and.w	r2, r2, #3
 8002800:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002802:	689a      	ldr	r2, [r3, #8]
 8002804:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002808:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002810:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	08db      	lsrs	r3, r3, #3
 8002816:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800281a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <HAL_RCC_GetClockConfig+0x38>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 030f 	and.w	r3, r3, #15
 8002824:	600b      	str	r3, [r1, #0]
}
 8002826:	4770      	bx	lr
 8002828:	40023800 	.word	0x40023800
 800282c:	40023c00 	.word	0x40023c00

08002830 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002832:	b083      	sub	sp, #12
 8002834:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002836:	6803      	ldr	r3, [r0, #0]
 8002838:	f013 0f01 	tst.w	r3, #1
 800283c:	d00c      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800283e:	4bb6      	ldr	r3, [pc, #728]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002840:	689a      	ldr	r2, [r3, #8]
 8002842:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800284c:	430a      	orrs	r2, r1
 800284e:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002850:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002852:	b1c3      	cbz	r3, 8002886 <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 8002854:	2600      	movs	r6, #0
 8002856:	e000      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8002858:	2600      	movs	r6, #0
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800285a:	6823      	ldr	r3, [r4, #0]
 800285c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002860:	d015      	beq.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002862:	4aad      	ldr	r2, [pc, #692]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002864:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002868:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800286c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800286e:	430b      	orrs	r3, r1
 8002870:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002874:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800287a:	d006      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800287c:	2b00      	cmp	r3, #0
 800287e:	f000 8129 	beq.w	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  uint32_t pllsaiused = 0;
 8002882:	2500      	movs	r5, #0
 8002884:	e004      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8002886:	2601      	movs	r6, #1
 8002888:	e7e7      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1;
 800288a:	2601      	movs	r6, #1
 800288c:	e7f6      	b.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 800288e:	2500      	movs	r5, #0
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002896:	d00f      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002898:	4a9f      	ldr	r2, [pc, #636]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800289a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800289e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80028a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80028a4:	430b      	orrs	r3, r1
 80028a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80028ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028b0:	f000 8112 	beq.w	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028b4:	b903      	cbnz	r3, 80028b8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1;
 80028b6:	2501      	movs	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80028be:	d000      	beq.n	80028c2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
      plli2sused = 1;
 80028c0:	2601      	movs	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028c2:	f013 0f20 	tst.w	r3, #32
 80028c6:	f040 8109 	bne.w	8002adc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	f013 0f10 	tst.w	r3, #16
 80028d0:	d00c      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80028d2:	4b91      	ldr	r3, [pc, #580]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80028d4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80028d8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80028dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80028e0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80028e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80028e6:	430a      	orrs	r2, r1
 80028e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80028f2:	d008      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028f4:	4a88      	ldr	r2, [pc, #544]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80028f6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028fa:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80028fe:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002900:	430b      	orrs	r3, r1
 8002902:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800290c:	d008      	beq.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800290e:	4a82      	ldr	r2, [pc, #520]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002910:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002914:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002918:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800291a:	430b      	orrs	r3, r1
 800291c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002920:	6823      	ldr	r3, [r4, #0]
 8002922:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002926:	d008      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002928:	4a7b      	ldr	r2, [pc, #492]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800292a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800292e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002932:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002934:	430b      	orrs	r3, r1
 8002936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002940:	d008      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002942:	4a75      	ldr	r2, [pc, #468]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002944:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002948:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800294c:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800294e:	430b      	orrs	r3, r1
 8002950:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	f013 0f40 	tst.w	r3, #64	; 0x40
 800295a:	d008      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800295c:	4a6e      	ldr	r2, [pc, #440]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800295e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002962:	f023 0303 	bic.w	r3, r3, #3
 8002966:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002968:	430b      	orrs	r3, r1
 800296a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002974:	d008      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002976:	4a68      	ldr	r2, [pc, #416]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002978:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800297c:	f023 030c 	bic.w	r3, r3, #12
 8002980:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002982:	430b      	orrs	r3, r1
 8002984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800298e:	d008      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002990:	4a61      	ldr	r2, [pc, #388]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002992:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002996:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800299a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800299c:	430b      	orrs	r3, r1
 800299e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029a2:	6823      	ldr	r3, [r4, #0]
 80029a4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80029a8:	d008      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029aa:	4a5b      	ldr	r2, [pc, #364]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80029ac:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80029b4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80029b6:	430b      	orrs	r3, r1
 80029b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029bc:	6823      	ldr	r3, [r4, #0]
 80029be:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80029c2:	d008      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029c4:	4a54      	ldr	r2, [pc, #336]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80029c6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029ce:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80029d0:	430b      	orrs	r3, r1
 80029d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80029dc:	d008      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80029de:	4a4e      	ldr	r2, [pc, #312]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80029e0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80029e8:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80029ea:	430b      	orrs	r3, r1
 80029ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80029f6:	d008      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80029f8:	4a47      	ldr	r2, [pc, #284]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80029fa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a02:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002a04:	430b      	orrs	r3, r1
 8002a06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002a10:	d008      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002a12:	4a41      	ldr	r2, [pc, #260]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a14:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a18:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a1c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002a1e:	430b      	orrs	r3, r1
 8002a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002a2a:	d008      	beq.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a2c:	4a3a      	ldr	r2, [pc, #232]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a2e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a32:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a36:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a3e:	6823      	ldr	r3, [r4, #0]
 8002a40:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002a44:	d00d      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a46:	4a34      	ldr	r2, [pc, #208]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a48:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a4c:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002a50:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002a52:	430b      	orrs	r3, r1
 8002a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002a58:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a5e:	f000 80a7 	beq.w	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x380>
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002a62:	6823      	ldr	r3, [r4, #0]
 8002a64:	f013 0f08 	tst.w	r3, #8
 8002a68:	d000      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    pllsaiused = 1;
 8002a6a:	2501      	movs	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002a6c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002a70:	d008      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a72:	4a29      	ldr	r2, [pc, #164]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a74:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a78:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002a7c:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002a84:	6823      	ldr	r3, [r4, #0]
 8002a86:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8002a8a:	d009      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002a8c:	4a22      	ldr	r2, [pc, #136]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a8e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a96:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002a9a:	430b      	orrs	r3, r1
 8002a9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002aa0:	b926      	cbnz	r6, 8002aac <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002aa8:	f000 8102 	beq.w	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x480>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002aac:	4a1a      	ldr	r2, [pc, #104]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002aae:	6813      	ldr	r3, [r2, #0]
 8002ab0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ab4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ab6:	f7fe fd87 	bl	80015c8 <HAL_GetTick>
 8002aba:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002abc:	4b16      	ldr	r3, [pc, #88]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002ac4:	d076      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x384>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ac6:	f7fe fd7f 	bl	80015c8 <HAL_GetTick>
 8002aca:	1b80      	subs	r0, r0, r6
 8002acc:	2864      	cmp	r0, #100	; 0x64
 8002ace:	d9f5      	bls.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	e0ef      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
      pllsaiused = 1;
 8002ad4:	2501      	movs	r5, #1
 8002ad6:	e6db      	b.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1;
 8002ad8:	2601      	movs	r6, #1
 8002ada:	e6eb      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002adc:	4b0e      	ldr	r3, [pc, #56]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ae0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ae4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aec:	9301      	str	r3, [sp, #4]
 8002aee:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8002af0:	4a0a      	ldr	r2, [pc, #40]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002af2:	6813      	ldr	r3, [r2, #0]
 8002af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002afa:	f7fe fd65 	bl	80015c8 <HAL_GetTick>
 8002afe:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b00:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b08:	d10a      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b0a:	f7fe fd5d 	bl	80015c8 <HAL_GetTick>
 8002b0e:	1bc0      	subs	r0, r0, r7
 8002b10:	2864      	cmp	r0, #100	; 0x64
 8002b12:	d9f5      	bls.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
        return HAL_TIMEOUT;
 8002b14:	2003      	movs	r0, #3
 8002b16:	e0cd      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b20:	4baa      	ldr	r3, [pc, #680]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b24:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002b28:	d015      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8002b2a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002b2c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d010      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x326>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b34:	4ba5      	ldr	r3, [pc, #660]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002b38:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002b3e:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002b42:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b44:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002b46:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002b4a:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8002b4c:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	f013 0f01 	tst.w	r3, #1
 8002b54:	d112      	bne.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x34c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b58:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002b5c:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002b60:	d01d      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002b62:	4a9a      	ldr	r2, [pc, #616]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002b64:	6893      	ldr	r3, [r2, #8]
 8002b66:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002b6a:	6093      	str	r3, [r2, #8]
 8002b6c:	4997      	ldr	r1, [pc, #604]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002b6e:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8002b70:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002b72:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002b76:	4313      	orrs	r3, r2
 8002b78:	670b      	str	r3, [r1, #112]	; 0x70
 8002b7a:	e6a6      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x9a>
        tickstart = HAL_GetTick();
 8002b7c:	f7fe fd24 	bl	80015c8 <HAL_GetTick>
 8002b80:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b82:	4b92      	ldr	r3, [pc, #584]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b86:	f013 0f02 	tst.w	r3, #2
 8002b8a:	d1e4      	bne.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x326>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7fe fd1c 	bl	80015c8 <HAL_GetTick>
 8002b90:	1bc0      	subs	r0, r0, r7
 8002b92:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b96:	4298      	cmp	r0, r3
 8002b98:	d9f3      	bls.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x352>
            return HAL_TIMEOUT;
 8002b9a:	2003      	movs	r0, #3
 8002b9c:	e08a      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b9e:	488b      	ldr	r0, [pc, #556]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002ba0:	6882      	ldr	r2, [r0, #8]
 8002ba2:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8002ba6:	498a      	ldr	r1, [pc, #552]	; (8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x5a0>)
 8002ba8:	4019      	ands	r1, r3
 8002baa:	430a      	orrs	r2, r1
 8002bac:	6082      	str	r2, [r0, #8]
 8002bae:	e7dd      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      pllsaiused = 1;
 8002bb0:	2501      	movs	r5, #1
 8002bb2:	e756      	b.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x232>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002bb4:	6823      	ldr	r3, [r4, #0]
 8002bb6:	f013 0f01 	tst.w	r3, #1
 8002bba:	d013      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8002bbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002bbe:	b98b      	cbnz	r3, 8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002bc0:	4a82      	ldr	r2, [pc, #520]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002bc2:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002bc6:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bca:	6860      	ldr	r0, [r4, #4]
 8002bcc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bd0:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002bd4:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002bd8:	430b      	orrs	r3, r1
 8002bda:	68a1      	ldr	r1, [r4, #8]
 8002bdc:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002be0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002be4:	6823      	ldr	r3, [r4, #0]
 8002be6:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002bea:	d003      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002bec:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002bee:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8002bf2:	d006      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8002bf4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002bf8:	d01e      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x408>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002bfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c00:	d11a      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x408>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002c02:	4a72      	ldr	r2, [pc, #456]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002c04:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c08:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002c0c:	6860      	ldr	r0, [r4, #4]
 8002c0e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c12:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002c16:	68e0      	ldr	r0, [r4, #12]
 8002c18:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002c1c:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002c20:	430b      	orrs	r3, r1
 8002c22:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c26:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002c2a:	f023 031f 	bic.w	r3, r3, #31
 8002c2e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002c30:	3901      	subs	r1, #1
 8002c32:	430b      	orrs	r3, r1
 8002c34:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c38:	6823      	ldr	r3, [r4, #0]
 8002c3a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002c3e:	d011      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002c40:	4a62      	ldr	r2, [pc, #392]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002c42:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c46:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002c4a:	6866      	ldr	r6, [r4, #4]
 8002c4c:	6923      	ldr	r3, [r4, #16]
 8002c4e:	041b      	lsls	r3, r3, #16
 8002c50:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8002c54:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8002c58:	4303      	orrs	r3, r0
 8002c5a:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002c5e:	430b      	orrs	r3, r1
 8002c60:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c6a:	d00d      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x458>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c6c:	6862      	ldr	r2, [r4, #4]
 8002c6e:	6923      	ldr	r3, [r4, #16]
 8002c70:	041b      	lsls	r3, r3, #16
 8002c72:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c76:	68e2      	ldr	r2, [r4, #12]
 8002c78:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002c7c:	68a2      	ldr	r2, [r4, #8]
 8002c7e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002c82:	4a52      	ldr	r2, [pc, #328]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002c84:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c88:	4a50      	ldr	r2, [pc, #320]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002c8a:	6813      	ldr	r3, [r2, #0]
 8002c8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c92:	f7fe fc99 	bl	80015c8 <HAL_GetTick>
 8002c96:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c98:	4b4c      	ldr	r3, [pc, #304]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002ca0:	d106      	bne.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ca2:	f7fe fc91 	bl	80015c8 <HAL_GetTick>
 8002ca6:	1b80      	subs	r0, r0, r6
 8002ca8:	2864      	cmp	r0, #100	; 0x64
 8002caa:	d9f5      	bls.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x468>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cac:	2003      	movs	r0, #3
 8002cae:	e001      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002cb0:	b915      	cbnz	r5, 8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x488>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002cb2:	2000      	movs	r0, #0
}
 8002cb4:	b003      	add	sp, #12
 8002cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8002cb8:	4a44      	ldr	r2, [pc, #272]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002cc2:	f7fe fc81 	bl	80015c8 <HAL_GetTick>
 8002cc6:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002cc8:	4b40      	ldr	r3, [pc, #256]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002cd0:	d006      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002cd2:	f7fe fc79 	bl	80015c8 <HAL_GetTick>
 8002cd6:	1b40      	subs	r0, r0, r5
 8002cd8:	2864      	cmp	r0, #100	; 0x64
 8002cda:	d9f5      	bls.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x498>
        return HAL_TIMEOUT;
 8002cdc:	2003      	movs	r0, #3
 8002cde:	e7e9      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002ce6:	d001      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002ce8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002cea:	b122      	cbz	r2, 8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8002cec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002cf0:	d01d      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002cf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002cf4:	b9db      	cbnz	r3, 8002d2e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002cf6:	4a35      	ldr	r2, [pc, #212]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002cf8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002cfc:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002d00:	6960      	ldr	r0, [r4, #20]
 8002d02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d06:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002d0a:	69a0      	ldr	r0, [r4, #24]
 8002d0c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002d10:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002d14:	430b      	orrs	r3, r1
 8002d16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002d1a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002d1e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002d22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002d24:	3901      	subs	r1, #1
 8002d26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002d2a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002d34:	d003      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x50e>
 8002d36:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002d38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d3c:	d031      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	f013 0f08 	tst.w	r3, #8
 8002d44:	d019      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x54a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d46:	4a21      	ldr	r2, [pc, #132]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002d48:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002d4c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002d50:	6960      	ldr	r0, [r4, #20]
 8002d52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d56:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002d5a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	69e1      	ldr	r1, [r4, #28]
 8002d62:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002d66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002d6a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002d6e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002d72:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d74:	430b      	orrs	r3, r1
 8002d76:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8002d7a:	4a14      	ldr	r2, [pc, #80]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002d7c:	6813      	ldr	r3, [r2, #0]
 8002d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d82:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002d84:	f7fe fc20 	bl	80015c8 <HAL_GetTick>
 8002d88:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d8a:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002d92:	d119      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x598>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d94:	f7fe fc18 	bl	80015c8 <HAL_GetTick>
 8002d98:	1b00      	subs	r0, r0, r4
 8002d9a:	2864      	cmp	r0, #100	; 0x64
 8002d9c:	d9f5      	bls.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x55a>
        return HAL_TIMEOUT;
 8002d9e:	2003      	movs	r0, #3
 8002da0:	e788      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002da2:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8002da4:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002da8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002dac:	6965      	ldr	r5, [r4, #20]
 8002dae:	6a23      	ldr	r3, [r4, #32]
 8002db0:	041b      	lsls	r3, r3, #16
 8002db2:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8002db6:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 8002dba:	4303      	orrs	r3, r0
 8002dbc:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002dc0:	430b      	orrs	r3, r1
 8002dc2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002dc6:	e7ba      	b.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  return HAL_OK;
 8002dc8:	2000      	movs	r0, #0
 8002dca:	e773      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002dcc:	40023800 	.word	0x40023800
 8002dd0:	0ffffcff 	.word	0x0ffffcff

08002dd4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8002dd4:	b538      	push	{r3, r4, r5, lr}
 8002dd6:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002dd8:	6802      	ldr	r2, [r0, #0]
 8002dda:	68d3      	ldr	r3, [r2, #12]
 8002ddc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002de0:	60d3      	str	r3, [r2, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002de2:	f7fe fbf1 	bl	80015c8 <HAL_GetTick>
 8002de6:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	f013 0f20 	tst.w	r3, #32
 8002df0:	d107      	bne.n	8002e02 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002df2:	f7fe fbe9 	bl	80015c8 <HAL_GetTick>
 8002df6:	1b40      	subs	r0, r0, r5
 8002df8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002dfc:	d9f4      	bls.n	8002de8 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8002dfe:	2003      	movs	r0, #3
 8002e00:	e000      	b.n	8002e04 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8002e02:	2000      	movs	r0, #0
}
 8002e04:	bd38      	pop	{r3, r4, r5, pc}

08002e06 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002e06:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002e08:	6803      	ldr	r3, [r0, #0]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002e10:	d001      	beq.n	8002e16 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002e12:	2000      	movs	r0, #0
}
 8002e14:	bd38      	pop	{r3, r4, r5, pc}
 8002e16:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002e18:	f04f 32ff 	mov.w	r2, #4294967295
 8002e1c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002e1e:	f7fe fbd3 	bl	80015c8 <HAL_GetTick>
 8002e22:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002e2c:	d107      	bne.n	8002e3e <RTC_EnterInitMode+0x38>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002e2e:	f7fe fbcb 	bl	80015c8 <HAL_GetTick>
 8002e32:	1b40      	subs	r0, r0, r5
 8002e34:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e38:	d9f4      	bls.n	8002e24 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8002e3a:	2003      	movs	r0, #3
 8002e3c:	e7ea      	b.n	8002e14 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8002e3e:	2000      	movs	r0, #0
 8002e40:	e7e8      	b.n	8002e14 <RTC_EnterInitMode+0xe>
	...

08002e44 <HAL_RTC_Init>:
{
 8002e44:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8002e46:	2800      	cmp	r0, #0
 8002e48:	d05a      	beq.n	8002f00 <HAL_RTC_Init+0xbc>
 8002e4a:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002e4c:	7f43      	ldrb	r3, [r0, #29]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d03e      	beq.n	8002ed0 <HAL_RTC_Init+0x8c>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e52:	2302      	movs	r3, #2
 8002e54:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	22ca      	movs	r2, #202	; 0xca
 8002e5a:	625a      	str	r2, [r3, #36]	; 0x24
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	2253      	movs	r2, #83	; 0x53
 8002e60:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002e62:	4620      	mov	r0, r4
 8002e64:	f7ff ffcf 	bl	8002e06 <RTC_EnterInitMode>
 8002e68:	4605      	mov	r5, r0
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d134      	bne.n	8002ed8 <HAL_RTC_Init+0x94>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002e6e:	6822      	ldr	r2, [r4, #0]
 8002e70:	6891      	ldr	r1, [r2, #8]
 8002e72:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <HAL_RTC_Init+0xc0>)
 8002e74:	400b      	ands	r3, r1
 8002e76:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002e78:	6821      	ldr	r1, [r4, #0]
 8002e7a:	688a      	ldr	r2, [r1, #8]
 8002e7c:	6863      	ldr	r3, [r4, #4]
 8002e7e:	6920      	ldr	r0, [r4, #16]
 8002e80:	4303      	orrs	r3, r0
 8002e82:	6960      	ldr	r0, [r4, #20]
 8002e84:	4303      	orrs	r3, r0
 8002e86:	4313      	orrs	r3, r2
 8002e88:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	68e2      	ldr	r2, [r4, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8002e90:	6822      	ldr	r2, [r4, #0]
 8002e92:	6913      	ldr	r3, [r2, #16]
 8002e94:	68a1      	ldr	r1, [r4, #8]
 8002e96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002e9a:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002e9c:	6822      	ldr	r2, [r4, #0]
 8002e9e:	68d3      	ldr	r3, [r2, #12]
 8002ea0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ea4:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f013 0f20 	tst.w	r3, #32
 8002eae:	d01b      	beq.n	8002ee8 <HAL_RTC_Init+0xa4>
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8002eb0:	6822      	ldr	r2, [r4, #0]
 8002eb2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002eb4:	f023 0308 	bic.w	r3, r3, #8
 8002eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8002eba:	6822      	ldr	r2, [r4, #0]
 8002ebc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002ebe:	69a1      	ldr	r1, [r4, #24]
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ec4:	6823      	ldr	r3, [r4, #0]
 8002ec6:	22ff      	movs	r2, #255	; 0xff
 8002ec8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 8002ece:	e009      	b.n	8002ee4 <HAL_RTC_Init+0xa0>
    hrtc->Lock = HAL_UNLOCKED;
 8002ed0:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8002ed2:	f7fe fab3 	bl	800143c <HAL_RTC_MspInit>
 8002ed6:	e7bc      	b.n	8002e52 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ed8:	6823      	ldr	r3, [r4, #0]
 8002eda:	22ff      	movs	r2, #255	; 0xff
 8002edc:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002ede:	2304      	movs	r3, #4
 8002ee0:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8002ee2:	2501      	movs	r5, #1
}
 8002ee4:	4628      	mov	r0, r5
 8002ee6:	bd38      	pop	{r3, r4, r5, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ee8:	4620      	mov	r0, r4
 8002eea:	f7ff ff73 	bl	8002dd4 <HAL_RTC_WaitForSynchro>
 8002eee:	2800      	cmp	r0, #0
 8002ef0:	d0de      	beq.n	8002eb0 <HAL_RTC_Init+0x6c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	22ff      	movs	r2, #255	; 0xff
 8002ef6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ef8:	2304      	movs	r3, #4
 8002efa:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8002efc:	2501      	movs	r5, #1
 8002efe:	e7f1      	b.n	8002ee4 <HAL_RTC_Init+0xa0>
     return HAL_ERROR;
 8002f00:	2501      	movs	r5, #1
 8002f02:	e7ef      	b.n	8002ee4 <HAL_RTC_Init+0xa0>
 8002f04:	ff8fffbf 	.word	0xff8fffbf

08002f08 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0;
 8002f08:	2300      	movs	r3, #0

  while(Value >= 10)
 8002f0a:	e002      	b.n	8002f12 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8002f0c:	3301      	adds	r3, #1
    Value -= 10;
 8002f0e:	380a      	subs	r0, #10
 8002f10:	b2c0      	uxtb	r0, r0
  while(Value >= 10)
 8002f12:	2809      	cmp	r0, #9
 8002f14:	d8fa      	bhi.n	8002f0c <RTC_ByteToBcd2+0x4>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	b2db      	uxtb	r3, r3
}
 8002f1a:	4318      	orrs	r0, r3
 8002f1c:	4770      	bx	lr
	...

08002f20 <HAL_RTC_SetTime>:
{
 8002f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8002f22:	7f03      	ldrb	r3, [r0, #28]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d076      	beq.n	8003016 <HAL_RTC_SetTime+0xf6>
 8002f28:	460d      	mov	r5, r1
 8002f2a:	4604      	mov	r4, r0
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f30:	2302      	movs	r3, #2
 8002f32:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8002f34:	2a00      	cmp	r2, #0
 8002f36:	d144      	bne.n	8002fc2 <HAL_RTC_SetTime+0xa2>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002f38:	6803      	ldr	r3, [r0, #0]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002f40:	d101      	bne.n	8002f46 <HAL_RTC_SetTime+0x26>
      sTime->TimeFormat = 0x00;
 8002f42:	2300      	movs	r3, #0
 8002f44:	730b      	strb	r3, [r1, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8002f46:	7828      	ldrb	r0, [r5, #0]
 8002f48:	f7ff ffde 	bl	8002f08 <RTC_ByteToBcd2>
 8002f4c:	0406      	lsls	r6, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8002f4e:	7868      	ldrb	r0, [r5, #1]
 8002f50:	f7ff ffda 	bl	8002f08 <RTC_ByteToBcd2>
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8002f54:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002f58:	78a8      	ldrb	r0, [r5, #2]
 8002f5a:	f7ff ffd5 	bl	8002f08 <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8002f5e:	4306      	orrs	r6, r0
                        (((uint32_t)sTime->TimeFormat) << 16));
 8002f60:	7b28      	ldrb	r0, [r5, #12]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8002f62:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f66:	6823      	ldr	r3, [r4, #0]
 8002f68:	22ca      	movs	r2, #202	; 0xca
 8002f6a:	625a      	str	r2, [r3, #36]	; 0x24
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	2253      	movs	r2, #83	; 0x53
 8002f70:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002f72:	4620      	mov	r0, r4
 8002f74:	f7ff ff47 	bl	8002e06 <RTC_EnterInitMode>
 8002f78:	4607      	mov	r7, r0
 8002f7a:	2800      	cmp	r0, #0
 8002f7c:	d133      	bne.n	8002fe6 <HAL_RTC_SetTime+0xc6>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002f7e:	6822      	ldr	r2, [r4, #0]
 8002f80:	4b26      	ldr	r3, [pc, #152]	; (800301c <HAL_RTC_SetTime+0xfc>)
 8002f82:	4033      	ands	r3, r6
 8002f84:	6013      	str	r3, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002f86:	6822      	ldr	r2, [r4, #0]
 8002f88:	6893      	ldr	r3, [r2, #8]
 8002f8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f8e:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002f90:	6821      	ldr	r1, [r4, #0]
 8002f92:	688b      	ldr	r3, [r1, #8]
 8002f94:	692a      	ldr	r2, [r5, #16]
 8002f96:	6968      	ldr	r0, [r5, #20]
 8002f98:	4302      	orrs	r2, r0
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002f9e:	6822      	ldr	r2, [r4, #0]
 8002fa0:	68d3      	ldr	r3, [r2, #12]
 8002fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fa6:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002fa8:	6823      	ldr	r3, [r4, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f013 0f20 	tst.w	r3, #32
 8002fb0:	d023      	beq.n	8002ffa <HAL_RTC_SetTime+0xda>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	22ff      	movs	r2, #255	; 0xff
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc);
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	7723      	strb	r3, [r4, #28]
   return HAL_OK;
 8002fc0:	e019      	b.n	8002ff6 <HAL_RTC_SetTime+0xd6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002fc2:	6803      	ldr	r3, [r0, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002fca:	d101      	bne.n	8002fd0 <HAL_RTC_SetTime+0xb0>
      sTime->TimeFormat = 0x00;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	730b      	strb	r3, [r1, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8002fd0:	7828      	ldrb	r0, [r5, #0]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8002fd2:	786e      	ldrb	r6, [r5, #1]
 8002fd4:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8002fd6:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
              ((uint32_t)sTime->Seconds) | \
 8002fda:	78a8      	ldrb	r0, [r5, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8002fdc:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->TimeFormat) << 16));
 8002fde:	7b28      	ldrb	r0, [r5, #12]
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8002fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8002fe4:	e7bf      	b.n	8002f66 <HAL_RTC_SetTime+0x46>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fe6:	6823      	ldr	r3, [r4, #0]
 8002fe8:	22ff      	movs	r2, #255	; 0xff
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002fec:	2304      	movs	r3, #4
 8002fee:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8002ff4:	2701      	movs	r7, #1
}
 8002ff6:	4638      	mov	r0, r7
 8002ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ffa:	4620      	mov	r0, r4
 8002ffc:	f7ff feea 	bl	8002dd4 <HAL_RTC_WaitForSynchro>
 8003000:	2800      	cmp	r0, #0
 8003002:	d0d6      	beq.n	8002fb2 <HAL_RTC_SetTime+0x92>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	22ff      	movs	r2, #255	; 0xff
 8003008:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800300a:	2304      	movs	r3, #4
 800300c:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 800300e:	2300      	movs	r3, #0
 8003010:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8003012:	2701      	movs	r7, #1
 8003014:	e7ef      	b.n	8002ff6 <HAL_RTC_SetTime+0xd6>
  __HAL_LOCK(hrtc);
 8003016:	2702      	movs	r7, #2
 8003018:	e7ed      	b.n	8002ff6 <HAL_RTC_SetTime+0xd6>
 800301a:	bf00      	nop
 800301c:	007f7f7f 	.word	0x007f7f7f

08003020 <HAL_RTC_SetDate>:
{
 8003020:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 8003022:	7f03      	ldrb	r3, [r0, #28]
 8003024:	2b01      	cmp	r3, #1
 8003026:	d064      	beq.n	80030f2 <HAL_RTC_SetDate+0xd2>
 8003028:	2301      	movs	r3, #1
 800302a:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800302c:	2302      	movs	r3, #2
 800302e:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003030:	b93a      	cbnz	r2, 8003042 <HAL_RTC_SetDate+0x22>
 8003032:	784b      	ldrb	r3, [r1, #1]
 8003034:	f013 0f10 	tst.w	r3, #16
 8003038:	d003      	beq.n	8003042 <HAL_RTC_SetDate+0x22>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800303a:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800303e:	330a      	adds	r3, #10
 8003040:	704b      	strb	r3, [r1, #1]
 8003042:	460e      	mov	r6, r1
 8003044:	4604      	mov	r4, r0
  if(Format == RTC_FORMAT_BIN)
 8003046:	2a00      	cmp	r2, #0
 8003048:	d130      	bne.n	80030ac <HAL_RTC_SetDate+0x8c>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800304a:	78c8      	ldrb	r0, [r1, #3]
 800304c:	f7ff ff5c 	bl	8002f08 <RTC_ByteToBcd2>
 8003050:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8003052:	7870      	ldrb	r0, [r6, #1]
 8003054:	f7ff ff58 	bl	8002f08 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8003058:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800305c:	78b0      	ldrb	r0, [r6, #2]
 800305e:	f7ff ff53 	bl	8002f08 <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8003062:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13));
 8003064:	7830      	ldrb	r0, [r6, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8003066:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	22ca      	movs	r2, #202	; 0xca
 800306e:	625a      	str	r2, [r3, #36]	; 0x24
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	2253      	movs	r2, #83	; 0x53
 8003074:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003076:	4620      	mov	r0, r4
 8003078:	f7ff fec5 	bl	8002e06 <RTC_EnterInitMode>
 800307c:	4606      	mov	r6, r0
 800307e:	bb00      	cbnz	r0, 80030c2 <HAL_RTC_SetDate+0xa2>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	4b1d      	ldr	r3, [pc, #116]	; (80030f8 <HAL_RTC_SetDate+0xd8>)
 8003084:	402b      	ands	r3, r5
 8003086:	6053      	str	r3, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003088:	6822      	ldr	r2, [r4, #0]
 800308a:	68d3      	ldr	r3, [r2, #12]
 800308c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003090:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f013 0f20 	tst.w	r3, #32
 800309a:	d01c      	beq.n	80030d6 <HAL_RTC_SetDate+0xb6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	22ff      	movs	r2, #255	; 0xff
 80030a0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80030a2:	2301      	movs	r3, #1
 80030a4:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 80030a6:	2300      	movs	r3, #0
 80030a8:	7723      	strb	r3, [r4, #28]
    return HAL_OK;
 80030aa:	e012      	b.n	80030d2 <HAL_RTC_SetDate+0xb2>
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80030ac:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month) << 8) | \
 80030ae:	784d      	ldrb	r5, [r1, #1]
 80030b0:	022d      	lsls	r5, r5, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80030b2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
                  ((uint32_t)sDate->Date) | \
 80030b6:	7888      	ldrb	r0, [r1, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 80030b8:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13));
 80030ba:	7808      	ldrb	r0, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 80030bc:	ea45 3540 	orr.w	r5, r5, r0, lsl #13
 80030c0:	e7d3      	b.n	800306a <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	22ff      	movs	r2, #255	; 0xff
 80030c6:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80030c8:	2304      	movs	r3, #4
 80030ca:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 80030cc:	2300      	movs	r3, #0
 80030ce:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 80030d0:	2601      	movs	r6, #1
}
 80030d2:	4630      	mov	r0, r6
 80030d4:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80030d6:	4620      	mov	r0, r4
 80030d8:	f7ff fe7c 	bl	8002dd4 <HAL_RTC_WaitForSynchro>
 80030dc:	2800      	cmp	r0, #0
 80030de:	d0dd      	beq.n	800309c <HAL_RTC_SetDate+0x7c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	22ff      	movs	r2, #255	; 0xff
 80030e4:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80030e6:	2304      	movs	r3, #4
 80030e8:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80030ea:	2300      	movs	r3, #0
 80030ec:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 80030ee:	2601      	movs	r6, #1
 80030f0:	e7ef      	b.n	80030d2 <HAL_RTC_SetDate+0xb2>
 __HAL_LOCK(hrtc);
 80030f2:	2602      	movs	r6, #2
 80030f4:	e7ed      	b.n	80030d2 <HAL_RTC_SetDate+0xb2>
 80030f6:	bf00      	nop
 80030f8:	00ffff3f 	.word	0x00ffff3f

080030fc <HAL_RTC_SetAlarm>:
{
 80030fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80030fe:	7f03      	ldrb	r3, [r0, #28]
 8003100:	2b01      	cmp	r3, #1
 8003102:	f000 80a9 	beq.w	8003258 <HAL_RTC_SetAlarm+0x15c>
 8003106:	460d      	mov	r5, r1
 8003108:	4604      	mov	r4, r0
 800310a:	2301      	movs	r3, #1
 800310c:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800310e:	2302      	movs	r3, #2
 8003110:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8003112:	2a00      	cmp	r2, #0
 8003114:	d14d      	bne.n	80031b2 <HAL_RTC_SetAlarm+0xb6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003116:	6803      	ldr	r3, [r0, #0]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800311e:	d101      	bne.n	8003124 <HAL_RTC_SetAlarm+0x28>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8003120:	2300      	movs	r3, #0
 8003122:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8003124:	6a2e      	ldr	r6, [r5, #32]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8003126:	7828      	ldrb	r0, [r5, #0]
 8003128:	f7ff feee 	bl	8002f08 <RTC_ByteToBcd2>
 800312c:	0407      	lsls	r7, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800312e:	7868      	ldrb	r0, [r5, #1]
 8003130:	f7ff feea 	bl	8002f08 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8003134:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003138:	78a8      	ldrb	r0, [r5, #2]
 800313a:	f7ff fee5 	bl	8002f08 <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 800313e:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8003140:	7b28      	ldrb	r0, [r5, #12]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003142:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8003146:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
 800314a:	f7ff fedd 	bl	8002f08 <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 800314e:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8003152:	4306      	orrs	r6, r0
              ((uint32_t)sAlarm->AlarmMask));
 8003154:	69ab      	ldr	r3, [r5, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8003156:	431e      	orrs	r6, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003158:	686f      	ldr	r7, [r5, #4]
 800315a:	69eb      	ldr	r3, [r5, #28]
 800315c:	431f      	orrs	r7, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800315e:	6823      	ldr	r3, [r4, #0]
 8003160:	22ca      	movs	r2, #202	; 0xca
 8003162:	625a      	str	r2, [r3, #36]	; 0x24
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	2253      	movs	r2, #83	; 0x53
 8003168:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 800316a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800316c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003170:	d039      	beq.n	80031e6 <HAL_RTC_SetAlarm+0xea>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003172:	6822      	ldr	r2, [r4, #0]
 8003174:	6893      	ldr	r3, [r2, #8]
 8003176:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800317a:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800317c:	6822      	ldr	r2, [r4, #0]
 800317e:	6893      	ldr	r3, [r2, #8]
 8003180:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003184:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003186:	f7fe fa1f 	bl	80015c8 <HAL_GetTick>
 800318a:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	68da      	ldr	r2, [r3, #12]
 8003190:	f012 0f02 	tst.w	r2, #2
 8003194:	d150      	bne.n	8003238 <HAL_RTC_SetAlarm+0x13c>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003196:	f7fe fa17 	bl	80015c8 <HAL_GetTick>
 800319a:	1b40      	subs	r0, r0, r5
 800319c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80031a0:	d9f4      	bls.n	800318c <HAL_RTC_SetAlarm+0x90>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031a2:	6823      	ldr	r3, [r4, #0]
 80031a4:	22ff      	movs	r2, #255	; 0xff
 80031a6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031a8:	2003      	movs	r0, #3
 80031aa:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 80031ac:	2300      	movs	r3, #0
 80031ae:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 80031b0:	e051      	b.n	8003256 <HAL_RTC_SetAlarm+0x15a>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80031b2:	6803      	ldr	r3, [r0, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80031ba:	d101      	bne.n	80031c0 <HAL_RTC_SetAlarm+0xc4>
      sAlarm->AlarmTime.TimeFormat = 0x00;
 80031bc:	2300      	movs	r3, #0
 80031be:	730b      	strb	r3, [r1, #12]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 80031c0:	6a2a      	ldr	r2, [r5, #32]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80031c2:	7829      	ldrb	r1, [r5, #0]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80031c4:	786b      	ldrb	r3, [r5, #1]
 80031c6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80031c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80031cc:	78a9      	ldrb	r1, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 80031ce:	430b      	orrs	r3, r1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80031d0:	7b29      	ldrb	r1, [r5, #12]
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 80031d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80031d6:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80031da:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 80031de:	4313      	orrs	r3, r2
              ((uint32_t)sAlarm->AlarmMask));
 80031e0:	69ae      	ldr	r6, [r5, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80031e2:	431e      	orrs	r6, r3
 80031e4:	e7b8      	b.n	8003158 <HAL_RTC_SetAlarm+0x5c>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80031e6:	6822      	ldr	r2, [r4, #0]
 80031e8:	6893      	ldr	r3, [r2, #8]
 80031ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031ee:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	6893      	ldr	r3, [r2, #8]
 80031f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80031f8:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80031fa:	f7fe f9e5 	bl	80015c8 <HAL_GetTick>
 80031fe:	4605      	mov	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	68da      	ldr	r2, [r3, #12]
 8003204:	f012 0f01 	tst.w	r2, #1
 8003208:	d10d      	bne.n	8003226 <HAL_RTC_SetAlarm+0x12a>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800320a:	f7fe f9dd 	bl	80015c8 <HAL_GetTick>
 800320e:	1b40      	subs	r0, r0, r5
 8003210:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003214:	d9f4      	bls.n	8003200 <HAL_RTC_SetAlarm+0x104>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	22ff      	movs	r2, #255	; 0xff
 800321a:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800321c:	2003      	movs	r0, #3
 800321e:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8003220:	2300      	movs	r3, #0
 8003222:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8003224:	e017      	b.n	8003256 <HAL_RTC_SetAlarm+0x15a>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003226:	61de      	str	r6, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	645f      	str	r7, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800322c:	6822      	ldr	r2, [r4, #0]
 800322e:	6893      	ldr	r3, [r2, #8]
 8003230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003234:	6093      	str	r3, [r2, #8]
 8003236:	e007      	b.n	8003248 <HAL_RTC_SetAlarm+0x14c>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003238:	621e      	str	r6, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800323a:	6823      	ldr	r3, [r4, #0]
 800323c:	649f      	str	r7, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800323e:	6822      	ldr	r2, [r4, #0]
 8003240:	6893      	ldr	r3, [r2, #8]
 8003242:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003246:	6093      	str	r3, [r2, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003248:	6823      	ldr	r3, [r4, #0]
 800324a:	22ff      	movs	r2, #255	; 0xff
 800324c:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 800324e:	2301      	movs	r3, #1
 8003250:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);
 8003252:	2000      	movs	r0, #0
 8003254:	7720      	strb	r0, [r4, #28]
}
 8003256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 8003258:	2002      	movs	r0, #2
 800325a:	e7fc      	b.n	8003256 <HAL_RTC_SetAlarm+0x15a>

0800325c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800325c:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800325e:	7f04      	ldrb	r4, [r0, #28]
 8003260:	2c01      	cmp	r4, #1
 8003262:	d027      	beq.n	80032b4 <HAL_RTCEx_SetTimeStamp+0x58>
 8003264:	2401      	movs	r4, #1
 8003266:	7704      	strb	r4, [r0, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003268:	2302      	movs	r3, #2
 800326a:	7743      	strb	r3, [r0, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800326c:	6805      	ldr	r5, [r0, #0]
 800326e:	68ae      	ldr	r6, [r5, #8]
 8003270:	f6a3 030b 	subw	r3, r3, #2059	; 0x80b
 8003274:	4033      	ands	r3, r6

  tmpreg|= TimeStampEdge;
 8003276:	4319      	orrs	r1, r3

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003278:	23ca      	movs	r3, #202	; 0xca
 800327a:	626b      	str	r3, [r5, #36]	; 0x24
 800327c:	6803      	ldr	r3, [r0, #0]
 800327e:	2553      	movs	r5, #83	; 0x53
 8003280:	625d      	str	r5, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8003282:	6805      	ldr	r5, [r0, #0]
 8003284:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003286:	f023 0306 	bic.w	r3, r3, #6
 800328a:	64eb      	str	r3, [r5, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800328c:	6805      	ldr	r5, [r0, #0]
 800328e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8003290:	431a      	orrs	r2, r3
 8003292:	64ea      	str	r2, [r5, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8003294:	6803      	ldr	r3, [r0, #0]
 8003296:	6099      	str	r1, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8003298:	6802      	ldr	r2, [r0, #0]
 800329a:	6893      	ldr	r3, [r2, #8]
 800329c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032a0:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032a2:	6803      	ldr	r3, [r0, #0]
 80032a4:	22ff      	movs	r2, #255	; 0xff
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80032a8:	7744      	strb	r4, [r0, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80032aa:	2300      	movs	r3, #0
 80032ac:	7703      	strb	r3, [r0, #28]

  return HAL_OK;
 80032ae:	4618      	mov	r0, r3
}
 80032b0:	bc70      	pop	{r4, r5, r6}
 80032b2:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 80032b4:	2002      	movs	r0, #2
 80032b6:	e7fb      	b.n	80032b0 <HAL_RTCEx_SetTimeStamp+0x54>

080032b8 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80032b8:	b1d8      	cbz	r0, 80032f2 <HAL_SDRAM_Init+0x3a>
{   
 80032ba:	b538      	push	{r3, r4, r5, lr}
 80032bc:	4604      	mov	r4, r0
 80032be:	460d      	mov	r5, r1
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80032c0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80032c4:	b183      	cbz	r3, 80032e8 <HAL_SDRAM_Init+0x30>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80032c6:	2302      	movs	r3, #2
 80032c8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80032cc:	1d21      	adds	r1, r4, #4
 80032ce:	6820      	ldr	r0, [r4, #0]
 80032d0:	f000 f9e4 	bl	800369c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80032d4:	6862      	ldr	r2, [r4, #4]
 80032d6:	4629      	mov	r1, r5
 80032d8:	6820      	ldr	r0, [r4, #0]
 80032da:	f000 fa19 	bl	8003710 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80032de:	2301      	movs	r3, #1
 80032e0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 80032e4:	2000      	movs	r0, #0
}
 80032e6:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 80032e8:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 80032ec:	f7fe f8b6 	bl	800145c <HAL_SDRAM_MspInit>
 80032f0:	e7e9      	b.n	80032c6 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 80032f2:	2001      	movs	r0, #1
}
 80032f4:	4770      	bx	lr

080032f6 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80032f6:	4770      	bx	lr

080032f8 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032f8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d001      	beq.n	8003306 <HAL_TIM_Base_Start_IT+0xe>
  {
    return HAL_ERROR;
 8003302:	2001      	movs	r0, #1
 8003304:	4770      	bx	lr
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003306:	2302      	movs	r3, #2
 8003308:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800330c:	6802      	ldr	r2, [r0, #0]
 800330e:	68d3      	ldr	r3, [r2, #12]
 8003310:	f043 0301 	orr.w	r3, r3, #1
 8003314:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003316:	6803      	ldr	r3, [r0, #0]
 8003318:	4a19      	ldr	r2, [pc, #100]	; (8003380 <HAL_TIM_Base_Start_IT+0x88>)
 800331a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800331e:	bf18      	it	ne
 8003320:	4293      	cmpne	r3, r2
 8003322:	d01d      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 8003324:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003328:	4293      	cmp	r3, r2
 800332a:	d019      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 800332c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003330:	4293      	cmp	r3, r2
 8003332:	d015      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 8003334:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003338:	4293      	cmp	r3, r2
 800333a:	d011      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 800333c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003340:	4293      	cmp	r3, r2
 8003342:	d00d      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 8003344:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8003348:	4293      	cmp	r3, r2
 800334a:	d009      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
 800334c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003350:	4293      	cmp	r3, r2
 8003352:	d005      	beq.n	8003360 <HAL_TIM_Base_Start_IT+0x68>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800335c:	2000      	movs	r0, #0
 800335e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003360:	6899      	ldr	r1, [r3, #8]
 8003362:	4a08      	ldr	r2, [pc, #32]	; (8003384 <HAL_TIM_Base_Start_IT+0x8c>)
 8003364:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003366:	2a06      	cmp	r2, #6
 8003368:	bf18      	it	ne
 800336a:	f5b2 3f80 	cmpne.w	r2, #65536	; 0x10000
 800336e:	d005      	beq.n	800337c <HAL_TIM_Base_Start_IT+0x84>
      __HAL_TIM_ENABLE(htim);
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003378:	2000      	movs	r0, #0
 800337a:	4770      	bx	lr
 800337c:	2000      	movs	r0, #0
}
 800337e:	4770      	bx	lr
 8003380:	40010000 	.word	0x40010000
 8003384:	00010007 	.word	0x00010007

08003388 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003388:	4770      	bx	lr

0800338a <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800338a:	4770      	bx	lr

0800338c <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800338c:	4770      	bx	lr

0800338e <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800338e:	4770      	bx	lr

08003390 <HAL_TIM_IRQHandler>:
{
 8003390:	b510      	push	{r4, lr}
 8003392:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003394:	6803      	ldr	r3, [r0, #0]
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	f012 0f02 	tst.w	r2, #2
 800339c:	d011      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	f012 0f02 	tst.w	r2, #2
 80033a4:	d00d      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033a6:	f06f 0202 	mvn.w	r2, #2
 80033aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ac:	2301      	movs	r3, #1
 80033ae:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033b0:	6803      	ldr	r3, [r0, #0]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f013 0f03 	tst.w	r3, #3
 80033b8:	d079      	beq.n	80034ae <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80033ba:	f7ff ffe6 	bl	800338a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033be:	2300      	movs	r3, #0
 80033c0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	f012 0f04 	tst.w	r2, #4
 80033ca:	d012      	beq.n	80033f2 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033cc:	68da      	ldr	r2, [r3, #12]
 80033ce:	f012 0f04 	tst.w	r2, #4
 80033d2:	d00e      	beq.n	80033f2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033d4:	f06f 0204 	mvn.w	r2, #4
 80033d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033da:	2302      	movs	r3, #2
 80033dc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033de:	6823      	ldr	r3, [r4, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80033e6:	d068      	beq.n	80034ba <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80033e8:	4620      	mov	r0, r4
 80033ea:	f7ff ffce 	bl	800338a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ee:	2300      	movs	r3, #0
 80033f0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033f2:	6823      	ldr	r3, [r4, #0]
 80033f4:	691a      	ldr	r2, [r3, #16]
 80033f6:	f012 0f08 	tst.w	r2, #8
 80033fa:	d012      	beq.n	8003422 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80033fc:	68da      	ldr	r2, [r3, #12]
 80033fe:	f012 0f08 	tst.w	r2, #8
 8003402:	d00e      	beq.n	8003422 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003404:	f06f 0208 	mvn.w	r2, #8
 8003408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800340a:	2304      	movs	r3, #4
 800340c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	f013 0f03 	tst.w	r3, #3
 8003416:	d057      	beq.n	80034c8 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003418:	4620      	mov	r0, r4
 800341a:	f7ff ffb6 	bl	800338a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341e:	2300      	movs	r3, #0
 8003420:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	f012 0f10 	tst.w	r2, #16
 800342a:	d012      	beq.n	8003452 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800342c:	68da      	ldr	r2, [r3, #12]
 800342e:	f012 0f10 	tst.w	r2, #16
 8003432:	d00e      	beq.n	8003452 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003434:	f06f 0210 	mvn.w	r2, #16
 8003438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800343a:	2308      	movs	r3, #8
 800343c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003446:	d046      	beq.n	80034d6 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003448:	4620      	mov	r0, r4
 800344a:	f7ff ff9e 	bl	800338a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800344e:	2300      	movs	r3, #0
 8003450:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	f012 0f01 	tst.w	r2, #1
 800345a:	d003      	beq.n	8003464 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800345c:	68da      	ldr	r2, [r3, #12]
 800345e:	f012 0f01 	tst.w	r2, #1
 8003462:	d13f      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003464:	6823      	ldr	r3, [r4, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	f012 0f80 	tst.w	r2, #128	; 0x80
 800346c:	d003      	beq.n	8003476 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003474:	d13d      	bne.n	80034f2 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800347e:	d003      	beq.n	8003488 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003480:	68da      	ldr	r2, [r3, #12]
 8003482:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003486:	d13b      	bne.n	8003500 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	691a      	ldr	r2, [r3, #16]
 800348c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003490:	d003      	beq.n	800349a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003498:	d139      	bne.n	800350e <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800349a:	6823      	ldr	r3, [r4, #0]
 800349c:	691a      	ldr	r2, [r3, #16]
 800349e:	f012 0f20 	tst.w	r2, #32
 80034a2:	d003      	beq.n	80034ac <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	f012 0f20 	tst.w	r2, #32
 80034aa:	d137      	bne.n	800351c <HAL_TIM_IRQHandler+0x18c>
}
 80034ac:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ae:	f7ff ff6b 	bl	8003388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b2:	4620      	mov	r0, r4
 80034b4:	f7ff ff6a 	bl	800338c <HAL_TIM_PWM_PulseFinishedCallback>
 80034b8:	e781      	b.n	80033be <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ba:	4620      	mov	r0, r4
 80034bc:	f7ff ff64 	bl	8003388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c0:	4620      	mov	r0, r4
 80034c2:	f7ff ff63 	bl	800338c <HAL_TIM_PWM_PulseFinishedCallback>
 80034c6:	e792      	b.n	80033ee <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034c8:	4620      	mov	r0, r4
 80034ca:	f7ff ff5d 	bl	8003388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ce:	4620      	mov	r0, r4
 80034d0:	f7ff ff5c 	bl	800338c <HAL_TIM_PWM_PulseFinishedCallback>
 80034d4:	e7a3      	b.n	800341e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d6:	4620      	mov	r0, r4
 80034d8:	f7ff ff56 	bl	8003388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034dc:	4620      	mov	r0, r4
 80034de:	f7ff ff55 	bl	800338c <HAL_TIM_PWM_PulseFinishedCallback>
 80034e2:	e7b4      	b.n	800344e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034e4:	f06f 0201 	mvn.w	r2, #1
 80034e8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80034ea:	4620      	mov	r0, r4
 80034ec:	f7fd fc48 	bl	8000d80 <HAL_TIM_PeriodElapsedCallback>
 80034f0:	e7b8      	b.n	8003464 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034f2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034f6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80034f8:	4620      	mov	r0, r4
 80034fa:	f000 f8cd 	bl	8003698 <HAL_TIMEx_BreakCallback>
 80034fe:	e7ba      	b.n	8003476 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003500:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003504:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003506:	4620      	mov	r0, r4
 8003508:	f000 f8c7 	bl	800369a <HAL_TIMEx_Break2Callback>
 800350c:	e7bc      	b.n	8003488 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800350e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003512:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003514:	4620      	mov	r0, r4
 8003516:	f7ff ff3a 	bl	800338e <HAL_TIM_TriggerCallback>
 800351a:	e7be      	b.n	800349a <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800351c:	f06f 0220 	mvn.w	r2, #32
 8003520:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003522:	4620      	mov	r0, r4
 8003524:	f000 f8b7 	bl	8003696 <HAL_TIMEx_CommutCallback>
}
 8003528:	e7c0      	b.n	80034ac <HAL_TIM_IRQHandler+0x11c>
	...

0800352c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800352c:	b470      	push	{r4, r5, r6}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800352e:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003530:	4c3a      	ldr	r4, [pc, #232]	; (800361c <TIM_Base_SetConfig+0xf0>)
 8003532:	42a0      	cmp	r0, r4
 8003534:	bf14      	ite	ne
 8003536:	2400      	movne	r4, #0
 8003538:	2401      	moveq	r4, #1
 800353a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800353e:	bf14      	ite	ne
 8003540:	4622      	movne	r2, r4
 8003542:	f044 0201 	orreq.w	r2, r4, #1
 8003546:	b9aa      	cbnz	r2, 8003574 <TIM_Base_SetConfig+0x48>
 8003548:	4d35      	ldr	r5, [pc, #212]	; (8003620 <TIM_Base_SetConfig+0xf4>)
 800354a:	42a8      	cmp	r0, r5
 800354c:	bf14      	ite	ne
 800354e:	2500      	movne	r5, #0
 8003550:	2501      	moveq	r5, #1
 8003552:	4e34      	ldr	r6, [pc, #208]	; (8003624 <TIM_Base_SetConfig+0xf8>)
 8003554:	42b0      	cmp	r0, r6
 8003556:	d00d      	beq.n	8003574 <TIM_Base_SetConfig+0x48>
 8003558:	b965      	cbnz	r5, 8003574 <TIM_Base_SetConfig+0x48>
 800355a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800355e:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 8003562:	42a8      	cmp	r0, r5
 8003564:	bf14      	ite	ne
 8003566:	2500      	movne	r5, #0
 8003568:	2501      	moveq	r5, #1
 800356a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800356e:	42b0      	cmp	r0, r6
 8003570:	d000      	beq.n	8003574 <TIM_Base_SetConfig+0x48>
 8003572:	b11d      	cbz	r5, 800357c <TIM_Base_SetConfig+0x50>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003578:	684d      	ldr	r5, [r1, #4]
 800357a:	432b      	orrs	r3, r5
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800357c:	2a00      	cmp	r2, #0
 800357e:	d133      	bne.n	80035e8 <TIM_Base_SetConfig+0xbc>
 8003580:	4a27      	ldr	r2, [pc, #156]	; (8003620 <TIM_Base_SetConfig+0xf4>)
 8003582:	4290      	cmp	r0, r2
 8003584:	bf14      	ite	ne
 8003586:	2200      	movne	r2, #0
 8003588:	2201      	moveq	r2, #1
 800358a:	4d26      	ldr	r5, [pc, #152]	; (8003624 <TIM_Base_SetConfig+0xf8>)
 800358c:	42a8      	cmp	r0, r5
 800358e:	d02b      	beq.n	80035e8 <TIM_Base_SetConfig+0xbc>
 8003590:	bb52      	cbnz	r2, 80035e8 <TIM_Base_SetConfig+0xbc>
 8003592:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003596:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800359a:	4290      	cmp	r0, r2
 800359c:	bf14      	ite	ne
 800359e:	2200      	movne	r2, #0
 80035a0:	2201      	moveq	r2, #1
 80035a2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80035a6:	42a8      	cmp	r0, r5
 80035a8:	d01e      	beq.n	80035e8 <TIM_Base_SetConfig+0xbc>
 80035aa:	b9ea      	cbnz	r2, 80035e8 <TIM_Base_SetConfig+0xbc>
 80035ac:	4a1e      	ldr	r2, [pc, #120]	; (8003628 <TIM_Base_SetConfig+0xfc>)
 80035ae:	4290      	cmp	r0, r2
 80035b0:	bf14      	ite	ne
 80035b2:	2200      	movne	r2, #0
 80035b4:	2201      	moveq	r2, #1
 80035b6:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 80035ba:	42a8      	cmp	r0, r5
 80035bc:	d014      	beq.n	80035e8 <TIM_Base_SetConfig+0xbc>
 80035be:	b99a      	cbnz	r2, 80035e8 <TIM_Base_SetConfig+0xbc>
 80035c0:	4a1a      	ldr	r2, [pc, #104]	; (800362c <TIM_Base_SetConfig+0x100>)
 80035c2:	4290      	cmp	r0, r2
 80035c4:	bf14      	ite	ne
 80035c6:	2200      	movne	r2, #0
 80035c8:	2201      	moveq	r2, #1
 80035ca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80035ce:	42a8      	cmp	r0, r5
 80035d0:	d00a      	beq.n	80035e8 <TIM_Base_SetConfig+0xbc>
 80035d2:	b94a      	cbnz	r2, 80035e8 <TIM_Base_SetConfig+0xbc>
 80035d4:	4a16      	ldr	r2, [pc, #88]	; (8003630 <TIM_Base_SetConfig+0x104>)
 80035d6:	4290      	cmp	r0, r2
 80035d8:	bf14      	ite	ne
 80035da:	2200      	movne	r2, #0
 80035dc:	2201      	moveq	r2, #1
 80035de:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 80035e2:	42a8      	cmp	r0, r5
 80035e4:	d000      	beq.n	80035e8 <TIM_Base_SetConfig+0xbc>
 80035e6:	b11a      	cbz	r2, 80035f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ec:	68ca      	ldr	r2, [r1, #12]
 80035ee:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035f4:	694a      	ldr	r2, [r1, #20]
 80035f6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80035f8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035fa:	688a      	ldr	r2, [r1, #8]
 80035fc:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035fe:	680a      	ldr	r2, [r1, #0]
 8003600:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003602:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <TIM_Base_SetConfig+0x108>)
 8003604:	4298      	cmp	r0, r3
 8003606:	bf14      	ite	ne
 8003608:	4623      	movne	r3, r4
 800360a:	f044 0301 	orreq.w	r3, r4, #1
 800360e:	b10b      	cbz	r3, 8003614 <TIM_Base_SetConfig+0xe8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003610:	690b      	ldr	r3, [r1, #16]
 8003612:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003614:	2301      	movs	r3, #1
 8003616:	6143      	str	r3, [r0, #20]
}
 8003618:	bc70      	pop	{r4, r5, r6}
 800361a:	4770      	bx	lr
 800361c:	40010000 	.word	0x40010000
 8003620:	40000800 	.word	0x40000800
 8003624:	40000400 	.word	0x40000400
 8003628:	40014400 	.word	0x40014400
 800362c:	40001800 	.word	0x40001800
 8003630:	40002000 	.word	0x40002000
 8003634:	40010400 	.word	0x40010400

08003638 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003638:	b358      	cbz	r0, 8003692 <HAL_TIM_Base_Init+0x5a>
{
 800363a:	b510      	push	{r4, lr}
 800363c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800363e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003642:	b30b      	cbz	r3, 8003688 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	2302      	movs	r3, #2
 8003646:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800364a:	1d21      	adds	r1, r4, #4
 800364c:	6820      	ldr	r0, [r4, #0]
 800364e:	f7ff ff6d 	bl	800352c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003652:	2301      	movs	r3, #1
 8003654:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003658:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800365c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003660:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003664:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800366c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003670:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003674:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003678:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800367c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003680:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003684:	2000      	movs	r0, #0
}
 8003686:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003688:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800368c:	f7ff fe33 	bl	80032f6 <HAL_TIM_Base_MspInit>
 8003690:	e7d8      	b.n	8003644 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003692:	2001      	movs	r0, #1
}
 8003694:	4770      	bx	lr

08003696 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003696:	4770      	bx	lr

08003698 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003698:	4770      	bx	lr

0800369a <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800369a:	4770      	bx	lr

0800369c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800369c:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800369e:	680b      	ldr	r3, [r1, #0]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d018      	beq.n	80036d6 <FMC_SDRAM_Init+0x3a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80036a4:	6803      	ldr	r3, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80036a6:	4a19      	ldr	r2, [pc, #100]	; (800370c <FMC_SDRAM_Init+0x70>)
 80036a8:	401a      	ands	r2, r3
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80036aa:	684b      	ldr	r3, [r1, #4]
                        Init->RowBitsNumber      |\
 80036ac:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80036ae:	4323      	orrs	r3, r4
                        Init->MemoryDataWidth    |\
 80036b0:	68cc      	ldr	r4, [r1, #12]
                        Init->RowBitsNumber      |\
 80036b2:	4323      	orrs	r3, r4
                        Init->InternalBankNumber |\
 80036b4:	690c      	ldr	r4, [r1, #16]
                        Init->MemoryDataWidth    |\
 80036b6:	4323      	orrs	r3, r4
                        Init->CASLatency         |\
 80036b8:	694c      	ldr	r4, [r1, #20]
                        Init->InternalBankNumber |\
 80036ba:	4323      	orrs	r3, r4
                        Init->WriteProtection    |\
 80036bc:	698c      	ldr	r4, [r1, #24]
                        Init->CASLatency         |\
 80036be:	4323      	orrs	r3, r4
                        Init->SDClockPeriod      |\
 80036c0:	69cc      	ldr	r4, [r1, #28]
                        Init->WriteProtection    |\
 80036c2:	4323      	orrs	r3, r4
                        Init->ReadBurst          |\
 80036c4:	6a0c      	ldr	r4, [r1, #32]
                        Init->SDClockPeriod      |\
 80036c6:	4323      	orrs	r3, r4
                        Init->ReadPipeDelay
 80036c8:	6a49      	ldr	r1, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 80036ca:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80036cc:	4313      	orrs	r3, r2
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80036ce:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 80036d0:	2000      	movs	r0, #0
 80036d2:	bc30      	pop	{r4, r5}
 80036d4:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80036d6:	6804      	ldr	r4, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80036d8:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80036dc:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 80036de:	6a0a      	ldr	r2, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80036e0:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 80036e2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 80036e4:	431a      	orrs	r2, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80036e6:	4322      	orrs	r2, r4
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80036e8:	6843      	ldr	r3, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80036ea:	4c08      	ldr	r4, [pc, #32]	; (800370c <FMC_SDRAM_Init+0x70>)
 80036ec:	401c      	ands	r4, r3
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80036ee:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber       |\
 80036f0:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80036f2:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth     |\
 80036f4:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber       |\
 80036f6:	432b      	orrs	r3, r5
                       Init->InternalBankNumber  |\
 80036f8:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth     |\
 80036fa:	432b      	orrs	r3, r5
                       Init->CASLatency          |\
 80036fc:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber  |\
 80036fe:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8003700:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency          |\
 8003702:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003704:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003706:	6002      	str	r2, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8003708:	6043      	str	r3, [r0, #4]
 800370a:	e7e1      	b.n	80036d0 <FMC_SDRAM_Init+0x34>
 800370c:	ffff8000 	.word	0xffff8000

08003710 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003710:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8003712:	2a01      	cmp	r2, #1
 8003714:	d021      	beq.n	800375a <FMC_SDRAM_Timing_Init+0x4a>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003716:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003718:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800371c:	680b      	ldr	r3, [r1, #0]
 800371e:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8003720:	684c      	ldr	r4, [r1, #4]
 8003722:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003724:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003728:	688c      	ldr	r4, [r1, #8]
 800372a:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800372c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8003730:	68cc      	ldr	r4, [r1, #12]
 8003732:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8003734:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003738:	690c      	ldr	r4, [r1, #16]
 800373a:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800373c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1) << 20)             |\
 8003740:	694c      	ldr	r4, [r1, #20]
 8003742:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8003744:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1) << 24));
 8003748:	6989      	ldr	r1, [r1, #24]
 800374a:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800374c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003750:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003752:	6083      	str	r3, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  
  return HAL_OK;
}
 8003754:	2000      	movs	r0, #0
 8003756:	bc30      	pop	{r4, r5}
 8003758:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800375a:	6883      	ldr	r3, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800375c:	4c11      	ldr	r4, [pc, #68]	; (80037a4 <FMC_SDRAM_Timing_Init+0x94>)
 800375e:	401c      	ands	r4, r3
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8003760:	68ca      	ldr	r2, [r1, #12]
 8003762:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1) << 20)); 
 8003764:	694b      	ldr	r3, [r1, #20]
 8003766:	1e5a      	subs	r2, r3, #1
 8003768:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800376a:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 800376e:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8003770:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8003772:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003776:	680b      	ldr	r3, [r1, #0]
 8003778:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800377a:	684d      	ldr	r5, [r1, #4]
 800377c:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800377e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8003782:	688d      	ldr	r5, [r1, #8]
 8003784:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8003786:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800378a:	690d      	ldr	r5, [r1, #16]
 800378c:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800378e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1) << 24));   
 8003792:	6989      	ldr	r1, [r1, #24]
 8003794:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8003796:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800379a:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800379c:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800379e:	60c3      	str	r3, [r0, #12]
 80037a0:	e7d8      	b.n	8003754 <FMC_SDRAM_Timing_Init+0x44>
 80037a2:	bf00      	nop
 80037a4:	ff0f0fff 	.word	0xff0f0fff

080037a8 <__libc_init_array>:
 80037a8:	b570      	push	{r4, r5, r6, lr}
 80037aa:	4e0d      	ldr	r6, [pc, #52]	; (80037e0 <__libc_init_array+0x38>)
 80037ac:	4c0d      	ldr	r4, [pc, #52]	; (80037e4 <__libc_init_array+0x3c>)
 80037ae:	1ba4      	subs	r4, r4, r6
 80037b0:	10a4      	asrs	r4, r4, #2
 80037b2:	2500      	movs	r5, #0
 80037b4:	42a5      	cmp	r5, r4
 80037b6:	d109      	bne.n	80037cc <__libc_init_array+0x24>
 80037b8:	4e0b      	ldr	r6, [pc, #44]	; (80037e8 <__libc_init_array+0x40>)
 80037ba:	4c0c      	ldr	r4, [pc, #48]	; (80037ec <__libc_init_array+0x44>)
 80037bc:	f000 f820 	bl	8003800 <_init>
 80037c0:	1ba4      	subs	r4, r4, r6
 80037c2:	10a4      	asrs	r4, r4, #2
 80037c4:	2500      	movs	r5, #0
 80037c6:	42a5      	cmp	r5, r4
 80037c8:	d105      	bne.n	80037d6 <__libc_init_array+0x2e>
 80037ca:	bd70      	pop	{r4, r5, r6, pc}
 80037cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037d0:	4798      	blx	r3
 80037d2:	3501      	adds	r5, #1
 80037d4:	e7ee      	b.n	80037b4 <__libc_init_array+0xc>
 80037d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037da:	4798      	blx	r3
 80037dc:	3501      	adds	r5, #1
 80037de:	e7f2      	b.n	80037c6 <__libc_init_array+0x1e>
 80037e0:	08003838 	.word	0x08003838
 80037e4:	08003838 	.word	0x08003838
 80037e8:	08003838 	.word	0x08003838
 80037ec:	0800383c 	.word	0x0800383c

080037f0 <memset>:
 80037f0:	4402      	add	r2, r0
 80037f2:	4603      	mov	r3, r0
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d100      	bne.n	80037fa <memset+0xa>
 80037f8:	4770      	bx	lr
 80037fa:	f803 1b01 	strb.w	r1, [r3], #1
 80037fe:	e7f9      	b.n	80037f4 <memset+0x4>

08003800 <_init>:
 8003800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003802:	bf00      	nop
 8003804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003806:	bc08      	pop	{r3}
 8003808:	469e      	mov	lr, r3
 800380a:	4770      	bx	lr

0800380c <_fini>:
 800380c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800380e:	bf00      	nop
 8003810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003812:	bc08      	pop	{r3}
 8003814:	469e      	mov	lr, r3
 8003816:	4770      	bx	lr
