$date
	Tue Apr 16 16:31:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alu_8bit $end
$var wire 8 ! w_result [7:0] $end
$var wire 8 " w_flag [7:0] $end
$var reg 8 # r_a [7:0] $end
$var reg 8 $ r_b [7:0] $end
$var reg 3 % r_op [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1100110 !
b1001101 $
b11001 #
#20
b1 "
b10100000 !
b1101110 $
b110010 #
#30
b1101011 !
b10011101 $
b11001110 #
#40
b0 "
b0 !
b10010001 $
b1101111 #
#50
b110111 !
b101101 $
b1100100 #
b1 %
#60
b1 "
b10001111 !
b10101010 $
b111001 #
#70
b1100101 !
b1011101 $
b11000010 #
#80
b0 "
b0 !
b1111011 $
b1111011 #
#90
b11001001 !
b101101 $
b1100100 #
b10 %
#100
b1 "
b1110001 !
b10101010 $
b111001 #
#110
b10011011 !
b1011101 $
b11000010 #
#120
b0 "
b0 !
b1001110 $
b1001110 #
#130
b1010101 !
b1010101 $
b11111111 #
b11 %
#140
b0 !
b10101010 $
b1010101 #
#150
b11111100 !
b11001100 $
b11110000 #
b100 %
#160
b0 !
b0 $
b0 #
#170
b111100 !
b110011 $
b1111 #
b101 %
#180
b0 !
b11110000 $
b11110000 #
#190
b110011 !
b0 $
b11001100 #
b110 %
#200
b0 !
b11111111 #
#210
b10010 "
b1100100 $
b1100100 #
b111 %
#220
b10100010 "
b1100101 $
#230
b1100010 "
b1010 $
#240
b10100010 "
b1101110 $
