create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list sys/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {dig_io/rcom[1]} {dig_io/rcom[2]} {dig_io/rcom[3]} {dig_io/rcom[5]} {dig_io/rcom[6]} {dig_io/rcom[7]} {dig_io/rcom[9]} {dig_io/rcom[10]} {dig_io/rcom[11]} {dig_io/rcom[13]} {dig_io/rcom[14]} {dig_io/rcom[15]} {dig_io/rcom[16]} {dig_io/rcom[17]} {dig_io/rcom[18]} {dig_io/rcom[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {dig_io/ps_on[0]} {dig_io/ps_on[1]} {dig_io/ps_on[2]} {dig_io/ps_on[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {dig_io/rcom_orig[0]} {dig_io/rcom_orig[4]} {dig_io/rcom_orig[8]} {dig_io/rcom_orig[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 20 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {dig_io/rsts[0]} {dig_io/rsts[1]} {dig_io/rsts[2]} {dig_io/rsts[3]} {dig_io/rsts[4]} {dig_io/rsts[5]} {dig_io/rsts[6]} {dig_io/rsts[7]} {dig_io/rsts[8]} {dig_io/rsts[9]} {dig_io/rsts[10]} {dig_io/rsts[11]} {dig_io/rsts[12]} {dig_io/rsts[13]} {dig_io/rsts[14]} {dig_io/rsts[15]} {dig_io/rsts[16]} {dig_io/rsts[17]} {dig_io/rsts[18]} {dig_io/rsts[19]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets pl_clk0]
