============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 29 2017  11:57:23 am
  Module:                 fet_dec
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

  Instance   Cells  Cell Area  Net Area  Total Area   Wireload      
--------------------------------------------------------------------
fet_dec         53        556       648        1204 ac18_wl_30k (S) 
  sll_18_12     52        542       380         922 ac18_wl_30k (S) 

 (S) = wireload was automatically selected
