 Timing Path to i_reg[0]/D 
  
 Path Start Point : i_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    i_reg[0]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    i_reg[0]/Q         DFF_X1        Rise  0.2180 0.1220 0.0200 1.65054  5.95563  7.60617           4       66.5709                | 
|    i_0_0_65/B1        OAI22_X1      Rise  0.2180 0.0000 0.0200          1.66545                                                   | 
|    i_0_0_65/ZN        OAI22_X1      Fall  0.2360 0.0180 0.0070 0.386334 1.54936  1.93569           1       66.5709                | 
|    i_0_0_66/A         INV_X1        Fall  0.2360 0.0000 0.0070          1.54936                                                   | 
|    i_0_0_66/ZN        INV_X1        Rise  0.2470 0.0110 0.0060 0.491283 1.06234  1.55363           1       66.5709                | 
|    i_reg[0]/D         DFF_X1        Rise  0.2470 0.0000 0.0060          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0420 6.63111  9.49653  16.1276           10      66.8304  AL   K        | 
|    i_reg[0]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0250 0.1210 | 
| data required time                       |  0.1210        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to i_reg[1]/D 
  
 Path Start Point : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    i_reg[1]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    i_reg[1]/Q         DFF_X1        Fall  0.2190 0.1230 0.0200 3.00606  13.1466  16.1526           9       66.5709                | 
|    i_0_0_68/B2        AOI22_X1      Fall  0.2190 0.0000 0.0200          1.52031                                                   | 
|    i_0_0_68/ZN        AOI22_X1      Rise  0.2590 0.0400 0.0140 0.654302 1.06234  1.71664           1       66.5709                | 
|    i_reg[1]/D         DFF_X1        Rise  0.2590 0.0000 0.0140          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0420 6.63111  9.49653  16.1276           10      66.8304  AL   K        | 
|    i_reg[1]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0300 0.1260 | 
| data required time                       |  0.1260        | 
|                                          |                | 
| data arrival time                        |  0.2590        | 
| data required time                       | -0.1260        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1330        | 
-------------------------------------------------------------


 Timing Path to sum_reg[62]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    shift_reg[0]/Q     DFF_X1        Fall  0.2270 0.1310 0.0260 10.3999  12.0611  22.4609           8       66.8304                | 
|    i_0_0_576/A2       AOI22_X1      Fall  0.2270 0.0000 0.0260          1.43339                                                   | 
|    i_0_0_576/ZN       AOI22_X1      Rise  0.2620 0.0350 0.0160 1.38564  1.06234  2.44798           1       62.9783                | 
|    sum_reg[62]/D      DFF_X1        Rise  0.2620 0.0000 0.0160          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[62]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    sum_reg[62]/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0320 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2620        | 
| data required time                       | -0.1280        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1340        | 
-------------------------------------------------------------


 Timing Path to sum_reg[17]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    shift_reg[0]/Q     DFF_X1        Fall  0.2270 0.1310 0.0260 10.3999  12.0611  22.4609           8       66.8304                | 
|    i_0_0_295/B1       AOI22_X1      Fall  0.2280 0.0010 0.0260          1.55298                                                   | 
|    i_0_0_295/ZN       AOI22_X1      Rise  0.2650 0.0370 0.0120 0.270738 1.06234  1.33308           1       63.3817                | 
|    sum_reg[17]/D      DFF_X1        Rise  0.2650 0.0000 0.0120          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    sum_reg[17]/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0340 0.1300 | 
| data required time                       |  0.1300        | 
|                                          |                | 
| data arrival time                        |  0.2650        | 
| data required time                       | -0.1300        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1350        | 
-------------------------------------------------------------


 Timing Path to c_reg[0]/D 
  
 Path Start Point : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
| Data Path:                                                                                                                                     | 
|    c_reg[0]/CK                           DFF_X1  Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
|    c_reg[0]/Q                            DFF_X1  Fall  0.2030 0.1070 0.0090 0.71487  3.68351  4.39838           2       63.644                 | 
|    ADD/i_add1[0]                                 Fall  0.2030 0.0000                                                                           | 
|    ADD/genblk1_0_full_adder_inst/i_bit1          Fall  0.2030 0.0000                                                                           | 
|    ADD/genblk1_0_full_adder_inst/i_0_0/A XOR2_X1 Fall  0.2030 0.0000 0.0090          2.18123                                                   | 
|    ADD/genblk1_0_full_adder_inst/i_0_0/Z XOR2_X1 Rise  0.2390 0.0360 0.0270 1.5644   1.95646  3.52086           2       63.644                 | 
|    ADD/genblk1_0_full_adder_inst/o_sum           Rise  0.2390 0.0000                                                                           | 
|    ADD/o_result[0]                               Rise  0.2390 0.0000                                                                           | 
|    i_0_0_1/A2                            AND2_X1 Rise  0.2390 0.0000 0.0270          0.97463                                                   | 
|    i_0_0_1/ZN                            AND2_X1 Rise  0.2740 0.0350 0.0080 0.371156 1.06234  1.4335            1       63.644                 | 
|    c_reg[0]/D                            DFF_X1  Rise  0.2740 0.0000 0.0080          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------
| Pin            Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------|
|    clk                Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    c_reg[0]/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0250 0.1210 | 
| data required time                       |  0.1210        | 
|                                          |                | 
| data arrival time                        |  0.2740        | 
| data required time                       | -0.1210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1530        | 
-------------------------------------------------------------


 Timing Path to sum_reg[0]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    shift_reg[0]/Q     DFF_X1        Fall  0.2270 0.1310 0.0260 10.3999  12.0611  22.4609           8       66.8304                | 
|    i_0_0_146/A2       NOR3_X1       Fall  0.2280 0.0010 0.0260          1.4768                                                    | 
|    i_0_0_146/ZN       NOR3_X1       Rise  0.2800 0.0520 0.0270 0.733122 1.06234  1.79546           1       63.644                 | 
|    sum_reg[0]/D       DFF_X1        Rise  0.2800 0.0000 0.0270          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    sum_reg[0]/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0300 0.1260 | 
| data required time                       |  0.1260        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1260        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1540        | 
-------------------------------------------------------------


 Timing Path to sum_reg[1]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : sum_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    shift_reg[0]/Q     DFF_X1        Fall  0.2270 0.1310 0.0260 10.3999  12.0611  22.4609           8       66.8304                | 
|    i_0_0_165/B1       AOI221_X1     Fall  0.2280 0.0010 0.0260          1.57405                                                   | 
|    i_0_0_165/ZN       AOI221_X1     Rise  0.2910 0.0630 0.0230 0.671982 1.06234  1.73432           1       63.644                 | 
|    sum_reg[1]/D       DFF_X1        Rise  0.2910 0.0000 0.0230          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to sum_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    sum_reg[1]/CK DFF_X1 Rise  0.0960 0.0960 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0350 0.1310 | 
| data required time                       |  0.1310        | 
|                                          |                | 
| data arrival time                        |  0.2910        | 
| data required time                       | -0.1310        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1600        | 
-------------------------------------------------------------


 Timing Path to i_reg[4]/D 
  
 Path Start Point : i_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    i_reg[4]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    i_reg[4]/Q         DFF_X1        Rise  0.2370 0.1410 0.0390 3.80777  12.1927  16.0005           8       66.8304                | 
|    i_0_0_81/A2        OAI22_X1      Rise  0.2380 0.0010 0.0390          1.58424                                                   | 
|    i_0_0_81/ZN        OAI22_X1      Fall  0.2580 0.0200 0.0060 0.170352 1.45983  1.63018           1       66.8304                | 
|    i_0_0_82/B1        OAI21_X1      Fall  0.2580 0.0000 0.0060          1.45983                                                   | 
|    i_0_0_82/ZN        OAI21_X1      Rise  0.2840 0.0260 0.0110 0.646801 1.06234  1.70914           1       66.8304                | 
|    i_reg[4]/D         DFF_X1        Rise  0.2840 0.0000 0.0110          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0420 6.63111  9.49653  16.1276           10      66.8304  AL   K        | 
|    i_reg[4]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0270 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1610        | 
-------------------------------------------------------------


 Timing Path to i_reg[2]/D 
  
 Path Start Point : i_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : i_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    i_reg[2]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    i_reg[2]/Q         DFF_X1        Fall  0.2210 0.1250 0.0220 4.15917  13.6543  17.8135           9       66.5709                | 
|    i_0_0_70/B1        OAI21_X1      Fall  0.2210 0.0000 0.0220          1.45983                                                   | 
|    i_0_0_70/ZN        OAI21_X1      Rise  0.2530 0.0320 0.0180 0.170352 1.45983  1.63018           1       66.8304                | 
|    i_0_0_73/B1        OAI21_X1      Rise  0.2530 0.0000 0.0180          1.66205                                                   | 
|    i_0_0_73/ZN        OAI21_X1      Fall  0.2690 0.0160 0.0060 0.357435 1.06234  1.41978           1       66.8304                | 
|    i_reg[2]/D         DFF_X1        Fall  0.2690 0.0000 0.0060          1.06234                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0420 6.63111  9.49653  16.1276           10      66.8304  AL   K        | 
|    i_reg[2]/CK        DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0100 0.1060 | 
| data required time                       |  0.1060        | 
|                                          |                | 
| data arrival time                        |  0.2690        | 
| data required time                       | -0.1060        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1630        | 
-------------------------------------------------------------


 Timing Path to shift_reg[0]/D 
  
 Path Start Point : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : shift_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0400 6.63111  8.5644   15.1955           10      66.8304  AL   K        | 
| Data Path:                                                                                                                        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
|    shift_reg[0]/Q     DFF_X1        Rise  0.2520 0.1560 0.0540 10.3999  12.0611  22.4609           8       66.8304                | 
|    i_0_0_577/B1       OAI22_X1      Rise  0.2520 0.0000 0.0540          1.66545                                                   | 
|    i_0_0_577/ZN       OAI22_X1      Fall  0.2740 0.0220 0.0070 0.299637 1.54936  1.849             1       66.8304                | 
|    i_0_0_578/A        INV_X1        Fall  0.2740 0.0000 0.0070          1.54936                                                   | 
|    i_0_0_578/ZN       INV_X1        Rise  0.2850 0.0110 0.0070 0.577246 1.06234  1.63959           1       66.8304                | 
|    shift_reg[0]/D     DFF_X1        Rise  0.2850 0.0000 0.0070          1.14029                                                   | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to shift_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.2480 10       10       10                132     59.8536  c    I/K      | 
|    clk_gate_i_reg/CK  CLKGATETST_X1 Rise  0.0200 0.0200 0.2480          1.8122                                      AL            | 
|    clk_gate_i_reg/GCK CLKGATETST_X1 Rise  0.0740 0.0540 0.0420 6.63111  9.49653  16.1276           10      66.8304  AL   K        | 
|    shift_reg[0]/CK    DFF_X1        Rise  0.0960 0.0220 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0960 0.0960 | 
| library hold check                       |  0.0250 0.1210 | 
| data required time                       |  0.1210        | 
|                                          |                | 
| data arrival time                        |  0.2850        | 
| data required time                       | -0.1210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1875M, PVMEM - 2638M)
