INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital_logic/lab/lab05/lab05.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital_logic/lab/lab05/lab05.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab05
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-311] analyzing module decode38
INFO: [VRFC 10-311] analyzing module bcd7seg
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/digital_logic/lab/lab05/lab05.srcs/sim_1/new/lab05_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab05_test
