$date
	Tue Oct 09 09:30:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_mitll_merget $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 $ errorsignal_a $end
$var reg 1 % errorsignal_b $end
$var reg 1 ! out $end
$var integer 32 & cell_state [31:0] $end
$var real 1 ' ct_state0_a_a $end
$var real 1 ( ct_state0_a_b $end
$var real 1 ) ct_state0_b_a $end
$var real 1 * ct_state0_b_b $end
$var real 1 + delay_state0_a_out $end
$var real 1 , delay_state0_b_out $end
$var integer 32 - outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
r4 ,
r4 +
r5.1 *
r1.2 )
r1.2 (
r5.1 '
b0 &
0%
0$
0#
0"
0!
$end
#200
1%
1$
1"
#212
0%
#240
x!
b10000000000000000000000000000011 -
0"
#251
0$
#340
1%
1$
1#
#352
0$
#391
0%
#400
