// Seed: 4213499988
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4
);
  logic id_6 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_0.id_0 = 0;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  logic id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout logic [7:0] id_5;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_1 ? -1 : id_5[1 :-1];
endmodule
