// A four stage (4 bit) synchronous up counter, with active low reset.
	//a. Design the counter using a dataflow model.
	//b. Use the D flip-flop model in the adjacent listing.
synchrocounter module(clk, reset, count);
	input clk, reset;
	output reg [3:0];

endmodule	