Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab2_top.ngc ...
WARNING:NetListWriters:298 - No output is written to lab2_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus crblah_q<20 : 10> on block lab2_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_6_OUT_Madd2_lut<11 : 5> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd4_lut<11 : 6> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_12_OUT_Madd3_lut<14 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd5_lut<13 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_b[7]_MuLt_5_OUT_Madd_lut<13 : 0> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fpa/addr/Madd_n0006_cy<4 : 2> on block
   lab2_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lab2_top.edif ...
ngc2edif: Total memory usage is 61260 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab2_top.ngc ...
WARNING:NetListWriters:298 - No output is written to lab2_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus crblah_q<20 : 10> on block lab2_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_6_OUT_Madd2_lut<11 : 5> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd4_lut<11 : 6> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_12_OUT_Madd3_lut<14 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd5_lut<13 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_b[7]_MuLt_5_OUT_Madd_lut<13 : 0> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fpa/addr/Madd_n0006_cy<4 : 2> on block
   lab2_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lab2_top.edif ...
ngc2edif: Total memory usage is 61260 kilobytes

