Time resolution is 1 ps
Time=0 | Clk=0 | D=0 | Q=x
Time=5000 | Clk=1 | D=0 | Q=0
Time=10000 | Clk=0 | D=1 | Q=0
Time=15000 | Clk=1 | D=1 | Q=1
Time=20000 | Clk=0 | D=0 | Q=1
Time=25000 | Clk=1 | D=0 | Q=0
Time=30000 | Clk=0 | D=1 | Q=0
Time=35000 | Clk=1 | D=1 | Q=1
Time=40000 | Clk=0 | D=0 | Q=1
Time=45000 | Clk=1 | D=0 | Q=0
Time=50000 | Clk=0 | D=0 | Q=0
Time=55000 | Clk=1 | D=0 | Q=0
Time=60000 | Clk=0 | D=1 | Q=0
Time=65000 | Clk=1 | D=1 | Q=1
Time=70000 | Clk=0 | D=1 | Q=1
Time=75000 | Clk=1 | D=1 | Q=1
$finish called at time : 80 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Sequential Logic/D Flip Flop/D Flip Flop.srcs/sim_1/new/Test_Bench.v" Line 30
