Classic Timing Analyzer report for projet_VHDL
Wed Jun 15 16:16:12 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.543 ns                         ; switches[1]                     ; guess:inst4|state.ST_WIN         ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.926 ns                        ; guess:inst4|solution[8]         ; solution[8]                      ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.200 ns                        ; button                          ; guess:inst4|state.BUTTON_PRESSED ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 100.45 MHz ( period = 9.955 ns ) ; racine:inst10|i[1]~_Duplicate_2 ; guess:inst4|data[23]             ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 100.45 MHz ( period = 9.955 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.695 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 102.21 MHz ( period = 9.784 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.595 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.65 MHz ( period = 9.742 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.553 ns                ;
; N/A                                     ; 102.95 MHz ( period = 9.713 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.524 ns                ;
; N/A                                     ; 103.40 MHz ( period = 9.671 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.482 ns                ;
; N/A                                     ; 103.55 MHz ( period = 9.657 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.468 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 104.32 MHz ( period = 9.586 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.397 ns                ;
; N/A                                     ; 104.35 MHz ( period = 9.583 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 9.394 ns                ;
; N/A                                     ; 104.48 MHz ( period = 9.571 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.382 ns                ;
; N/A                                     ; 104.70 MHz ( period = 9.551 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.362 ns                ;
; N/A                                     ; 105.10 MHz ( period = 9.515 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 105.10 MHz ( period = 9.515 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 105.13 MHz ( period = 9.512 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 105.49 MHz ( period = 9.480 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 105.89 MHz ( period = 9.444 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 105.92 MHz ( period = 9.441 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 105.92 MHz ( period = 9.441 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 106.25 MHz ( period = 9.412 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 9.223 ns                ;
; N/A                                     ; 106.28 MHz ( period = 9.409 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.220 ns                ;
; N/A                                     ; 106.28 MHz ( period = 9.409 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.220 ns                ;
; N/A                                     ; 106.69 MHz ( period = 9.373 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 106.69 MHz ( period = 9.373 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 106.72 MHz ( period = 9.370 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 9.181 ns                ;
; N/A                                     ; 106.72 MHz ( period = 9.370 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 9.181 ns                ;
; N/A                                     ; 107.05 MHz ( period = 9.341 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.149 ns                ;
; N/A                                     ; 107.09 MHz ( period = 9.338 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.149 ns                ;
; N/A                                     ; 107.50 MHz ( period = 9.302 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 107.50 MHz ( period = 9.302 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 107.54 MHz ( period = 9.299 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 107.70 MHz ( period = 9.285 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 107.86 MHz ( period = 9.271 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 107.87 MHz ( period = 9.270 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 9.081 ns                ;
; N/A                                     ; 107.91 MHz ( period = 9.267 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.078 ns                ;
; N/A                                     ; 108.33 MHz ( period = 9.231 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 9.042 ns                ;
; N/A                                     ; 108.37 MHz ( period = 9.228 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.37 MHz ( period = 9.228 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 9.039 ns                ;
; N/A                                     ; 108.53 MHz ( period = 9.214 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 108.71 MHz ( period = 9.199 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 108.74 MHz ( period = 9.196 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 108.94 MHz ( period = 9.179 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.990 ns                ;
; N/A                                     ; 109.17 MHz ( period = 9.160 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 8.971 ns                ;
; N/A                                     ; 109.21 MHz ( period = 9.157 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.21 MHz ( period = 9.157 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.968 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.37 MHz ( period = 9.143 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.954 ns                ;
; N/A                                     ; 109.54 MHz ( period = 9.129 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 8.940 ns                ;
; N/A                                     ; 109.55 MHz ( period = 9.128 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 109.79 MHz ( period = 9.108 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 110.06 MHz ( period = 9.086 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 110.23 MHz ( period = 9.072 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 8.869 ns                ;
; N/A                                     ; 110.41 MHz ( period = 9.057 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.868 ns                ;
; N/A                                     ; 110.63 MHz ( period = 9.039 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 110.66 MHz ( period = 9.037 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.848 ns                ;
; N/A                                     ; 111.10 MHz ( period = 9.001 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 111.10 MHz ( period = 9.001 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 111.10 MHz ( period = 9.001 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.812 ns                ;
; N/A                                     ; 111.28 MHz ( period = 8.986 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.797 ns                ;
; N/A                                     ; 111.51 MHz ( period = 8.968 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 8.779 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 111.53 MHz ( period = 8.966 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.777 ns                ;
; N/A                                     ; 111.98 MHz ( period = 8.930 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 111.98 MHz ( period = 8.930 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 111.98 MHz ( period = 8.930 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.741 ns                ;
; N/A                                     ; 112.37 MHz ( period = 8.899 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.710 ns                ;
; N/A                                     ; 112.40 MHz ( period = 8.897 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 8.708 ns                ;
; N/A                                     ; 112.42 MHz ( period = 8.895 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.42 MHz ( period = 8.895 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.706 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 112.88 MHz ( period = 8.859 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.670 ns                ;
; N/A                                     ; 113.06 MHz ( period = 8.845 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 113.28 MHz ( period = 8.828 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.639 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 8.637 ns                ;
; N/A                                     ; 113.33 MHz ( period = 8.824 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.635 ns                ;
; N/A                                     ; 113.33 MHz ( period = 8.824 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.635 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.79 MHz ( period = 8.788 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 113.97 MHz ( period = 8.774 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 114.19 MHz ( period = 8.757 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.568 ns                ;
; N/A                                     ; 114.25 MHz ( period = 8.753 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 114.25 MHz ( period = 8.753 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 114.32 MHz ( period = 8.747 ns )                    ; racine:inst10|i[1]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.558 ns                ;
; N/A                                     ; 114.72 MHz ( period = 8.717 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 114.72 MHz ( period = 8.717 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.528 ns                ;
; N/A                                     ; 114.90 MHz ( period = 8.703 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 8.511 ns                ;
; N/A                                     ; 115.13 MHz ( period = 8.686 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.497 ns                ;
; N/A                                     ; 115.18 MHz ( period = 8.682 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.493 ns                ;
; N/A                                     ; 115.26 MHz ( period = 8.676 ns )                    ; racine:inst10|i[2]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.487 ns                ;
; N/A                                     ; 115.38 MHz ( period = 8.667 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.478 ns                ;
; N/A                                     ; 115.66 MHz ( period = 8.646 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 115.85 MHz ( period = 8.632 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 8.440 ns                ;
; N/A                                     ; 116.08 MHz ( period = 8.615 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.426 ns                ;
; N/A                                     ; 116.13 MHz ( period = 8.611 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 116.60 MHz ( period = 8.576 ns )                    ; racine:inst10|i[3]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.387 ns                ;
; N/A                                     ; 116.62 MHz ( period = 8.575 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.386 ns                ;
; N/A                                     ; 117.04 MHz ( period = 8.544 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.355 ns                ;
; N/A                                     ; 117.30 MHz ( period = 8.525 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.336 ns                ;
; N/A                                     ; 118.02 MHz ( period = 8.473 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.284 ns                ;
; N/A                                     ; 118.02 MHz ( period = 8.473 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 8.281 ns                ;
; N/A                                     ; 118.29 MHz ( period = 8.454 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 118.36 MHz ( period = 8.449 ns )                    ; racine:inst10|i[4]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.260 ns                ;
; N/A                                     ; 118.39 MHz ( period = 8.447 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[23]              ; CLK        ; CLK      ; None                        ; None                      ; 8.255 ns                ;
; N/A                                     ; 119.02 MHz ( period = 8.402 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 8.210 ns                ;
; N/A                                     ; 119.29 MHz ( period = 8.383 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 8.194 ns                ;
; N/A                                     ; 119.39 MHz ( period = 8.376 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[22]              ; CLK        ; CLK      ; None                        ; None                      ; 8.184 ns                ;
; N/A                                     ; 119.86 MHz ( period = 8.343 ns )                    ; racine:inst10|i[5]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 120.03 MHz ( period = 8.331 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 120.31 MHz ( period = 8.312 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 8.123 ns                ;
; N/A                                     ; 120.38 MHz ( period = 8.307 ns )                    ; racine:inst10|i[6]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 120.41 MHz ( period = 8.305 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[21]              ; CLK        ; CLK      ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 120.89 MHz ( period = 8.272 ns )                    ; racine:inst10|i[0]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.306 ns                ;
; N/A                                     ; 120.89 MHz ( period = 8.272 ns )                    ; racine:inst10|i[1]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.306 ns                ;
; N/A                                     ; 120.89 MHz ( period = 8.272 ns )                    ; racine:inst10|i[2]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.306 ns                ;
; N/A                                     ; 121.07 MHz ( period = 8.260 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 8.068 ns                ;
; N/A                                     ; 121.24 MHz ( period = 8.248 ns )                    ; racine:inst10|i[0]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.282 ns                ;
; N/A                                     ; 121.24 MHz ( period = 8.248 ns )                    ; racine:inst10|i[1]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.282 ns                ;
; N/A                                     ; 121.24 MHz ( period = 8.248 ns )                    ; racine:inst10|i[2]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.282 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 8.052 ns                ;
; N/A                                     ; 121.45 MHz ( period = 8.234 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[20]              ; CLK        ; CLK      ; None                        ; None                      ; 8.042 ns                ;
; N/A                                     ; 121.89 MHz ( period = 8.204 ns )                    ; racine:inst10|i[3]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.238 ns                ;
; N/A                                     ; 121.94 MHz ( period = 8.201 ns )                    ; racine:inst10|i[7]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 8.012 ns                ;
; N/A                                     ; 122.12 MHz ( period = 8.189 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 122.25 MHz ( period = 8.180 ns )                    ; racine:inst10|i[3]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.214 ns                ;
; N/A                                     ; 122.47 MHz ( period = 8.165 ns )                    ; racine:inst10|i[8]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 7.976 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[4]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[5]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[6]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[7]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[8]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[9]               ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.03 MHz ( period = 8.128 ns )                    ; racine:inst10|i[10]              ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.162 ns                ;
; N/A                                     ; 123.18 MHz ( period = 8.118 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[4]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[5]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[6]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[7]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[8]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[9]~_Duplicate_1  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.40 MHz ( period = 8.104 ns )                    ; racine:inst10|i[10]~_Duplicate_1 ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 123.84 MHz ( period = 8.075 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[19]              ; CLK        ; CLK      ; None                        ; None                      ; 7.883 ns                ;
; N/A                                     ; 124.02 MHz ( period = 8.063 ns )                    ; racine:inst10|i[9]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 7.874 ns                ;
; N/A                                     ; 124.27 MHz ( period = 8.047 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 124.94 MHz ( period = 8.004 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[18]              ; CLK        ; CLK      ; None                        ; None                      ; 7.812 ns                ;
; N/A                                     ; 126.06 MHz ( period = 7.933 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[17]              ; CLK        ; CLK      ; None                        ; None                      ; 7.741 ns                ;
; N/A                                     ; 127.19 MHz ( period = 7.862 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[16]              ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 127.70 MHz ( period = 7.831 ns )                    ; racine:inst10|i[10]~_Duplicate_2 ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 7.642 ns                ;
; N/A                                     ; 128.35 MHz ( period = 7.791 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[15]              ; CLK        ; CLK      ; None                        ; None                      ; 7.599 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; racine:inst10|i[0]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.814 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; racine:inst10|i[1]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.814 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; racine:inst10|i[2]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.814 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; racine:inst10|i[0]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; racine:inst10|i[1]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; racine:inst10|i[2]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 129.53 MHz ( period = 7.720 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[14]              ; CLK        ; CLK      ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; racine:inst10|i[3]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.746 ns                ;
; N/A                                     ; 130.07 MHz ( period = 7.688 ns )                    ; racine:inst10|i[3]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.722 ns                ;
; N/A                                     ; 130.74 MHz ( period = 7.649 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[13]              ; CLK        ; CLK      ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 130.94 MHz ( period = 7.637 ns )                    ; racine:inst10|i[11]~_Duplicate_2 ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[4]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[5]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[6]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[7]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[8]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[9]               ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 130.96 MHz ( period = 7.636 ns )                    ; racine:inst10|i[10]              ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.670 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[4]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[5]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[6]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[7]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[8]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[9]~_Duplicate_1  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; racine:inst10|i[10]~_Duplicate_1 ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; racine:inst10|i[11]              ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 7.587 ns                ;
; N/A                                     ; 132.82 MHz ( period = 7.529 ns )                    ; racine:inst10|i[11]~_Duplicate_1 ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 7.563 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; racine:inst10|op[1]              ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 7.257 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; guess:inst4|data[12]              ; CLK        ; CLK      ; None                        ; None                      ; 7.047 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 6.979 ns                ;
; N/A                                     ; 141.62 MHz ( period = 7.061 ns )                    ; racine:inst10|i[11]              ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; racine:inst10|i[11]~_Duplicate_1 ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 143.37 MHz ( period = 6.975 ns )                    ; PGCD:inst12|state.ST_READ_A      ; PGCD:inst12|state.ST_READ_B_DO    ; CLK        ; CLK      ; None                        ; None                      ; 6.733 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; racine:inst10|op[1]              ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; PGCD:inst12|state.ST_READ_A      ; PGCD:inst12|state.ST_READ_A_DO    ; CLK        ; CLK      ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 147.71 MHz ( period = 6.770 ns )                    ; racine:inst10|op[0]              ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; racine:inst10|op[3]              ; racine:inst10|state.ST_WRITE_COPY ; CLK        ; CLK      ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; racine:inst10|i[0]~_Duplicate_2  ; racine:inst10|state.MLOOP         ; CLK        ; CLK      ; None                        ; None                      ; 6.487 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+--------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                ; To Clock ;
+-------+--------------+------------+--------------+-----------------------------------+----------+
; N/A   ; None         ; 8.543 ns   ; switches[1]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 8.512 ns   ; switches[6]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.499 ns   ; switches[11] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.468 ns   ; switches[6]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 8.455 ns   ; switches[11] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 8.248 ns   ; switches[1]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 8.220 ns   ; switches[7]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 8.210 ns   ; switches[14] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 8.172 ns   ; switches[0]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.160 ns   ; switches[11] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 8.128 ns   ; switches[0]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 8.116 ns   ; switches[2]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.072 ns   ; switches[2]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 8.066 ns   ; switches[4]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.061 ns   ; switches[14] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 8.051 ns   ; switches[6]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 8.022 ns   ; switches[4]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 8.017 ns   ; switches[14] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.977 ns   ; switches[6]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.944 ns   ; switches[5]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.942 ns   ; switches[7]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.923 ns   ; switches[1]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.899 ns   ; switches[11] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.898 ns   ; switches[7]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.879 ns   ; switches[1]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.835 ns   ; switches[16] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.830 ns   ; switches[5]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.806 ns   ; switches[7]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.802 ns   ; switches[7]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.786 ns   ; switches[5]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.781 ns   ; switches[3]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.768 ns   ; switches[6]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.756 ns   ; switches[13] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.748 ns   ; switches[2]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.737 ns   ; switches[4]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.730 ns   ; switches[8]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.712 ns   ; switches[13] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.705 ns   ; switches[12] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.661 ns   ; switches[12] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.642 ns   ; switches[0]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.638 ns   ; switches[2]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.638 ns   ; switches[6]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.638 ns   ; switches[8]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.629 ns   ; switches[4]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.594 ns   ; switches[8]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.567 ns   ; switches[10] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.561 ns   ; switches[16] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.545 ns   ; switches[0]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.536 ns   ; switches[11] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.527 ns   ; switches[8]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.526 ns   ; switches[5]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.523 ns   ; switches[10] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.517 ns   ; switches[16] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 7.516 ns   ; switches[10] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.489 ns   ; switches[14] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.460 ns   ; switches[5]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.457 ns   ; switches[17] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.450 ns   ; switches[1]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.444 ns   ; switches[2]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.412 ns   ; switches[16] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.397 ns   ; switches[10] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.395 ns   ; switches[1]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.364 ns   ; switches[11] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.357 ns   ; switches[3]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 7.356 ns   ; switches[3]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.337 ns   ; switches[16] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.324 ns   ; switches[4]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.304 ns   ; switches[15] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.295 ns   ; switches[3]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.282 ns   ; switches[5]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.277 ns   ; switches[8]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.245 ns   ; switches[7]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.216 ns   ; switches[17] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.193 ns   ; switches[13] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.144 ns   ; switches[13] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 7.126 ns   ; switches[12] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.085 ns   ; switches[8]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 7.057 ns   ; switches[10] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.053 ns   ; switches[10] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.039 ns   ; switches[0]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 7.030 ns   ; switches[0]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 7.028 ns   ; switches[17] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.993 ns   ; switches[9]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 6.990 ns   ; switches[2]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.983 ns   ; switches[3]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 6.981 ns   ; switches[15] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 6.940 ns   ; switches[4]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.937 ns   ; switches[15] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 6.936 ns   ; switches[14] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 6.917 ns   ; switches[13] ; busToRS232:inst2|R_32[13]         ; CLK      ;
; N/A   ; None         ; 6.913 ns   ; switches[12] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A   ; None         ; 6.866 ns   ; switches[9]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 6.860 ns   ; switches[17] ; busToRS232:inst2|R_32[17]         ; CLK      ;
; N/A   ; None         ; 6.849 ns   ; switches[15] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 6.840 ns   ; switches[15] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.822 ns   ; switches[9]  ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 6.815 ns   ; switches[15] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 6.807 ns   ; switches[13] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 6.785 ns   ; switches[3]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.771 ns   ; switches[17] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A   ; None         ; 6.744 ns   ; switches[14] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.727 ns   ; switches[17] ; guess:inst4|sup                   ; CLK      ;
; N/A   ; None         ; 6.722 ns   ; switches[16] ; busToRS232:inst2|R_32[16]         ; CLK      ;
; N/A   ; None         ; 6.698 ns   ; switches[9]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 6.697 ns   ; switches[13] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.697 ns   ; switches[14] ; busToRS232:inst2|R_32[14]         ; CLK      ;
; N/A   ; None         ; 6.659 ns   ; switches[12] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A   ; None         ; 6.629 ns   ; switches[17] ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 6.601 ns   ; switches[9]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.552 ns   ; switches[12] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.538 ns   ; switches[16] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A   ; None         ; 6.501 ns   ; switches[9]  ; guess:inst4|inf                   ; CLK      ;
; N/A   ; None         ; 6.147 ns   ; switches[11] ; busToRS232:inst2|R_32[11]         ; CLK      ;
; N/A   ; None         ; 5.986 ns   ; switches[15] ; busToRS232:inst2|R_32[15]         ; CLK      ;
; N/A   ; None         ; 5.984 ns   ; switches[10] ; busToRS232:inst2|R_32[10]         ; CLK      ;
; N/A   ; None         ; 5.626 ns   ; switches[8]  ; busToRS232:inst2|R_32[8]          ; CLK      ;
; N/A   ; None         ; 5.545 ns   ; switches[12] ; busToRS232:inst2|R_32[12]         ; CLK      ;
; N/A   ; None         ; 5.510 ns   ; button       ; guess:inst4|state.ST_WRITE_COPY   ; CLK      ;
; N/A   ; None         ; 5.508 ns   ; button       ; guess:inst4|state.START_GAME      ; CLK      ;
; N/A   ; None         ; 5.436 ns   ; switches[9]  ; busToRS232:inst2|R_32[9]          ; CLK      ;
; N/A   ; None         ; 4.918 ns   ; switches[2]  ; busToRS232:inst2|R_32[2]          ; CLK      ;
; N/A   ; None         ; 4.892 ns   ; button       ; guess:inst4|state.MLOOP           ; CLK      ;
; N/A   ; None         ; 4.741 ns   ; switches[5]  ; busToRS232:inst2|R_32[5]          ; CLK      ;
; N/A   ; None         ; 4.671 ns   ; switches[4]  ; busToRS232:inst2|R_32[4]          ; CLK      ;
; N/A   ; None         ; 4.659 ns   ; switches[7]  ; busToRS232:inst2|R_32[7]          ; CLK      ;
; N/A   ; None         ; 4.581 ns   ; switches[6]  ; busToRS232:inst2|R_32[6]          ; CLK      ;
; N/A   ; None         ; 4.449 ns   ; RX           ; rs232in:inst|R_sh[7]              ; CLK      ;
; N/A   ; None         ; 4.261 ns   ; switches[1]  ; busToRS232:inst2|R_32[1]          ; CLK      ;
; N/A   ; None         ; 4.241 ns   ; switches[0]  ; busToRS232:inst2|R_32[0]          ; CLK      ;
; N/A   ; None         ; 4.054 ns   ; RX           ; rs232in:inst|state.WAIT_StartBit  ; CLK      ;
; N/A   ; None         ; 4.050 ns   ; RX           ; rs232in:inst|state.WAIT_1P5B      ; CLK      ;
; N/A   ; None         ; 3.940 ns   ; switches[3]  ; busToRS232:inst2|R_32[3]          ; CLK      ;
; N/A   ; None         ; 3.739 ns   ; button       ; guess:inst4|state.BUTTON_RELEASED ; CLK      ;
; N/A   ; None         ; 3.430 ns   ; button       ; guess:inst4|state.BUTTON_PRESSED  ; CLK      ;
+-------+--------------+------------+--------------+-----------------------------------+----------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+---------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To            ; From Clock ;
+-------+--------------+------------+---------------------------------+---------------+------------+
; N/A   ; None         ; 12.926 ns  ; guess:inst4|solution[8]         ; solution[8]   ; CLK        ;
; N/A   ; None         ; 12.350 ns  ; guess:inst4|solution[3]         ; solution[3]   ; CLK        ;
; N/A   ; None         ; 11.793 ns  ; guess:inst4|solution[1]         ; solution[1]   ; CLK        ;
; N/A   ; None         ; 11.508 ns  ; guess:inst4|solution[15]        ; solution[15]  ; CLK        ;
; N/A   ; None         ; 11.164 ns  ; guess:inst4|solution[17]        ; solution[17]  ; CLK        ;
; N/A   ; None         ; 11.150 ns  ; guess:inst4|solution[14]        ; solution[14]  ; CLK        ;
; N/A   ; None         ; 10.821 ns  ; guess:inst4|solution[0]         ; diode_sup     ; CLK        ;
; N/A   ; None         ; 10.751 ns  ; guess:inst4|sup                 ; diode_sup     ; CLK        ;
; N/A   ; None         ; 10.188 ns  ; guess:inst4|solution[7]         ; solution[7]   ; CLK        ;
; N/A   ; None         ; 10.155 ns  ; guess:inst4|solution[13]        ; solution[13]  ; CLK        ;
; N/A   ; None         ; 10.119 ns  ; guess:inst4|solution[16]        ; solution[16]  ; CLK        ;
; N/A   ; None         ; 9.951 ns   ; guess:inst4|solution[9]         ; solution[9]   ; CLK        ;
; N/A   ; None         ; 9.843 ns   ; guess:inst4|solution[5]         ; solution[5]   ; CLK        ;
; N/A   ; None         ; 9.770 ns   ; guess:inst4|solution[6]         ; solution[6]   ; CLK        ;
; N/A   ; None         ; 9.631 ns   ; rs232out:inst1|state.W_ND       ; Tx            ; CLK        ;
; N/A   ; None         ; 9.494 ns   ; guess:inst4|solution[10]        ; solution[10]  ; CLK        ;
; N/A   ; None         ; 9.205 ns   ; guess:inst4|state.ST_WRITE_COPY ; diode_running ; CLK        ;
; N/A   ; None         ; 9.175 ns   ; guess:inst4|solution[4]         ; solution[4]   ; CLK        ;
; N/A   ; None         ; 8.946 ns   ; guess:inst4|solution[2]         ; solution[2]   ; CLK        ;
; N/A   ; None         ; 8.848 ns   ; guess:inst4|solution[12]        ; solution[12]  ; CLK        ;
; N/A   ; None         ; 8.784 ns   ; guess:inst4|solution[11]        ; solution[11]  ; CLK        ;
; N/A   ; None         ; 8.776 ns   ; guess:inst4|state.ST_READ       ; diode_running ; CLK        ;
; N/A   ; None         ; 8.679 ns   ; rs232out:inst1|R_data[0]        ; Tx            ; CLK        ;
; N/A   ; None         ; 8.285 ns   ; guess:inst4|inf                 ; diode_inf     ; CLK        ;
+-------+--------------+------------+---------------------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+--------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------------------------+----------+
; N/A           ; None        ; -3.200 ns ; button       ; guess:inst4|state.BUTTON_PRESSED  ; CLK      ;
; N/A           ; None        ; -3.509 ns ; button       ; guess:inst4|state.BUTTON_RELEASED ; CLK      ;
; N/A           ; None        ; -3.710 ns ; switches[3]  ; busToRS232:inst2|R_32[3]          ; CLK      ;
; N/A           ; None        ; -3.820 ns ; RX           ; rs232in:inst|state.WAIT_1P5B      ; CLK      ;
; N/A           ; None        ; -3.824 ns ; RX           ; rs232in:inst|state.WAIT_StartBit  ; CLK      ;
; N/A           ; None        ; -4.011 ns ; switches[0]  ; busToRS232:inst2|R_32[0]          ; CLK      ;
; N/A           ; None        ; -4.031 ns ; switches[1]  ; busToRS232:inst2|R_32[1]          ; CLK      ;
; N/A           ; None        ; -4.219 ns ; RX           ; rs232in:inst|R_sh[7]              ; CLK      ;
; N/A           ; None        ; -4.351 ns ; switches[6]  ; busToRS232:inst2|R_32[6]          ; CLK      ;
; N/A           ; None        ; -4.429 ns ; switches[7]  ; busToRS232:inst2|R_32[7]          ; CLK      ;
; N/A           ; None        ; -4.441 ns ; switches[4]  ; busToRS232:inst2|R_32[4]          ; CLK      ;
; N/A           ; None        ; -4.511 ns ; switches[5]  ; busToRS232:inst2|R_32[5]          ; CLK      ;
; N/A           ; None        ; -4.662 ns ; button       ; guess:inst4|state.MLOOP           ; CLK      ;
; N/A           ; None        ; -4.688 ns ; switches[2]  ; busToRS232:inst2|R_32[2]          ; CLK      ;
; N/A           ; None        ; -5.206 ns ; switches[9]  ; busToRS232:inst2|R_32[9]          ; CLK      ;
; N/A           ; None        ; -5.278 ns ; button       ; guess:inst4|state.START_GAME      ; CLK      ;
; N/A           ; None        ; -5.280 ns ; button       ; guess:inst4|state.ST_WRITE_COPY   ; CLK      ;
; N/A           ; None        ; -5.315 ns ; switches[12] ; busToRS232:inst2|R_32[12]         ; CLK      ;
; N/A           ; None        ; -5.396 ns ; switches[8]  ; busToRS232:inst2|R_32[8]          ; CLK      ;
; N/A           ; None        ; -5.627 ns ; switches[13] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -5.665 ns ; switches[12] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -5.714 ns ; switches[9]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -5.754 ns ; switches[10] ; busToRS232:inst2|R_32[10]         ; CLK      ;
; N/A           ; None        ; -5.756 ns ; switches[15] ; busToRS232:inst2|R_32[15]         ; CLK      ;
; N/A           ; None        ; -5.917 ns ; switches[11] ; busToRS232:inst2|R_32[11]         ; CLK      ;
; N/A           ; None        ; -6.156 ns ; switches[17] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.204 ns ; switches[9]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.229 ns ; switches[12] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.244 ns ; switches[16] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.263 ns ; switches[9]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.271 ns ; switches[9]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.272 ns ; switches[9]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.293 ns ; switches[4]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.340 ns ; switches[15] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.372 ns ; switches[14] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.399 ns ; switches[17] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.400 ns ; switches[17] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.407 ns ; switches[13] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.442 ns ; switches[10] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.467 ns ; switches[14] ; busToRS232:inst2|R_32[14]         ; CLK      ;
; N/A           ; None        ; -6.474 ns ; switches[0]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.492 ns ; switches[16] ; busToRS232:inst2|R_32[16]         ; CLK      ;
; N/A           ; None        ; -6.495 ns ; switches[16] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.497 ns ; switches[17] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -6.501 ns ; switches[12] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.526 ns ; switches[3]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.543 ns ; switches[2]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.549 ns ; switches[15] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.582 ns ; switches[11] ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.592 ns ; switches[9]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -6.619 ns ; switches[15] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.620 ns ; switches[15] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.624 ns ; switches[14] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.630 ns ; switches[17] ; busToRS232:inst2|R_32[17]         ; CLK      ;
; N/A           ; None        ; -6.642 ns ; switches[14] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.663 ns ; switches[13] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.687 ns ; switches[13] ; busToRS232:inst2|R_32[13]         ; CLK      ;
; N/A           ; None        ; -6.704 ns ; switches[8]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.707 ns ; switches[3]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.707 ns ; switches[15] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -6.716 ns ; switches[17] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.723 ns ; switches[6]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.726 ns ; switches[0]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.743 ns ; switches[3]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.746 ns ; switches[10] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.748 ns ; switches[10] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.753 ns ; switches[3]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -6.797 ns ; switches[3]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.800 ns ; switches[0]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.855 ns ; switches[8]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.856 ns ; switches[8]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.859 ns ; switches[4]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.867 ns ; switches[15] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.887 ns ; switches[2]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.896 ns ; switches[12] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.897 ns ; switches[12] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.904 ns ; switches[5]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.922 ns ; switches[8]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -6.935 ns ; switches[4]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.937 ns ; switches[7]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -6.963 ns ; switches[13] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -6.964 ns ; switches[13] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -6.994 ns ; switches[1]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.994 ns ; switches[8]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -6.996 ns ; switches[17] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.014 ns ; switches[7]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.043 ns ; switches[1]  ; guess:inst4|state.ST_INF          ; CLK      ;
; N/A           ; None        ; -7.052 ns ; switches[5]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.053 ns ; switches[5]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.068 ns ; switches[11] ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -7.068 ns ; switches[16] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.126 ns ; switches[3]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.144 ns ; switches[7]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -7.158 ns ; switches[5]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.165 ns ; switches[1]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.166 ns ; switches[1]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.167 ns ; switches[10] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.168 ns ; switches[10] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.182 ns ; switches[16] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.183 ns ; switches[16] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.203 ns ; switches[5]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -7.259 ns ; switches[14] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.260 ns ; switches[14] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.282 ns ; switches[6]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -7.287 ns ; switches[16] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.293 ns ; switches[10] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.316 ns ; switches[2]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.364 ns ; switches[8]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.402 ns ; switches[11] ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.412 ns ; switches[0]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.413 ns ; switches[0]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.431 ns ; switches[12] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.472 ns ; switches[6]  ; guess:inst4|state.ST_WIN          ; CLK      ;
; N/A           ; None        ; -7.482 ns ; switches[13] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.507 ns ; switches[4]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.508 ns ; switches[4]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.518 ns ; switches[2]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.519 ns ; switches[2]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.556 ns ; switches[5]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.569 ns ; switches[1]  ; guess:inst4|state.ST_SUP          ; CLK      ;
; N/A           ; None        ; -7.576 ns ; switches[7]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.577 ns ; switches[7]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.649 ns ; switches[1]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.668 ns ; switches[7]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.747 ns ; switches[6]  ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.748 ns ; switches[6]  ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -7.787 ns ; switches[14] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.792 ns ; switches[4]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.842 ns ; switches[2]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.898 ns ; switches[0]  ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -7.930 ns ; switches[11] ; guess:inst4|inf                   ; CLK      ;
; N/A           ; None        ; -7.931 ns ; switches[11] ; guess:inst4|state.ST_READ         ; CLK      ;
; N/A           ; None        ; -8.225 ns ; switches[11] ; guess:inst4|sup                   ; CLK      ;
; N/A           ; None        ; -8.238 ns ; switches[6]  ; guess:inst4|sup                   ; CLK      ;
+---------------+-------------+-----------+--------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Jun 15 16:16:12 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 100.45 MHz between source register "racine:inst10|i[1]~_Duplicate_2" and destination register "guess:inst4|data[23]" (period= 9.955 ns)
    Info: + Longest register to register delay is 9.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X74_Y22_N11; Fanout = 4; REG Node = 'racine:inst10|i[1]~_Duplicate_2'
        Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X74_Y22_N10; Fanout = 2; COMB Node = 'racine:inst10|Add1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X74_Y22_N12; Fanout = 2; COMB Node = 'racine:inst10|Add1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.973 ns; Loc. = LCCOMB_X74_Y22_N14; Fanout = 2; COMB Node = 'racine:inst10|Add1~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.044 ns; Loc. = LCCOMB_X74_Y22_N16; Fanout = 2; COMB Node = 'racine:inst10|Add1~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.115 ns; Loc. = LCCOMB_X74_Y22_N18; Fanout = 2; COMB Node = 'racine:inst10|Add1~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.186 ns; Loc. = LCCOMB_X74_Y22_N20; Fanout = 2; COMB Node = 'racine:inst10|Add1~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.257 ns; Loc. = LCCOMB_X74_Y22_N22; Fanout = 2; COMB Node = 'racine:inst10|Add1~13'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.328 ns; Loc. = LCCOMB_X74_Y22_N24; Fanout = 2; COMB Node = 'racine:inst10|Add1~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.399 ns; Loc. = LCCOMB_X74_Y22_N26; Fanout = 2; COMB Node = 'racine:inst10|Add1~17'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.809 ns; Loc. = LCCOMB_X74_Y22_N28; Fanout = 31; COMB Node = 'racine:inst10|Add1~18'
        Info: 12: + IC(0.684 ns) + CELL(2.679 ns) = 5.172 ns; Loc. = DSPMULT_X73_Y22_N0; Fanout = 1; COMB Node = 'racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_mult1~DATAOUT13'
        Info: 13: + IC(0.000 ns) + CELL(0.224 ns) = 5.396 ns; Loc. = DSPOUT_X73_Y22_N2; Fanout = 1; COMB Node = 'racine:inst10|lpm_mult:Mult0|mult_d8t:auto_generated|mac_out2~DATAOUT13'
        Info: 14: + IC(0.673 ns) + CELL(0.275 ns) = 6.344 ns; Loc. = LCCOMB_X71_Y22_N2; Fanout = 1; COMB Node = 'racine:inst10|Equal0~7'
        Info: 15: + IC(0.245 ns) + CELL(0.393 ns) = 6.982 ns; Loc. = LCCOMB_X71_Y22_N14; Fanout = 1; COMB Node = 'racine:inst10|Equal0~9'
        Info: 16: + IC(0.250 ns) + CELL(0.393 ns) = 7.625 ns; Loc. = LCCOMB_X71_Y22_N18; Fanout = 2; COMB Node = 'racine:inst10|Equal0~15'
        Info: 17: + IC(0.456 ns) + CELL(0.393 ns) = 8.474 ns; Loc. = LCCOMB_X70_Y22_N0; Fanout = 2; COMB Node = 'guess:inst4|data[12]~13'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.545 ns; Loc. = LCCOMB_X70_Y22_N2; Fanout = 2; COMB Node = 'guess:inst4|data[13]~15'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.616 ns; Loc. = LCCOMB_X70_Y22_N4; Fanout = 2; COMB Node = 'guess:inst4|data[14]~17'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.687 ns; Loc. = LCCOMB_X70_Y22_N6; Fanout = 2; COMB Node = 'guess:inst4|data[15]~19'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.758 ns; Loc. = LCCOMB_X70_Y22_N8; Fanout = 2; COMB Node = 'guess:inst4|data[16]~21'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.829 ns; Loc. = LCCOMB_X70_Y22_N10; Fanout = 2; COMB Node = 'guess:inst4|data[17]~23'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.900 ns; Loc. = LCCOMB_X70_Y22_N12; Fanout = 2; COMB Node = 'guess:inst4|data[18]~25'
        Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 9.059 ns; Loc. = LCCOMB_X70_Y22_N14; Fanout = 2; COMB Node = 'guess:inst4|data[19]~27'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.130 ns; Loc. = LCCOMB_X70_Y22_N16; Fanout = 2; COMB Node = 'guess:inst4|data[20]~29'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.201 ns; Loc. = LCCOMB_X70_Y22_N18; Fanout = 2; COMB Node = 'guess:inst4|data[21]~31'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.272 ns; Loc. = LCCOMB_X70_Y22_N20; Fanout = 1; COMB Node = 'guess:inst4|data[22]~33'
        Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 9.682 ns; Loc. = LCCOMB_X70_Y22_N22; Fanout = 1; COMB Node = 'guess:inst4|data[23]~34'
        Info: 29: + IC(0.000 ns) + CELL(0.084 ns) = 9.766 ns; Loc. = LCFF_X70_Y22_N23; Fanout = 1; REG Node = 'guess:inst4|data[23]'
        Info: Total cell delay = 7.129 ns ( 73.00 % )
        Info: Total interconnect delay = 2.637 ns ( 27.00 % )
    Info: - Smallest clock skew is 0.025 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.235 ns) + CELL(0.537 ns) = 2.843 ns; Loc. = LCFF_X70_Y22_N23; Fanout = 1; REG Node = 'guess:inst4|data[23]'
            Info: Total cell delay = 1.496 ns ( 52.62 % )
            Info: Total interconnect delay = 1.347 ns ( 47.38 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.818 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.210 ns) + CELL(0.537 ns) = 2.818 ns; Loc. = LCFF_X74_Y22_N11; Fanout = 4; REG Node = 'racine:inst10|i[1]~_Duplicate_2'
            Info: Total cell delay = 1.496 ns ( 53.09 % )
            Info: Total interconnect delay = 1.322 ns ( 46.91 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "guess:inst4|state.ST_WIN" (data pin = "switches[1]", clock pin = "CLK") is 8.543 ns
    Info: + Longest pin to register delay is 11.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'switches[1]'
        Info: 2: + IC(6.860 ns) + CELL(0.414 ns) = 8.106 ns; Loc. = LCCOMB_X69_Y22_N16; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~42'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 8.177 ns; Loc. = LCCOMB_X69_Y22_N18; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~44'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.248 ns; Loc. = LCCOMB_X69_Y22_N20; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~46'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.319 ns; Loc. = LCCOMB_X69_Y22_N22; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~48'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.390 ns; Loc. = LCCOMB_X69_Y22_N24; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~50'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.461 ns; Loc. = LCCOMB_X69_Y22_N26; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~52'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.532 ns; Loc. = LCCOMB_X69_Y22_N28; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~54'
        Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 8.678 ns; Loc. = LCCOMB_X69_Y22_N30; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~56'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.749 ns; Loc. = LCCOMB_X69_Y21_N0; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~58'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.820 ns; Loc. = LCCOMB_X69_Y21_N2; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~60'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.891 ns; Loc. = LCCOMB_X69_Y21_N4; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~62'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.962 ns; Loc. = LCCOMB_X69_Y21_N6; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~64'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.033 ns; Loc. = LCCOMB_X69_Y21_N8; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~66'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.104 ns; Loc. = LCCOMB_X69_Y21_N10; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~68'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.175 ns; Loc. = LCCOMB_X69_Y21_N12; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~70'
        Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 9.334 ns; Loc. = LCCOMB_X69_Y21_N14; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~72'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 9.744 ns; Loc. = LCCOMB_X69_Y21_N16; Fanout = 1; COMB Node = 'guess:inst4|LessThan1~73'
        Info: 19: + IC(1.194 ns) + CELL(0.378 ns) = 11.316 ns; Loc. = LCCOMB_X74_Y23_N30; Fanout = 1; COMB Node = 'guess:inst4|Selector7~0'
        Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 11.400 ns; Loc. = LCFF_X74_Y23_N31; Fanout = 1; REG Node = 'guess:inst4|state.ST_WIN'
        Info: Total cell delay = 3.346 ns ( 29.35 % )
        Info: Total interconnect delay = 8.054 ns ( 70.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X74_Y23_N31; Fanout = 1; REG Node = 'guess:inst4|state.ST_WIN'
        Info: Total cell delay = 1.496 ns ( 53.03 % )
        Info: Total interconnect delay = 1.325 ns ( 46.97 % )
Info: tco from clock "CLK" to destination pin "solution[8]" through register "guess:inst4|solution[8]" is 12.926 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.234 ns) + CELL(0.537 ns) = 2.842 ns; Loc. = LCFF_X67_Y22_N3; Fanout = 1; REG Node = 'guess:inst4|solution[8]'
        Info: Total cell delay = 1.496 ns ( 52.64 % )
        Info: Total interconnect delay = 1.346 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X67_Y22_N3; Fanout = 1; REG Node = 'guess:inst4|solution[8]'
        Info: 2: + IC(7.016 ns) + CELL(2.818 ns) = 9.834 ns; Loc. = PIN_AH3; Fanout = 0; PIN Node = 'solution[8]'
        Info: Total cell delay = 2.818 ns ( 28.66 % )
        Info: Total interconnect delay = 7.016 ns ( 71.34 % )
Info: th for register "guess:inst4|state.BUTTON_PRESSED" (data pin = "button", clock pin = "CLK") is -3.200 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 426; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X74_Y23_N3; Fanout = 4; REG Node = 'guess:inst4|state.BUTTON_PRESSED'
        Info: Total cell delay = 1.496 ns ( 53.03 % )
        Info: Total interconnect delay = 1.325 ns ( 46.97 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U29; Fanout = 4; PIN Node = 'button'
        Info: 2: + IC(5.201 ns) + CELL(0.150 ns) = 6.203 ns; Loc. = LCCOMB_X74_Y23_N2; Fanout = 1; COMB Node = 'guess:inst4|Selector4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.287 ns; Loc. = LCFF_X74_Y23_N3; Fanout = 4; REG Node = 'guess:inst4|state.BUTTON_PRESSED'
        Info: Total cell delay = 1.086 ns ( 17.27 % )
        Info: Total interconnect delay = 5.201 ns ( 82.73 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 463 megabytes
    Info: Processing ended: Wed Jun 15 16:16:13 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


