<div id="pf29" class="pf w0 h0" data-page-no="29"><div class="pc pc29 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg29.png"/><div class="t m0 x2f h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-3.<span class="_ _1a"> </span>System modules (continued)</div><div class="t m0 x45 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc1 sc0 ls0 ws0">Crossbar switch (XBS)<span class="_ _24"> </span><span class="fc0">The XBS connects bus masters and bus slaves, allowing all bus masters to access</span></div><div class="t m0 x1d h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">different bus slaves simultaneously and providing arbitration among the bus</div><div class="t m0 x1d h7 y1a9 ff2 fs4 fc0 sc0 ls0 ws0">masters when they access the same slave.</div><div class="t m0 x2c h7 y1aa ff2 fs4 fc1 sc0 ls0 ws0">Low-leakage wakeup unit (LLWU)<span class="_ _25"> </span><span class="fc0">The LLWU module allows the device to wake from low leakage power modes (LLS</span></div><div class="t m0 x1d h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">and VLLS) through various internal peripheral and external pin sources.</div><div class="t m0 x2c h7 y1ac ff2 fs4 fc1 sc0 ls0 ws0">Peripheral bridge<span class="_ _26"> </span><span class="fc0">The peripheral bridge converts the crossbar switch interface to an interface to</span></div><div class="t m0 x1d h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">access a majority of peripherals on the device.</div><div class="t m0 x2c h7 y1ae ff2 fs4 fc1 sc0 ls0 ws0">DMA multiplexer (DMAMUX)<span class="_ _27"> </span><span class="fc0">The DMA multiplexer selects from many DMA requests down to 4 for the DMA</span></div><div class="t m0 x1d h7 y1af ff2 fs4 fc0 sc0 ls0">controller.</div><div class="t m0 x2c h7 y1b0 ff2 fs4 fc1 sc0 ls0 ws0">Direct memory access (DMA) controller<span class="_ _28"> </span><span class="fc0">The DMA controller provides programmable channels with transfer control</span></div><div class="t m0 x1d h7 y1b1 ff2 fs4 fc0 sc0 ls0 ws0">descriptors for data movement via dual-address transfers for 8-, 16- and 32-bit</div><div class="t m0 x1d h7 y1b2 ff2 fs4 fc0 sc0 ls0 ws0">data values.</div><div class="t m0 x2c h7 y1b3 ff2 fs4 fc1 sc0 ls0 ws0">Computer operating properly watchdog</div><div class="t m0 x2c h7 y1b4 ff2 fs4 fc1 sc0 ls0">(WDOG)</div><div class="t m0 x1d h7 y1b3 ff2 fs4 fc0 sc0 ls0 ws0">The WDOG monitors internal system operation and forces a reset in case of</div><div class="t m0 x1d h7 y1b4 ff2 fs4 fc0 sc0 ls0 ws0">failure. It can run from an independent 1 kHz low power oscillator with a</div><div class="t m0 x1d h7 y1b5 ff2 fs4 fc0 sc0 ls0 ws0">programmable refresh window to detect deviations in program flow or system</div><div class="t m0 x1d h7 y1b6 ff2 fs4 fc0 sc0 ls0">frequency.</div><div class="t m0 x9 he y1b7 ff1 fs1 fc0 sc0 ls0 ws0">2.4.3<span class="_ _b"> </span>Memories and Memory Interfaces</div><div class="t m0 x9 hf y1b8 ff3 fs5 fc0 sc0 ls0 ws0">The following memories and memory interfaces are available on this device.</div><div class="t m0 x47 h9 y1b9 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-4.<span class="_ _1a"> </span>Memories and memory interfaces</div><div class="t m0 x45 h10 y1ba ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y1bb ff2 fs4 fc1 sc0 ls0 ws0">Flash memory<span class="_ _29"> </span><span class="fc0">Program flash memory â€” up to 128 KB of the non-volatile flash memory that can</span></div><div class="t m0 x1d h7 y1bc ff2 fs4 fc0 sc0 ls0 ws0">execute program code</div><div class="t m0 x2c h7 y1bd ff2 fs4 fc1 sc0 ls0 ws0">Flash memory controller<span class="_ _2a"> </span><span class="fc0">Manages the interface between the device and the on-chip flash memory.</span></div><div class="t m0 x2c h7 y1be ff2 fs4 fc1 sc0 ls0 ws1a5">SRAM <span class="fc0 ws0">Up to 16 KB internal system RAM.</span></div><div class="t m0 x9 he y1bf ff1 fs1 fc0 sc0 ls0 ws18f">2.4.4 Clocks</div><div class="t m0 x9 hf y1c0 ff3 fs5 fc0 sc0 ls0 ws0">The following clock modules are available on this device.</div><div class="t m0 x25 h9 y1c1 ff1 fs2 fc0 sc0 ls0 ws0">Table 2-5.<span class="_ _1a"> </span>Clock modules</div><div class="t m0 x45 h10 y1c2 ff1 fs4 fc0 sc0 ls0 ws1a1">Module Description</div><div class="t m0 x2c h7 y1c3 ff2 fs4 fc1 sc0 ls0 ws0">Multipurpose Clock Generator (MCG)<span class="_ _2b"> </span><span class="fc0">MCG module containing a frequency-locked-loop (FLL) and phase-locked-loop</span></div><div class="t m0 x1d h7 y1c4 ff2 fs4 fc0 sc0 ls0 ws0">(PLL) controlled by internal or external reference oscillator.</div><div class="t m0 x2c h7 y1c5 ff2 fs4 fc1 sc0 ls0 ws0">System oscillator<span class="_ _20"> </span><span class="fc0">The system oscillator, in conjunction with an external crystal or resonator,</span></div><div class="t m0 x1d h7 y1c6 ff2 fs4 fc0 sc0 ls0 ws0">generates a reference clock for the MCU.</div><div class="t m0 x3f h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 2 Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>41</div><a class="l" href="#pf3d" data-dest-detail='[61,"XYZ",null,622.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:675.600000px;width:90.513000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3a" data-dest-detail='[58,"XYZ",null,361.739,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:638.100000px;width:135.045000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3e" data-dest-detail='[62,"XYZ",null,265.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:611.600000px;width:68.526000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf3f" data-dest-detail='[63,"XYZ",null,305.68,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:585.100000px;width:114.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf42" data-dest-detail='[66,"XYZ",null,270.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:558.600000px;width:157.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf44" data-dest-detail='[68,"XYZ",null,621.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:521.100000px;width:155.565000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf44" data-dest-detail='[68,"XYZ",null,621.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:510.100000px;width:34.992000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",null,660.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:330.800000px;width:57.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4a" data-dest-detail='[74,"XYZ",null,385.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:304.300000px;width:96.516000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4b" data-dest-detail='[75,"XYZ",null,387.776,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:288.800000px;width:26.001000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf46" data-dest-detail='[70,"XYZ",null,580,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:131.500000px;width:149.031000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf47" data-dest-detail='[71,"XYZ",null,711.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:56.250000px;bottom:105.000000px;width:68.013000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
