$date
	Sun Oct 23 09:17:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#978031
b10001 !
1"
#978034
b10001 &
b10001 %
1$
#978035
0"
#978038
b110100 &
b110100 %
#978042
b11010 &
b11010 %
#978046
b1101 &
b1101 %
#978050
b101000 &
b101000 %
#978054
b10100 &
b10100 %
#978058
b1010 &
b1010 %
#978062
b101 &
b101 %
#978066
b10000 &
b10000 %
#978070
b1000 &
b1000 %
#978074
b100 &
b100 %
#978078
b10 &
b10 %
#978082
b1 &
b1 %
1#
#978086
b0 &
0#
b0 %
0$
#2060400
b110 !
1"
#2060402
b110 &
b110 %
1$
#2060403
0"
#2060406
b11 &
b11 %
#2060410
b1010 &
b1010 %
#2060414
b101 &
b101 %
#2060418
b10000 &
b10000 %
#2060422
b1000 &
b1000 %
#2060426
b100 &
b100 %
#2060430
b10 &
b10 %
#2060434
b1 &
b1 %
1#
#2060438
b0 &
0#
b0 %
0$
#3031683
b111 !
1"
#3031686
b111 &
b111 %
1$
#3031687
0"
#3031690
b10110 &
b10110 %
#3031694
b1011 &
b1011 %
#3031698
b100010 &
b100010 %
#3031702
b10001 &
b10001 %
#3031706
b110100 &
b110100 %
#3031710
b11010 &
b11010 %
#3031714
b1101 &
b1101 %
#3031718
b101000 &
b101000 %
#3031722
b10100 &
b10100 %
#3031726
b1010 &
b1010 %
#3031730
b101 &
b101 %
#3031734
b10000 &
b10000 %
#3031738
b1000 &
b1000 %
#3031742
b100 &
b100 %
#3031746
b10 &
b10 %
#3031750
b1 &
1#
b1 %
#3031754
b0 &
b0 %
0#
0$
#4500012
