/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_21z;
  reg [5:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [16:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[130] : in_data[110];
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[44] : celloutsig_0_1z;
  assign celloutsig_1_11z = ~((in_data[169] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[60] | in_data[50];
  assign celloutsig_0_7z = { in_data[68:60], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } == { in_data[94:86], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_17z[1:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_35z } || celloutsig_0_24z[5:1];
  assign celloutsig_0_41z = { celloutsig_0_24z[4:1], celloutsig_0_14z } || { in_data[62:53], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[185:183] || in_data[191:189];
  assign celloutsig_1_3z = celloutsig_1_2z[7:3] || in_data[109:105];
  assign celloutsig_1_2z = in_data[177:154] % { 1'h1, in_data[137:116], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_1z } * celloutsig_1_2z[22:12];
  assign celloutsig_1_8z = celloutsig_1_6z ? celloutsig_1_7z[7:5] : { celloutsig_1_5z[3:2], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_10z[3] ? { in_data[190], celloutsig_1_11z, celloutsig_1_3z } : { celloutsig_1_2z[5:4], celloutsig_1_1z };
  assign celloutsig_0_14z = - celloutsig_0_9z;
  assign celloutsig_0_17z = { celloutsig_0_5z[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z } | { in_data[44:38], celloutsig_0_1z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, in_data[87:86] };
  assign celloutsig_0_1z = & in_data[76:71];
  assign celloutsig_1_6z = celloutsig_1_5z[2] & celloutsig_1_0z;
  assign celloutsig_0_6z = in_data[64] & celloutsig_0_3z;
  assign celloutsig_1_15z = celloutsig_1_7z[15] & celloutsig_1_6z;
  assign celloutsig_0_2z = ~^ in_data[74:67];
  assign celloutsig_0_35z = ^ celloutsig_0_19z[5:1];
  assign celloutsig_1_9z = ^ in_data[112:100];
  assign celloutsig_1_5z = { in_data[189:188], celloutsig_1_1z, celloutsig_1_1z } >> celloutsig_1_2z[15:12];
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } >>> { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[5:0], celloutsig_0_6z } >>> { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_12z = { celloutsig_1_5z[2], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z } - { celloutsig_1_2z[23:16], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[161:159], celloutsig_1_6z, celloutsig_1_0z } ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_5z ^ celloutsig_1_16z[4:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_13z = in_data[49:46];
  always_latch
    if (!clkin_data[32]) celloutsig_0_19z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_14z[5:2], celloutsig_0_7z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_21z = in_data[8:4];
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_24z = { celloutsig_0_6z, celloutsig_0_21z };
  assign { out_data[130:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
