

================================================================
== Vitis HLS Report for 'rx_exh_payload_64_s'
================================================================
* Date:           Tue Aug 15 18:30:04 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.665 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2rethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2rethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2rethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibhDrop2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibhDrop2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibhDrop2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_pkgSplitTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_pkgSplitTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_pkgSplitTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exhNoShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2aethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2rethShiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rx_pkgSplitTypeFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ibhDrop2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln796 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:796]   --->   Operation 23 'specpipeline' 'specpipeline_ln796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rep_state_load = load i1 %rep_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:814]   --->   Operation 24 'load' 'rep_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%meta_route_load = load i1 %meta_route"   --->   Operation 25 'load' 'meta_route_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln814 = br i1 %rep_state_load, void %sw.bb.i, void %sw.bb1.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:814]   --->   Operation 26 'br' 'br_ln814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %rx_pkgSplitTypeFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:817]   --->   Operation 27 'nbreadreq' 'tmp_i' <Predicate = (!rep_state_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln817 = br i1 %tmp_i, void %if.end.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:817]   --->   Operation 28 'br' 'br_ln817' <Predicate = (!rep_state_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.33ns)   --->   "%rx_pkgSplitTypeFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %rx_pkgSplitTypeFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:819]   --->   Operation 29 'read' 'rx_pkgSplitTypeFifo_read' <Predicate = (!rep_state_load & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i64 %rx_pkgSplitTypeFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:819]   --->   Operation 30 'trunc' 'trunc_ln819' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %rx_pkgSplitTypeFifo_read, i32 32" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:819]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln819 = store i32 %trunc_ln819, i32 %meta_op_code" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:819]   --->   Operation 32 'store' 'store_ln819' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln819 = store i1 %tmp, i1 %meta_route" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:819]   --->   Operation 33 'store' 'store_ln819' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln820 = store i1 1, i1 %rep_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:820]   --->   Operation 34 'store' 'store_ln820' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln821 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:821]   --->   Operation 35 'br' 'br_ln821' <Predicate = (!rep_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln822 = br void %rx_exh_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:822]   --->   Operation 36 'br' 'br_ln822' <Predicate = (!rep_state_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i_159 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_ibhDrop2exhFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:824]   --->   Operation 37 'nbreadreq' 'tmp_i_159' <Predicate = (rep_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln824 = br i1 %tmp_i_159, void %if.end22.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:824]   --->   Operation 38 'br' 'br_ln824' <Predicate = (rep_state_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.33ns)   --->   "%rx_ibhDrop2exhFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_ibhDrop2exhFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:826]   --->   Operation 39 'read' 'rx_ibhDrop2exhFifo_read' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_ibhDrop2exhFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:826]   --->   Operation 40 'bitselect' 'currWord_last_V' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%meta_op_code_load = load i32 %meta_op_code" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:828]   --->   Operation 41 'load' 'meta_op_code_load' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%switch_ln55 = switch i32 %meta_op_code_load, void %if.else13.i, i32 10, void %if.then5.critedge.i, i32 6, void %if.then5.critedge.i, i32 24, void %if.then5.critedge.i, i32 25, void %if.then5.critedge.i, i32 12, void %if.then5.critedge.i, i32 29, void %if.then5.critedge.i, i32 16, void %if.then12.i, i32 15, void %if.then12.i, i32 13, void %if.then12.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_utils.cpp:55]   --->   Operation 42 'switch' 'switch_ln55' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end18.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln845 = br i1 %currWord_last_V, void %if.end21.i, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:845]   --->   Operation 44 'br' 'br_ln845' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln847 = store i1 0, i1 %rep_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:847]   --->   Operation 45 'store' 'store_ln847' <Predicate = (rep_state_load & tmp_i_159 & currWord_last_V)> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln848 = br void %if.end21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:848]   --->   Operation 46 'br' 'br_ln848' <Predicate = (rep_state_load & tmp_i_159 & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln849 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:849]   --->   Operation 47 'br' 'br_ln849' <Predicate = (rep_state_load & tmp_i_159)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln850 = br void %rx_exh_payload<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:850]   --->   Operation 48 'br' 'br_ln850' <Predicate = (rep_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 49 [1/1] (2.33ns)   --->   "%write_ln838 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2aethShiftFifo, i128 %rx_ibhDrop2exhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:838]   --->   Operation 49 'write' 'write_ln838' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 13) | (rep_state_load & tmp_i_159 & meta_op_code_load == 15) | (rep_state_load & tmp_i_159 & meta_op_code_load == 16)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln839 = br void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:839]   --->   Operation 50 'br' 'br_ln839' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 13) | (rep_state_load & tmp_i_159 & meta_op_code_load == 15) | (rep_state_load & tmp_i_159 & meta_op_code_load == 16)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln833 = trunc i128 %rx_ibhDrop2exhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:833]   --->   Operation 51 'trunc' 'trunc_ln833' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 29) | (rep_state_load & tmp_i_159 & meta_op_code_load == 12) | (rep_state_load & tmp_i_159 & meta_op_code_load == 25) | (rep_state_load & tmp_i_159 & meta_op_code_load == 24) | (rep_state_load & tmp_i_159 & meta_op_code_load == 6) | (rep_state_load & tmp_i_159 & meta_op_code_load == 10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_71_i = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i7.i73, i1 %meta_route_load, i7 0, i73 %trunc_ln833" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:833]   --->   Operation 52 'bitconcatenate' 'tmp_71_i' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 29) | (rep_state_load & tmp_i_159 & meta_op_code_load == 12) | (rep_state_load & tmp_i_159 & meta_op_code_load == 25) | (rep_state_load & tmp_i_159 & meta_op_code_load == 24) | (rep_state_load & tmp_i_159 & meta_op_code_load == 6) | (rep_state_load & tmp_i_159 & meta_op_code_load == 10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln833 = zext i81 %tmp_71_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:833]   --->   Operation 53 'zext' 'zext_ln833' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 29) | (rep_state_load & tmp_i_159 & meta_op_code_load == 12) | (rep_state_load & tmp_i_159 & meta_op_code_load == 25) | (rep_state_load & tmp_i_159 & meta_op_code_load == 24) | (rep_state_load & tmp_i_159 & meta_op_code_load == 6) | (rep_state_load & tmp_i_159 & meta_op_code_load == 10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.33ns)   --->   "%write_ln833 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2rethShiftFifo, i128 %zext_ln833" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:833]   --->   Operation 54 'write' 'write_ln833' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 29) | (rep_state_load & tmp_i_159 & meta_op_code_load == 12) | (rep_state_load & tmp_i_159 & meta_op_code_load == 25) | (rep_state_load & tmp_i_159 & meta_op_code_load == 24) | (rep_state_load & tmp_i_159 & meta_op_code_load == 6) | (rep_state_load & tmp_i_159 & meta_op_code_load == 10)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln834 = br void %if.end18.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:834]   --->   Operation 55 'br' 'br_ln834' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load == 29) | (rep_state_load & tmp_i_159 & meta_op_code_load == 12) | (rep_state_load & tmp_i_159 & meta_op_code_load == 25) | (rep_state_load & tmp_i_159 & meta_op_code_load == 24) | (rep_state_load & tmp_i_159 & meta_op_code_load == 6) | (rep_state_load & tmp_i_159 & meta_op_code_load == 10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln842 = trunc i128 %rx_ibhDrop2exhFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:842]   --->   Operation 56 'trunc' 'trunc_ln842' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29 & meta_op_code_load != 16 & meta_op_code_load != 15 & meta_op_code_load != 13)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_69_i = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i7.i73, i1 %meta_route_load, i7 0, i73 %trunc_ln842" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:842]   --->   Operation 57 'bitconcatenate' 'tmp_69_i' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29 & meta_op_code_load != 16 & meta_op_code_load != 15 & meta_op_code_load != 13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln842 = zext i81 %tmp_69_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:842]   --->   Operation 58 'zext' 'zext_ln842' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29 & meta_op_code_load != 16 & meta_op_code_load != 15 & meta_op_code_load != 13)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.33ns)   --->   "%write_ln842 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exhNoShiftFifo, i128 %zext_ln842" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:842]   --->   Operation 59 'write' 'write_ln842' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29 & meta_op_code_load != 16 & meta_op_code_load != 15 & meta_op_code_load != 13)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end17.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (rep_state_load & tmp_i_159 & meta_op_code_load != 10 & meta_op_code_load != 6 & meta_op_code_load != 24 & meta_op_code_load != 25 & meta_op_code_load != 12 & meta_op_code_load != 29 & meta_op_code_load != 16 & meta_op_code_load != 15 & meta_op_code_load != 13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rep_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ meta_route]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_pkgSplitTypeFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ meta_op_code]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_ibhDrop2exhFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2rethShiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exh2aethShiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rx_exhNoShiftFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln796       (specpipeline  ) [ 000]
rep_state_load           (load          ) [ 011]
meta_route_load          (load          ) [ 011]
br_ln814                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 010]
br_ln817                 (br            ) [ 000]
rx_pkgSplitTypeFifo_read (read          ) [ 000]
trunc_ln819              (trunc         ) [ 000]
tmp                      (bitselect     ) [ 000]
store_ln819              (store         ) [ 000]
store_ln819              (store         ) [ 000]
store_ln820              (store         ) [ 000]
br_ln821                 (br            ) [ 000]
br_ln822                 (br            ) [ 000]
tmp_i_159                (nbreadreq     ) [ 011]
br_ln824                 (br            ) [ 000]
rx_ibhDrop2exhFifo_read  (read          ) [ 011]
currWord_last_V          (bitselect     ) [ 010]
meta_op_code_load        (load          ) [ 011]
switch_ln55              (switch        ) [ 000]
br_ln0                   (br            ) [ 000]
br_ln845                 (br            ) [ 000]
store_ln847              (store         ) [ 000]
br_ln848                 (br            ) [ 000]
br_ln849                 (br            ) [ 000]
br_ln850                 (br            ) [ 000]
write_ln838              (write         ) [ 000]
br_ln839                 (br            ) [ 000]
trunc_ln833              (trunc         ) [ 000]
tmp_71_i                 (bitconcatenate) [ 000]
zext_ln833               (zext          ) [ 000]
write_ln833              (write         ) [ 000]
br_ln834                 (br            ) [ 000]
trunc_ln842              (trunc         ) [ 000]
tmp_69_i                 (bitconcatenate) [ 000]
zext_ln842               (zext          ) [ 000]
write_ln842              (write         ) [ 000]
br_ln0                   (br            ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rep_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rep_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="meta_route">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_route"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rx_pkgSplitTypeFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_pkgSplitTypeFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="meta_op_code">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="meta_op_code"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rx_ibhDrop2exhFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ibhDrop2exhFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rx_exh2rethShiftFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2rethShiftFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rx_exh2aethShiftFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exh2aethShiftFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rx_exhNoShiftFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_exhNoShiftFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i1.i7.i73"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="rx_pkgSplitTypeFifo_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_pkgSplitTypeFifo_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_i_159_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_159/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rx_ibhDrop2exhFifo_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_ibhDrop2exhFifo_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln838_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="0" index="2" bw="128" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln838/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln833_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="128" slack="0"/>
<pin id="112" dir="0" index="2" bw="81" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln833/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln842_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="81" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln842/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="rep_state_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_state_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="meta_route_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_route_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln819_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln819/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln819_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln819/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln819_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln819/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln820_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln820/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="currWord_last_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="128" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="meta_op_code_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="meta_op_code_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln847_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln847/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln833_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="128" slack="1"/>
<pin id="181" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln833/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_71_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="81" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="73" slack="0"/>
<pin id="187" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71_i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln833_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="81" slack="0"/>
<pin id="193" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln833/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln842_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="1"/>
<pin id="198" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln842/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_69_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="81" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="73" slack="0"/>
<pin id="204" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln842_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="81" slack="0"/>
<pin id="210" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln842/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="rep_state_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rep_state_load "/>
</bind>
</comp>

<comp id="217" class="1005" name="meta_route_load_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="meta_route_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_i_159_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_159 "/>
</bind>
</comp>

<comp id="230" class="1005" name="rx_ibhDrop2exhFifo_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="1"/>
<pin id="232" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="rx_ibhDrop2exhFifo_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="meta_op_code_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="meta_op_code_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="82" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="135" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="96" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="194"><net_src comp="182" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="72" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="199" pin=3"/></net>

<net id="211"><net_src comp="199" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="216"><net_src comp="123" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="127" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="229"><net_src comp="88" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="96" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="243"><net_src comp="169" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rep_state | {1 }
	Port: meta_route | {1 }
	Port: meta_op_code | {1 }
	Port: rx_exh2rethShiftFifo | {2 }
	Port: rx_exh2aethShiftFifo | {2 }
	Port: rx_exhNoShiftFifo | {2 }
 - Input state : 
	Port: rx_exh_payload<64> : rep_state | {1 }
	Port: rx_exh_payload<64> : meta_route | {1 }
	Port: rx_exh_payload<64> : rx_pkgSplitTypeFifo | {1 }
	Port: rx_exh_payload<64> : meta_op_code | {1 }
	Port: rx_exh_payload<64> : rx_ibhDrop2exhFifo | {1 }
  - Chain level:
	State 1
		br_ln814 : 1
		store_ln819 : 1
		store_ln819 : 1
		switch_ln55 : 1
		br_ln845 : 1
	State 2
		tmp_71_i : 1
		zext_ln833 : 2
		write_ln833 : 3
		tmp_69_i : 1
		zext_ln842 : 2
		write_ln842 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|
| Operation|           Functional Unit           |
|----------|-------------------------------------|
| nbreadreq|        tmp_i_nbreadreq_fu_74        |
|          |      tmp_i_159_nbreadreq_fu_88      |
|----------|-------------------------------------|
|   read   | rx_pkgSplitTypeFifo_read_read_fu_82 |
|          |  rx_ibhDrop2exhFifo_read_read_fu_96 |
|----------|-------------------------------------|
|          |       write_ln838_write_fu_102      |
|   write  |       write_ln833_write_fu_109      |
|          |       write_ln842_write_fu_116      |
|----------|-------------------------------------|
|          |          trunc_ln819_fu_131         |
|   trunc  |          trunc_ln833_fu_179         |
|          |          trunc_ln842_fu_196         |
|----------|-------------------------------------|
| bitselect|              tmp_fu_135             |
|          |        currWord_last_V_fu_161       |
|----------|-------------------------------------|
|bitconcatenate|           tmp_71_i_fu_182           |
|          |           tmp_69_i_fu_199           |
|----------|-------------------------------------|
|   zext   |          zext_ln833_fu_191          |
|          |          zext_ln842_fu_208          |
|----------|-------------------------------------|
|   Total  |                                     |
|----------|-------------------------------------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   meta_op_code_load_reg_240   |   32   |
|    meta_route_load_reg_217    |    1   |
|     rep_state_load_reg_213    |    1   |
|rx_ibhDrop2exhFifo_read_reg_230|   128  |
|       tmp_i_159_reg_226       |    1   |
+-------------------------------+--------+
|             Total             |   163  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   163  |
+-----------+--------+
|   Total   |   163  |
+-----------+--------+
