
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003493                       # Number of seconds simulated
sim_ticks                                  3492871647                       # Number of ticks simulated
final_tick                               575023909323                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127359                       # Simulator instruction rate (inst/s)
host_op_rate                                   167275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 211397                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892520                       # Number of bytes of host memory used
host_seconds                                 16522.80                       # Real time elapsed on the host
sim_insts                                  2104325086                       # Number of instructions simulated
sim_ops                                    2763850329                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       340736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       336512                       # Number of bytes read from this memory
system.physmem.bytes_read::total               687488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       196864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            196864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2662                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2629                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5371                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1538                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1538                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1465843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     97551824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1465843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     96342504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               196826013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1465843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1465843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2931685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56361647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56361647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56361647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1465843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     97551824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1465843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     96342504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              253187660                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8376192                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2858237                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2491533                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189086                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1426114                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382685                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5776                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15872073                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2858237                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582455                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877226                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        398301                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720608                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7943853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.302741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4584305     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601331      7.57%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293453      3.69%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220906      2.78%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181986      2.29%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158579      2.00%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54652      0.69%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196197      2.47%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652444     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7943853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341233                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.894903                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623605                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       374415                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245366                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16306                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684160                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312877                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2862                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17739834                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4412                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684160                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775138                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         186444                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42159                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108645                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       147300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17182916                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71032                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        63660                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22756854                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78231785                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78231785                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7853404                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2144                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1144                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           372734                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2629018                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7266                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       189195                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16155549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776825                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17698                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4673431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12679472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7943853                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.734275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2874909     36.19%     36.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1686230     21.23%     57.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       849960     10.70%     68.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998099     12.56%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       744330      9.37%     90.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477370      6.01%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205214      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61004      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46737      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7943853                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58721     72.96%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12723     15.81%     88.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9042     11.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10810558     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109498      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360442     17.13%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495331      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776825                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644760                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80486                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005842                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35595683                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20831225                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13857311                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740940                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155609                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684160                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117195                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7928                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16157699                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2629018                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595366                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1134                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207421                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13474267                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258477                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302554                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740788                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017748                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482311                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.608639                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319184                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293754                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999220                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19703987                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.587088                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405970                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4787652                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187320                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7259693                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.566207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3424160     47.17%     47.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532453     21.11%     68.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837724     11.54%     79.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305131      4.20%     84.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261750      3.61%     87.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116240      1.60%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281020      3.87%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77150      1.06%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424065      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7259693                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424065                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22993360                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33000728                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 432339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837619                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837619                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193860                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193860                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62388287                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17447282                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18302261                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8376192                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2887008                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2349753                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194653                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1202482                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1116663                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          305551                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8629                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2884317                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15939741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2887008                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1422214                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3508634                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1043278                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        751303                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1412407                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7989163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.468652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4480529     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          307551      3.85%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          249580      3.12%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          602077      7.54%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160450      2.01%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218646      2.74%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          150375      1.88%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           87398      1.09%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1732557     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7989163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.344668                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.902982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3010737                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       738848                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3373289                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21648                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844635                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       491909                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19090278                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1464                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844635                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3231925                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         113615                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       306755                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3169287                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       322941                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18407642                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          362                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129961                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       104640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           63                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25745277                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85934080                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85934080                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15783109                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9962111                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3990                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2443                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           903139                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1731844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       895846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17839                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       357046                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17378198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13783034                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28508                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5987811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18435437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          850                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7989163                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.725216                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888292                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2894444     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1666308     20.86%     57.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1116622     13.98%     71.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808211     10.12%     81.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       696152      8.71%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       366594      4.59%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       311401      3.90%     98.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62583      0.78%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66848      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7989163                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81775     69.81%     69.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17906     15.29%     85.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17448     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11459512     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192322      1.40%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1538      0.01%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1378366     10.00%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       751296      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13783034                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.645501                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             117132                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008498                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35700865                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23370187                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13429138                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13900166                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        52989                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       686744                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844635                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          65724                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7704                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17382191                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1731844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       895846                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2425                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       228726                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13564705                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1289974                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       218323                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2023606                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1911664                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            733632                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.619436                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13438532                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13429138                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8732265                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24808373                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.603251                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351989                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9248088                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11366518                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6015723                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       197859                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7144528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.590940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.131601                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2876600     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1931813     27.04%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       778727     10.90%     78.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       448823      6.28%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       359090      5.03%     89.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       151615      2.12%     91.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179612      2.51%     94.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87309      1.22%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       330939      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7144528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9248088                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11366518                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1715088                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045096                       # Number of loads committed
system.switch_cpus1.commit.membars               1562                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1630337                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10244803                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231713                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       330939                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24195674                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35609730                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 387029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9248088                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11366518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9248088                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.905721                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.905721                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.104092                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.104092                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61023547                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18556036                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17602012                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3136                       # number of misc regfile writes
system.l20.replacements                          2704                       # number of replacements
system.l20.tagsinuse                      1023.498240                       # Cycle average of tags in use
system.l20.total_refs                           19879                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3728                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.332350                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.107855                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.124225                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   711.148435                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           292.117724                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008894                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010864                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.694481                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.285271                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999510                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2751                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2754                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             592                       # number of Writeback hits
system.l20.Writeback_hits::total                  592                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2775                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2778                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2775                       # number of overall hits
system.l20.overall_hits::total                   2778                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2662                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2702                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2662                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2702                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2662                       # number of overall misses
system.l20.overall_misses::total                 2702                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5046698                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    266116334                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      271163032                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5046698                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    266116334                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       271163032                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5046698                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    266116334                       # number of overall miss cycles
system.l20.overall_miss_latency::total      271163032                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5413                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5456                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          592                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              592                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5480                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5480                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.491779                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.495235                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.489608                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.493066                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.489608                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.493066                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 126167.450000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99968.570248                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100356.414508                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 126167.450000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99968.570248                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100356.414508                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 126167.450000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99968.570248                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100356.414508                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 351                       # number of writebacks
system.l20.writebacks::total                      351                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2662                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2702                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2662                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2702                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2662                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2702                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4744911                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    246132808                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    250877719                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4744911                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    246132808                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    250877719                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4744911                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    246132808                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    250877719                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.491779                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.495235                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.489608                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.493066                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.489608                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.493066                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118622.775000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92461.610819                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92848.896743                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118622.775000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92461.610819                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92848.896743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118622.775000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92461.610819                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92848.896743                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2678                       # number of replacements
system.l21.tagsinuse                      1023.021186                       # Cycle average of tags in use
system.l21.total_refs                           35036                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3702                       # Sample count of references to valid blocks.
system.l21.avg_refs                          9.464073                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.834531                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.493123                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   703.730630                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           293.962901                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015463                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009271                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.687237                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.287073                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999044                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2557                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2558                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1714                       # number of Writeback hits
system.l21.Writeback_hits::total                 1714                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2605                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2606                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2605                       # number of overall hits
system.l21.overall_hits::total                   2606                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2629                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2669                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2629                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2669                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2629                       # number of overall misses
system.l21.overall_misses::total                 2669                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6099355                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    265975652                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      272075007                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6099355                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    265975652                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       272075007                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6099355                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    265975652                       # number of overall miss cycles
system.l21.overall_miss_latency::total      272075007                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5186                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5227                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1714                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1714                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5234                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5275                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5234                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5275                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.506942                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.510618                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.502293                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.505972                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.502293                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.505972                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152483.875000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 101169.894256                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 101938.931060                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152483.875000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101169.894256                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 101938.931060                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152483.875000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101169.894256                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 101938.931060                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1187                       # number of writebacks
system.l21.writebacks::total                     1187                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2629                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2669                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2629                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2669                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2629                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2669                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5796246                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    245676139                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    251472385                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5796246                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    245676139                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    251472385                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5796246                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    245676139                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    251472385                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.506942                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.510618                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.502293                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.505972                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.502293                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.505972                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144906.150000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93448.512362                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 94219.702136                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144906.150000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 93448.512362                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 94219.702136                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144906.150000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 93448.512362                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 94219.702136                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.311670                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753076                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785656.106952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.943172                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.368498                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064011                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825911                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889923                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720555                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720555                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720555                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720555                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720555                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720555                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6454418                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6454418                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6454418                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6454418                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6454418                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6454418                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720608                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720608                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720608                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720608                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121781.471698                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121781.471698                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121781.471698                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121781.471698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121781.471698                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121781.471698                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5215535                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5215535                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5215535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5215535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5215535                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5215535                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121291.511628                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121291.511628                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121291.511628                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121291.511628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121291.511628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121291.511628                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249827                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39214.794836                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.509886                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.490114                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.787148                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.212852                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055384                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055384                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437586                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437586                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1110                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1110                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492970                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492970                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19026                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19026                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19096                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19096                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19096                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19096                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1522696754                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1522696754                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2203334                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2203334                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1524900088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1524900088                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1524900088                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1524900088                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074410                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512066                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512066                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009172                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000160                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80032.416378                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80032.416378                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31476.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31476.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 79854.424382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79854.424382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 79854.424382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79854.424382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          592                       # number of writebacks
system.cpu0.dcache.writebacks::total              592                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13613                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13613                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13659                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13659                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13659                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13659                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    292017622                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    292017622                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       522192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       522192                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    292539814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    292539814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    292539814                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    292539814                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 53947.463883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 53947.463883                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        21758                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        21758                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53805.373184                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53805.373184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53805.373184                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53805.373184                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.492471                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086498268                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109705.374757                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.492471                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061687                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821302                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1412352                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1412352                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1412352                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1412352                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1412352                       # number of overall hits
system.cpu1.icache.overall_hits::total        1412352                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9073056                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9073056                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9073056                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9073056                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9073056                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9073056                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1412407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1412407                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1412407                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1412407                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1412407                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1412407                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164964.654545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164964.654545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164964.654545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164964.654545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164964.654545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164964.654545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6204428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6204428                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6204428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6204428                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6204428                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6204428                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151327.512195                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151327.512195                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151327.512195                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151327.512195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151327.512195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151327.512195                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5234                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170675681                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5490                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31088.466485                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.213275                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.786725                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883646                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116354                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       978446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         978446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       666352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        666352                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1825                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1825                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1644798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1644798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1644798                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1644798                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13642                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          344                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13986                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13986                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13986                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1032122513                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1032122513                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25360415                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25360415                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1057482928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1057482928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1057482928                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1057482928                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992088                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       666696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       666696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1658784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1658784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1658784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1658784                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013751                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013751                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000516                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008431                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008431                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75657.712432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75657.712432                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 73722.136628                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73722.136628                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75610.104962                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75610.104962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75610.104962                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75610.104962                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       508742                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 84790.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1714                       # number of writebacks
system.cpu1.dcache.writebacks::total             1714                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8456                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          296                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8752                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8752                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5186                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5186                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5234                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5234                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    292711317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    292711317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1017400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1017400                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    293728717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    293728717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    293728717                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    293728717                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005227                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003155                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003155                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003155                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003155                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56442.598727                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56442.598727                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21195.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21195.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 56119.357470                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 56119.357470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 56119.357470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 56119.357470                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
