// Seed: 3329515768
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output wire id_2,
    output tri id_3,
    input tri id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output uwire id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply0 id_11
);
  assign id_2 = 1'h0;
  assign id_1 = -1'b0;
  logic id_13;
  tri0  id_14 = 1'b0;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
