
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5248:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x348000ff; valaddr_reg:x3; val_offset:15744*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15744*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5249:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x348001ff; valaddr_reg:x3; val_offset:15747*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15747*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5250:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x348003ff; valaddr_reg:x3; val_offset:15750*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15750*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5251:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x348007ff; valaddr_reg:x3; val_offset:15753*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15753*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5252:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34800fff; valaddr_reg:x3; val_offset:15756*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15756*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5253:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34801fff; valaddr_reg:x3; val_offset:15759*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15759*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5254:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34803fff; valaddr_reg:x3; val_offset:15762*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15762*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5255:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34807fff; valaddr_reg:x3; val_offset:15765*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15765*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5256:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3480ffff; valaddr_reg:x3; val_offset:15768*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15768*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5257:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3481ffff; valaddr_reg:x3; val_offset:15771*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15771*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5258:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3483ffff; valaddr_reg:x3; val_offset:15774*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15774*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5259:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3487ffff; valaddr_reg:x3; val_offset:15777*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15777*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5260:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x348fffff; valaddr_reg:x3; val_offset:15780*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15780*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5261:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x349fffff; valaddr_reg:x3; val_offset:15783*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15783*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5262:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34bfffff; valaddr_reg:x3; val_offset:15786*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15786*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5263:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34c00000; valaddr_reg:x3; val_offset:15789*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15789*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5264:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34e00000; valaddr_reg:x3; val_offset:15792*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15792*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5265:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34f00000; valaddr_reg:x3; val_offset:15795*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15795*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5266:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34f80000; valaddr_reg:x3; val_offset:15798*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15798*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5267:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fc0000; valaddr_reg:x3; val_offset:15801*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15801*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5268:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fe0000; valaddr_reg:x3; val_offset:15804*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15804*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5269:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ff0000; valaddr_reg:x3; val_offset:15807*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15807*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5270:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ff8000; valaddr_reg:x3; val_offset:15810*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15810*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5271:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffc000; valaddr_reg:x3; val_offset:15813*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15813*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5272:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffe000; valaddr_reg:x3; val_offset:15816*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15816*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5273:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fff000; valaddr_reg:x3; val_offset:15819*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15819*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5274:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fff800; valaddr_reg:x3; val_offset:15822*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15822*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5275:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffc00; valaddr_reg:x3; val_offset:15825*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15825*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5276:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffe00; valaddr_reg:x3; val_offset:15828*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15828*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5277:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffff00; valaddr_reg:x3; val_offset:15831*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15831*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5278:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffff80; valaddr_reg:x3; val_offset:15834*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15834*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5279:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffffc0; valaddr_reg:x3; val_offset:15837*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15837*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5280:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffffe0; valaddr_reg:x3; val_offset:15840*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15840*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5281:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffff0; valaddr_reg:x3; val_offset:15843*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15843*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5282:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffff8; valaddr_reg:x3; val_offset:15846*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15846*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5283:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffffc; valaddr_reg:x3; val_offset:15849*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15849*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5284:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34fffffe; valaddr_reg:x3; val_offset:15852*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15852*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5285:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x69 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x34ffffff; valaddr_reg:x3; val_offset:15855*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15855*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5286:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3f800001; valaddr_reg:x3; val_offset:15858*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15858*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5287:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3f800003; valaddr_reg:x3; val_offset:15861*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15861*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5288:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3f800007; valaddr_reg:x3; val_offset:15864*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15864*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5289:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3f999999; valaddr_reg:x3; val_offset:15867*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15867*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5290:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:15870*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15870*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5291:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:15873*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15873*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5292:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:15876*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15876*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5293:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:15879*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15879*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5294:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:15882*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15882*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5295:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:15885*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15885*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5296:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:15888*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15888*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5297:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:15891*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15891*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5298:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:15894*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15894*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5299:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:15897*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15897*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5300:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:15900*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15900*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5301:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x3f2542 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x2b6df8 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dbf2542; op2val:0x12b6df8;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:15903*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15903*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5302:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74800000; valaddr_reg:x3; val_offset:15906*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15906*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5303:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74800001; valaddr_reg:x3; val_offset:15909*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15909*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5304:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74800003; valaddr_reg:x3; val_offset:15912*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15912*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5305:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74800007; valaddr_reg:x3; val_offset:15915*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15915*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5306:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7480000f; valaddr_reg:x3; val_offset:15918*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15918*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5307:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7480001f; valaddr_reg:x3; val_offset:15921*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15921*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5308:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7480003f; valaddr_reg:x3; val_offset:15924*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15924*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5309:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7480007f; valaddr_reg:x3; val_offset:15927*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15927*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5310:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x748000ff; valaddr_reg:x3; val_offset:15930*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15930*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5311:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x748001ff; valaddr_reg:x3; val_offset:15933*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15933*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5312:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x748003ff; valaddr_reg:x3; val_offset:15936*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15936*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5313:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x748007ff; valaddr_reg:x3; val_offset:15939*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15939*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5314:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74800fff; valaddr_reg:x3; val_offset:15942*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15942*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5315:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74801fff; valaddr_reg:x3; val_offset:15945*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15945*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5316:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74803fff; valaddr_reg:x3; val_offset:15948*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15948*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5317:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74807fff; valaddr_reg:x3; val_offset:15951*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15951*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5318:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7480ffff; valaddr_reg:x3; val_offset:15954*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15954*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5319:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7481ffff; valaddr_reg:x3; val_offset:15957*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15957*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5320:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7483ffff; valaddr_reg:x3; val_offset:15960*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15960*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5321:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7487ffff; valaddr_reg:x3; val_offset:15963*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15963*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5322:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x748fffff; valaddr_reg:x3; val_offset:15966*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15966*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5323:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x749fffff; valaddr_reg:x3; val_offset:15969*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15969*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5324:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74bfffff; valaddr_reg:x3; val_offset:15972*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15972*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5325:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74c00000; valaddr_reg:x3; val_offset:15975*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15975*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5326:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74e00000; valaddr_reg:x3; val_offset:15978*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15978*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5327:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74f00000; valaddr_reg:x3; val_offset:15981*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15981*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5328:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74f80000; valaddr_reg:x3; val_offset:15984*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15984*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5329:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fc0000; valaddr_reg:x3; val_offset:15987*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15987*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5330:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fe0000; valaddr_reg:x3; val_offset:15990*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15990*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5331:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ff0000; valaddr_reg:x3; val_offset:15993*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15993*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5332:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ff8000; valaddr_reg:x3; val_offset:15996*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15996*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5333:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffc000; valaddr_reg:x3; val_offset:15999*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 15999*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5334:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffe000; valaddr_reg:x3; val_offset:16002*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16002*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5335:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fff000; valaddr_reg:x3; val_offset:16005*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16005*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5336:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fff800; valaddr_reg:x3; val_offset:16008*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16008*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5337:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffc00; valaddr_reg:x3; val_offset:16011*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16011*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5338:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffe00; valaddr_reg:x3; val_offset:16014*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16014*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5339:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffff00; valaddr_reg:x3; val_offset:16017*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16017*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5340:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffff80; valaddr_reg:x3; val_offset:16020*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16020*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5341:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffffc0; valaddr_reg:x3; val_offset:16023*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16023*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5342:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffffe0; valaddr_reg:x3; val_offset:16026*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16026*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5343:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffff0; valaddr_reg:x3; val_offset:16029*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16029*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5344:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffff8; valaddr_reg:x3; val_offset:16032*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16032*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5345:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffffc; valaddr_reg:x3; val_offset:16035*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16035*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5346:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74fffffe; valaddr_reg:x3; val_offset:16038*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16038*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5347:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xe9 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x74ffffff; valaddr_reg:x3; val_offset:16041*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16041*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5348:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f000001; valaddr_reg:x3; val_offset:16044*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16044*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5349:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f000003; valaddr_reg:x3; val_offset:16047*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16047*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5350:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f000007; valaddr_reg:x3; val_offset:16050*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16050*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5351:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f199999; valaddr_reg:x3; val_offset:16053*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16053*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5352:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f249249; valaddr_reg:x3; val_offset:16056*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16056*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5353:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f333333; valaddr_reg:x3; val_offset:16059*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16059*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5354:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:16062*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16062*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5355:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:16065*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16065*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5356:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f444444; valaddr_reg:x3; val_offset:16068*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16068*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5357:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:16071*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16071*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5358:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:16074*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16074*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5359:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f666666; valaddr_reg:x3; val_offset:16077*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16077*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5360:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:16080*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16080*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5361:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:16083*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16083*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5362:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:16086*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16086*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5363:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x405ccb and fs2 == 0 and fe2 == 0x82 and fm2 == 0x2a5855 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc05ccb; op2val:0x412a5855;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:16089*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16089*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5364:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:16092*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16092*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5365:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:16095*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16095*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5366:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:16098*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16098*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5367:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:16101*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16101*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5368:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:16104*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16104*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5369:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:16107*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16107*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5370:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:16110*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16110*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5371:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:16113*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16113*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5372:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:16116*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16116*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5373:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:16119*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16119*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5374:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:16122*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16122*0 + 3*41*FLEN/8, x4, x1, x2)

inst_5375:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x433d56 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dc33d56; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:16125*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16125*0 + 3*41*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880804095,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880804351,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880804863,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880805887,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880807935,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880812031,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880820223,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880836607,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880869375,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(880934911,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(881065983,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(881328127,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(881852415,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(882900991,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(884998143,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(884998144,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(887095296,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(888143872,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(888668160,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(888930304,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889061376,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889126912,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889159680,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889176064,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889184256,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889188352,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889190400,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889191424,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889191936,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192192,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192320,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192384,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192416,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192432,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192440,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192444,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192446,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(889192447,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2109678914,32,FLEN)
NAN_BOXED(19623416,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545664,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545665,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545667,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545671,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545679,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545695,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545727,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545791,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954545919,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954546175,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954546687,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954547711,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954549759,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954553855,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954562047,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954578431,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954611199,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954676735,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1954807807,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1955069951,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1955594239,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1956642815,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1958739967,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1958739968,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1960837120,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1961885696,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962409984,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962672128,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962803200,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962868736,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962901504,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962917888,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962926080,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962930176,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962932224,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962933248,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962933760,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934016,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934144,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934208,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934240,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934256,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934264,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934268,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934270,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(1962934271,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2109758667,32,FLEN)
NAN_BOXED(1093294165,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2109947222,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
