# Cordic-algorithm-with-pipeline
This is my FPGA course project with VHDL
