// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/25/2022 15:10:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top_module (
	clk_50,
	enable_vga,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS);
input 	clk_50;
input 	enable_vga;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_VS;
output 	VGA_HS;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable_vga	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk_50~input_o ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \clk_divider|altpll_component|auto_generated|fb_clkin ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \enable_vga~input_o ;
wire \HC|Add0~37_sumout ;
wire \HC|Add0~22 ;
wire \HC|Add0~25_sumout ;
wire \HC|LessThan0~0_combout ;
wire \HC|LessThan0~1_combout ;
wire \HC|Add0~38 ;
wire \HC|Add0~33_sumout ;
wire \HC|Add0~34 ;
wire \HC|Add0~29_sumout ;
wire \HC|Add0~30 ;
wire \HC|Add0~9_sumout ;
wire \HC|Add0~10 ;
wire \HC|Add0~13_sumout ;
wire \HC|Add0~14 ;
wire \HC|Add0~17_sumout ;
wire \HC|Add0~18 ;
wire \HC|Add0~1_sumout ;
wire \HC|Add0~2 ;
wire \HC|Add0~5_sumout ;
wire \HC|Add0~6 ;
wire \HC|Add0~21_sumout ;
wire \IR|always0~1_combout ;
wire \VC|Add0~37_sumout ;
wire \VC|Add0~22 ;
wire \VC|Add0~5_sumout ;
wire \HC|enable_v_counter~q ;
wire \VC|Add0~6 ;
wire \VC|Add0~1_sumout ;
wire \VC|LessThan0~0_combout ;
wire \VC|v_counter[3]~DUPLICATE_q ;
wire \VC|Add0~2 ;
wire \VC|Add0~25_sumout ;
wire \VC|LessThan0~1_combout ;
wire \VC|LessThan0~2_combout ;
wire \VC|Add0~38 ;
wire \VC|Add0~33_sumout ;
wire \VC|Add0~34 ;
wire \VC|Add0~29_sumout ;
wire \VC|Add0~30 ;
wire \VC|Add0~13_sumout ;
wire \VC|Add0~14 ;
wire \VC|Add0~9_sumout ;
wire \VC|Add0~10 ;
wire \VC|Add0~17_sumout ;
wire \VC|Add0~18 ;
wire \VC|Add0~21_sumout ;
wire \VC|v_counter[9]~DUPLICATE_q ;
wire \RAM_C|LessThan4~0_combout ;
wire \RAM_C|Add0~13_sumout ;
wire \IR|always0~0_combout ;
wire \RAM_C|Q~1_combout ;
wire \RAM_C|Add0~14 ;
wire \RAM_C|Add0~17_sumout ;
wire \RAM_C|LessThan4~1_combout ;
wire \RAM_C|Q[4]~0_combout ;
wire \RAM_C|Add0~18 ;
wire \RAM_C|Add0~21_sumout ;
wire \RAM_C|Add0~22 ;
wire \RAM_C|Add0~25_sumout ;
wire \RAM_C|Add0~26 ;
wire \RAM_C|Add0~29_sumout ;
wire \RAM_C|Add0~30 ;
wire \RAM_C|Add0~33_sumout ;
wire \RAM_C|Add0~34 ;
wire \RAM_C|Add0~37_sumout ;
wire \RAM_C|Add0~38 ;
wire \RAM_C|Add0~41_sumout ;
wire \RAM_C|Add0~42 ;
wire \RAM_C|Add0~45_sumout ;
wire \RAM_C|Add0~46 ;
wire \RAM_C|Add0~49_sumout ;
wire \RAM_C|Add0~50 ;
wire \RAM_C|Add0~53_sumout ;
wire \RAM_C|Add0~54 ;
wire \RAM_C|Add0~57_sumout ;
wire \RAM_C|Add0~58 ;
wire \RAM_C|Add0~61_sumout ;
wire \RAM_C|Add0~62 ;
wire \RAM_C|Add0~1_sumout ;
wire \RAM_C|Add0~2 ;
wire \RAM_C|Add0~5_sumout ;
wire \RAM_C|Q[14]~DUPLICATE_q ;
wire \RAM_C|Add0~6 ;
wire \RAM_C|Add0~9_sumout ;
wire \RAM_C|Q[15]~DUPLICATE_q ;
wire \~GND~combout ;
wire \mux_addr|C[0]~0_combout ;
wire \mux_addr|C[1]~1_combout ;
wire \mux_addr|C[2]~2_combout ;
wire \RAM_C|Q[3]~DUPLICATE_q ;
wire \mux_addr|C[3]~3_combout ;
wire \mux_addr|C[4]~4_combout ;
wire \RAM_C|Q[5]~DUPLICATE_q ;
wire \mux_addr|C[5]~5_combout ;
wire \RAM_C|Q[6]~DUPLICATE_q ;
wire \mux_addr|C[6]~6_combout ;
wire \mux_addr|C[7]~7_combout ;
wire \mux_addr|C[8]~8_combout ;
wire \mux_addr|C[9]~9_combout ;
wire \mux_addr|C[10]~10_combout ;
wire \RAM_C|Q[11]~DUPLICATE_q ;
wire \mux_addr|C[11]~11_combout ;
wire \RAM_C|Q[12]~DUPLICATE_q ;
wire \mux_addr|C[12]~12_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \mux_addr|C[13]~15_combout ;
wire \mux_addr|C[14]~14_combout ;
wire \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \IR|R[0]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \IR|R[0]~1_combout ;
wire \VGA|LessThan5~0_combout ;
wire \VGA|always1~0_combout ;
wire \VGA|VGA_BLANK_N~q ;
wire \IR|G[4]~1_combout ;
wire \IR|G[4]~0_combout ;
wire \mux_addr|C[15]~13_combout ;
wire \IR|R[0]~2_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \IR|R[1]~3_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \IR|R[1]~4_combout ;
wire \IR|R[1]~5_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \IR|R[2]~7_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \IR|R[2]~6_combout ;
wire \IR|R[2]~8_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \IR|R[3]~10_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \IR|R[3]~9_combout ;
wire \IR|R[3]~11_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \IR|R[4]~12_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \IR|R[4]~13_combout ;
wire \IR|R[4]~14_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \IR|R[5]~16_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \IR|R[5]~15_combout ;
wire \IR|R[5]~17_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \IR|R[6]~19_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \IR|R[6]~18_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \IR|R[6]~20_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \IR|R[7]~21_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \IR|R[7]~22_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \IR|R[7]~23_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \IR|G[0]~3_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \IR|G[0]~2_combout ;
wire \IR|G[0]~4_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \IR|G[1]~5_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \IR|G[1]~6_combout ;
wire \IR|G[1]~7_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \IR|G[2]~9_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \IR|G[2]~8_combout ;
wire \IR|G[2]~10_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \IR|G[3]~11_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \IR|G[3]~12_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \IR|G[3]~13_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \IR|G[4]~15_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \IR|G[4]~14_combout ;
wire \IR|G[4]~16_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \IR|G[5]~17_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \IR|G[5]~18_combout ;
wire \IR|G[5]~19_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \IR|G[6]~20_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \IR|G[6]~21_combout ;
wire \IR|G[6]~22_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \IR|G[7]~23_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \IR|G[7]~24_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \IR|G[7]~25_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \IR|B[0]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \IR|B[0]~1_combout ;
wire \IR|B[0]~2_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \IR|B[1]~3_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \IR|B[1]~4_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \IR|B[1]~5_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \IR|B[2]~7_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \IR|B[2]~6_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \IR|B[2]~8_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \IR|B[3]~9_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \IR|B[3]~10_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \IR|B[3]~11_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \IR|B[4]~13_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \IR|B[4]~12_combout ;
wire \IR|B[4]~14_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \IR|B[5]~16_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \IR|B[5]~15_combout ;
wire \IR|B[5]~17_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \IR|B[6]~19_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \IR|B[6]~18_combout ;
wire \IR|B[6]~20_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \IR|B[7]~21_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \IR|B[7]~22_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \IR|B[7]~23_combout ;
wire \VGA|VGA_BLANK_N~DUPLICATE_q ;
wire \VGA|always1~1_combout ;
wire \VGA|VGA_VS~q ;
wire \VGA|always1~2_combout ;
wire \VGA|VGA_HS~q ;
wire [9:0] \VC|v_counter ;
wire [3:0] \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w ;
wire [9:0] \HC|h_counter ;
wire [15:0] \RAM_C|Q ;
wire [2:0] \RAM|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w ;
wire [3:0] \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w ;
wire [3:0] \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w ;

wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [7:0] \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\IR|R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\IR|R[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\IR|R[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\IR|R[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\IR|R[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\IR|R[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\IR|R[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\IR|R[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\IR|G[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\IR|G[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\IR|G[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\IR|G[3]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\IR|G[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\IR|G[5]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\IR|G[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\IR|G[7]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\IR|B[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\IR|B[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\IR|B[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\IR|B[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\IR|B[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\IR|B[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\IR|B[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\IR|B[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|VGA_BLANK_N~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\clk_divider|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clk_divider|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \enable_vga~input (
	.i(enable_vga),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enable_vga~input_o ));
// synopsys translate_off
defparam \enable_vga~input .bus_hold = "false";
defparam \enable_vga~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N30
cyclonev_lcell_comb \HC|Add0~37 (
// Equation(s):
// \HC|Add0~37_sumout  = SUM(( \HC|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \HC|Add0~38  = CARRY(( \HC|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~37_sumout ),
	.cout(\HC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~37 .extended_lut = "off";
defparam \HC|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \HC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N54
cyclonev_lcell_comb \HC|Add0~21 (
// Equation(s):
// \HC|Add0~21_sumout  = SUM(( \HC|h_counter [8] ) + ( GND ) + ( \HC|Add0~6  ))
// \HC|Add0~22  = CARRY(( \HC|h_counter [8] ) + ( GND ) + ( \HC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~21_sumout ),
	.cout(\HC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~21 .extended_lut = "off";
defparam \HC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N57
cyclonev_lcell_comb \HC|Add0~25 (
// Equation(s):
// \HC|Add0~25_sumout  = SUM(( \HC|h_counter [9] ) + ( GND ) + ( \HC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~25 .extended_lut = "off";
defparam \HC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N59
dffeas \HC|h_counter[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[9] .is_wysiwyg = "true";
defparam \HC|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N6
cyclonev_lcell_comb \HC|LessThan0~0 (
// Equation(s):
// \HC|LessThan0~0_combout  = ( \HC|h_counter [0] & ( (\HC|h_counter [3] & (\HC|h_counter [4] & (\HC|h_counter [2] & \HC|h_counter [1]))) ) )

	.dataa(!\HC|h_counter [3]),
	.datab(!\HC|h_counter [4]),
	.datac(!\HC|h_counter [2]),
	.datad(!\HC|h_counter [1]),
	.datae(gnd),
	.dataf(!\HC|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|LessThan0~0 .extended_lut = "off";
defparam \HC|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \HC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N27
cyclonev_lcell_comb \HC|LessThan0~1 (
// Equation(s):
// \HC|LessThan0~1_combout  = ( \HC|h_counter [6] & ( \HC|LessThan0~0_combout  & ( (\HC|h_counter [9] & \HC|h_counter [8]) ) ) ) # ( !\HC|h_counter [6] & ( \HC|LessThan0~0_combout  & ( (\HC|h_counter [9] & \HC|h_counter [8]) ) ) ) # ( \HC|h_counter [6] & ( 
// !\HC|LessThan0~0_combout  & ( (\HC|h_counter [9] & \HC|h_counter [8]) ) ) ) # ( !\HC|h_counter [6] & ( !\HC|LessThan0~0_combout  & ( (\HC|h_counter [9] & (\HC|h_counter [8] & ((\HC|h_counter [5]) # (\HC|h_counter [7])))) ) ) )

	.dataa(!\HC|h_counter [9]),
	.datab(!\HC|h_counter [7]),
	.datac(!\HC|h_counter [5]),
	.datad(!\HC|h_counter [8]),
	.datae(!\HC|h_counter [6]),
	.dataf(!\HC|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|LessThan0~1 .extended_lut = "off";
defparam \HC|LessThan0~1 .lut_mask = 64'h0015005500550055;
defparam \HC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N32
dffeas \HC|h_counter[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[0] .is_wysiwyg = "true";
defparam \HC|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N33
cyclonev_lcell_comb \HC|Add0~33 (
// Equation(s):
// \HC|Add0~33_sumout  = SUM(( \HC|h_counter [1] ) + ( GND ) + ( \HC|Add0~38  ))
// \HC|Add0~34  = CARRY(( \HC|h_counter [1] ) + ( GND ) + ( \HC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~33_sumout ),
	.cout(\HC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~33 .extended_lut = "off";
defparam \HC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N34
dffeas \HC|h_counter[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[1] .is_wysiwyg = "true";
defparam \HC|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N36
cyclonev_lcell_comb \HC|Add0~29 (
// Equation(s):
// \HC|Add0~29_sumout  = SUM(( \HC|h_counter [2] ) + ( GND ) + ( \HC|Add0~34  ))
// \HC|Add0~30  = CARRY(( \HC|h_counter [2] ) + ( GND ) + ( \HC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~29_sumout ),
	.cout(\HC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~29 .extended_lut = "off";
defparam \HC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N38
dffeas \HC|h_counter[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[2] .is_wysiwyg = "true";
defparam \HC|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N39
cyclonev_lcell_comb \HC|Add0~9 (
// Equation(s):
// \HC|Add0~9_sumout  = SUM(( \HC|h_counter [3] ) + ( GND ) + ( \HC|Add0~30  ))
// \HC|Add0~10  = CARRY(( \HC|h_counter [3] ) + ( GND ) + ( \HC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~9_sumout ),
	.cout(\HC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~9 .extended_lut = "off";
defparam \HC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N40
dffeas \HC|h_counter[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[3] .is_wysiwyg = "true";
defparam \HC|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N42
cyclonev_lcell_comb \HC|Add0~13 (
// Equation(s):
// \HC|Add0~13_sumout  = SUM(( \HC|h_counter [4] ) + ( GND ) + ( \HC|Add0~10  ))
// \HC|Add0~14  = CARRY(( \HC|h_counter [4] ) + ( GND ) + ( \HC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~13_sumout ),
	.cout(\HC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~13 .extended_lut = "off";
defparam \HC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N44
dffeas \HC|h_counter[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[4] .is_wysiwyg = "true";
defparam \HC|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N45
cyclonev_lcell_comb \HC|Add0~17 (
// Equation(s):
// \HC|Add0~17_sumout  = SUM(( \HC|h_counter [5] ) + ( GND ) + ( \HC|Add0~14  ))
// \HC|Add0~18  = CARRY(( \HC|h_counter [5] ) + ( GND ) + ( \HC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~17_sumout ),
	.cout(\HC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~17 .extended_lut = "off";
defparam \HC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N47
dffeas \HC|h_counter[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[5] .is_wysiwyg = "true";
defparam \HC|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N48
cyclonev_lcell_comb \HC|Add0~1 (
// Equation(s):
// \HC|Add0~1_sumout  = SUM(( \HC|h_counter [6] ) + ( GND ) + ( \HC|Add0~18  ))
// \HC|Add0~2  = CARRY(( \HC|h_counter [6] ) + ( GND ) + ( \HC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~1_sumout ),
	.cout(\HC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~1 .extended_lut = "off";
defparam \HC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N49
dffeas \HC|h_counter[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[6] .is_wysiwyg = "true";
defparam \HC|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N51
cyclonev_lcell_comb \HC|Add0~5 (
// Equation(s):
// \HC|Add0~5_sumout  = SUM(( \HC|h_counter [7] ) + ( GND ) + ( \HC|Add0~2  ))
// \HC|Add0~6  = CARRY(( \HC|h_counter [7] ) + ( GND ) + ( \HC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~5_sumout ),
	.cout(\HC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~5 .extended_lut = "off";
defparam \HC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N53
dffeas \HC|h_counter[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[7] .is_wysiwyg = "true";
defparam \HC|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y69_N56
dffeas \HC|h_counter[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[8] .is_wysiwyg = "true";
defparam \HC|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N0
cyclonev_lcell_comb \IR|always0~1 (
// Equation(s):
// \IR|always0~1_combout  = ( !\HC|h_counter [9] & ( !\HC|h_counter [8] ) )

	.dataa(!\HC|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|always0~1 .extended_lut = "off";
defparam \IR|always0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \IR|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N30
cyclonev_lcell_comb \VC|Add0~37 (
// Equation(s):
// \VC|Add0~37_sumout  = SUM(( \VC|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \VC|Add0~38  = CARRY(( \VC|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~37_sumout ),
	.cout(\VC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~37 .extended_lut = "off";
defparam \VC|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N48
cyclonev_lcell_comb \VC|Add0~21 (
// Equation(s):
// \VC|Add0~21_sumout  = SUM(( \VC|v_counter [6] ) + ( GND ) + ( \VC|Add0~18  ))
// \VC|Add0~22  = CARRY(( \VC|v_counter [6] ) + ( GND ) + ( \VC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~21_sumout ),
	.cout(\VC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~21 .extended_lut = "off";
defparam \VC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N51
cyclonev_lcell_comb \VC|Add0~5 (
// Equation(s):
// \VC|Add0~5_sumout  = SUM(( \VC|v_counter [7] ) + ( GND ) + ( \VC|Add0~22  ))
// \VC|Add0~6  = CARRY(( \VC|v_counter [7] ) + ( GND ) + ( \VC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~5_sumout ),
	.cout(\VC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~5 .extended_lut = "off";
defparam \VC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N25
dffeas \HC|enable_v_counter (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HC|LessThan0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|enable_v_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HC|enable_v_counter .is_wysiwyg = "true";
defparam \HC|enable_v_counter .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y69_N52
dffeas \VC|v_counter[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[7] .is_wysiwyg = "true";
defparam \VC|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N54
cyclonev_lcell_comb \VC|Add0~1 (
// Equation(s):
// \VC|Add0~1_sumout  = SUM(( \VC|v_counter [8] ) + ( GND ) + ( \VC|Add0~6  ))
// \VC|Add0~2  = CARRY(( \VC|v_counter [8] ) + ( GND ) + ( \VC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~1_sumout ),
	.cout(\VC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~1 .extended_lut = "off";
defparam \VC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N56
dffeas \VC|v_counter[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[8] .is_wysiwyg = "true";
defparam \VC|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N0
cyclonev_lcell_comb \VC|LessThan0~0 (
// Equation(s):
// \VC|LessThan0~0_combout  = (!\VC|v_counter [8] & !\VC|v_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VC|v_counter [8]),
	.datad(!\VC|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|LessThan0~0 .extended_lut = "off";
defparam \VC|LessThan0~0 .lut_mask = 64'hF000F000F000F000;
defparam \VC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N41
dffeas \VC|v_counter[3]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VC|v_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N57
cyclonev_lcell_comb \VC|Add0~25 (
// Equation(s):
// \VC|Add0~25_sumout  = SUM(( \VC|v_counter [9] ) + ( GND ) + ( \VC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~25 .extended_lut = "off";
defparam \VC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N59
dffeas \VC|v_counter[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[9] .is_wysiwyg = "true";
defparam \VC|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N24
cyclonev_lcell_comb \VC|LessThan0~1 (
// Equation(s):
// \VC|LessThan0~1_combout  = ( !\VC|v_counter [6] & ( (!\VC|v_counter [4] & !\VC|v_counter [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VC|v_counter [4]),
	.datad(!\VC|v_counter [5]),
	.datae(gnd),
	.dataf(!\VC|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|LessThan0~1 .extended_lut = "off";
defparam \VC|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \VC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N27
cyclonev_lcell_comb \VC|LessThan0~2 (
// Equation(s):
// \VC|LessThan0~2_combout  = ( \VC|LessThan0~1_combout  & ( (\VC|v_counter [9] & ((!\VC|LessThan0~0_combout ) # ((\VC|v_counter[3]~DUPLICATE_q  & \VC|v_counter [2])))) ) ) # ( !\VC|LessThan0~1_combout  & ( \VC|v_counter [9] ) )

	.dataa(!\VC|LessThan0~0_combout ),
	.datab(!\VC|v_counter[3]~DUPLICATE_q ),
	.datac(!\VC|v_counter [9]),
	.datad(!\VC|v_counter [2]),
	.datae(gnd),
	.dataf(!\VC|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VC|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|LessThan0~2 .extended_lut = "off";
defparam \VC|LessThan0~2 .lut_mask = 64'h0F0F0F0F0A0B0A0B;
defparam \VC|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N32
dffeas \VC|v_counter[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[0] .is_wysiwyg = "true";
defparam \VC|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N33
cyclonev_lcell_comb \VC|Add0~33 (
// Equation(s):
// \VC|Add0~33_sumout  = SUM(( \VC|v_counter [1] ) + ( GND ) + ( \VC|Add0~38  ))
// \VC|Add0~34  = CARRY(( \VC|v_counter [1] ) + ( GND ) + ( \VC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~33_sumout ),
	.cout(\VC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~33 .extended_lut = "off";
defparam \VC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N35
dffeas \VC|v_counter[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[1] .is_wysiwyg = "true";
defparam \VC|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N36
cyclonev_lcell_comb \VC|Add0~29 (
// Equation(s):
// \VC|Add0~29_sumout  = SUM(( \VC|v_counter [2] ) + ( GND ) + ( \VC|Add0~34  ))
// \VC|Add0~30  = CARRY(( \VC|v_counter [2] ) + ( GND ) + ( \VC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~29_sumout ),
	.cout(\VC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~29 .extended_lut = "off";
defparam \VC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N38
dffeas \VC|v_counter[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[2] .is_wysiwyg = "true";
defparam \VC|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N39
cyclonev_lcell_comb \VC|Add0~13 (
// Equation(s):
// \VC|Add0~13_sumout  = SUM(( \VC|v_counter [3] ) + ( GND ) + ( \VC|Add0~30  ))
// \VC|Add0~14  = CARRY(( \VC|v_counter [3] ) + ( GND ) + ( \VC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~13_sumout ),
	.cout(\VC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~13 .extended_lut = "off";
defparam \VC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N40
dffeas \VC|v_counter[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[3] .is_wysiwyg = "true";
defparam \VC|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N42
cyclonev_lcell_comb \VC|Add0~9 (
// Equation(s):
// \VC|Add0~9_sumout  = SUM(( \VC|v_counter [4] ) + ( GND ) + ( \VC|Add0~14  ))
// \VC|Add0~10  = CARRY(( \VC|v_counter [4] ) + ( GND ) + ( \VC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~9_sumout ),
	.cout(\VC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~9 .extended_lut = "off";
defparam \VC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N44
dffeas \VC|v_counter[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[4] .is_wysiwyg = "true";
defparam \VC|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N45
cyclonev_lcell_comb \VC|Add0~17 (
// Equation(s):
// \VC|Add0~17_sumout  = SUM(( \VC|v_counter [5] ) + ( GND ) + ( \VC|Add0~10  ))
// \VC|Add0~18  = CARRY(( \VC|v_counter [5] ) + ( GND ) + ( \VC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~17_sumout ),
	.cout(\VC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~17 .extended_lut = "off";
defparam \VC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N47
dffeas \VC|v_counter[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[5] .is_wysiwyg = "true";
defparam \VC|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y69_N50
dffeas \VC|v_counter[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[6] .is_wysiwyg = "true";
defparam \VC|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y69_N58
dffeas \VC|v_counter[9]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VC|v_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N6
cyclonev_lcell_comb \RAM_C|LessThan4~0 (
// Equation(s):
// \RAM_C|LessThan4~0_combout  = ( !\VC|v_counter[9]~DUPLICATE_q  & ( (!\VC|v_counter [6]) # ((!\VC|v_counter [5]) # ((!\VC|v_counter [4]) # (!\VC|v_counter [3]))) ) )

	.dataa(!\VC|v_counter [6]),
	.datab(!\VC|v_counter [5]),
	.datac(!\VC|v_counter [4]),
	.datad(!\VC|v_counter [3]),
	.datae(gnd),
	.dataf(!\VC|v_counter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_C|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_C|LessThan4~0 .extended_lut = "off";
defparam \RAM_C|LessThan4~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \RAM_C|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N0
cyclonev_lcell_comb \RAM_C|Add0~13 (
// Equation(s):
// \RAM_C|Add0~13_sumout  = SUM(( \RAM_C|Q [0] ) + ( VCC ) + ( !VCC ))
// \RAM_C|Add0~14  = CARRY(( \RAM_C|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\RAM_C|Q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~13_sumout ),
	.cout(\RAM_C|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~13 .extended_lut = "off";
defparam \RAM_C|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \RAM_C|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N9
cyclonev_lcell_comb \IR|always0~0 (
// Equation(s):
// \IR|always0~0_combout  = ( \HC|h_counter [7] & ( (\HC|h_counter [6] & (((\HC|h_counter [5]) # (\HC|h_counter [4])) # (\HC|h_counter [3]))) ) )

	.dataa(!\HC|h_counter [3]),
	.datab(!\HC|h_counter [4]),
	.datac(!\HC|h_counter [5]),
	.datad(!\HC|h_counter [6]),
	.datae(gnd),
	.dataf(!\HC|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|always0~0 .extended_lut = "off";
defparam \IR|always0~0 .lut_mask = 64'h00000000007F007F;
defparam \IR|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N18
cyclonev_lcell_comb \RAM_C|Q~1 (
// Equation(s):
// \RAM_C|Q~1_combout  = ( \RAM_C|Q [0] & ( \IR|always0~0_combout  ) ) # ( !\RAM_C|Q [0] & ( \IR|always0~0_combout  & ( (!\RAM_C|LessThan4~0_combout ) # (!\VC|LessThan0~0_combout ) ) ) ) # ( \RAM_C|Q [0] & ( !\IR|always0~0_combout  & ( 
// (!\IR|always0~1_combout ) # ((!\RAM_C|LessThan4~0_combout ) # ((!\VC|LessThan0~0_combout ) # (\RAM_C|Add0~13_sumout ))) ) ) ) # ( !\RAM_C|Q [0] & ( !\IR|always0~0_combout  & ( (!\RAM_C|LessThan4~0_combout ) # ((!\VC|LessThan0~0_combout ) # 
// ((\IR|always0~1_combout  & \RAM_C|Add0~13_sumout ))) ) ) )

	.dataa(!\IR|always0~1_combout ),
	.datab(!\RAM_C|LessThan4~0_combout ),
	.datac(!\VC|LessThan0~0_combout ),
	.datad(!\RAM_C|Add0~13_sumout ),
	.datae(!\RAM_C|Q [0]),
	.dataf(!\IR|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_C|Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Q~1 .extended_lut = "off";
defparam \RAM_C|Q~1 .lut_mask = 64'hFCFDFEFFFCFCFFFF;
defparam \RAM_C|Q~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N19
dffeas \RAM_C|Q[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[0] .is_wysiwyg = "true";
defparam \RAM_C|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N3
cyclonev_lcell_comb \RAM_C|Add0~17 (
// Equation(s):
// \RAM_C|Add0~17_sumout  = SUM(( \RAM_C|Q [1] ) + ( GND ) + ( \RAM_C|Add0~14  ))
// \RAM_C|Add0~18  = CARRY(( \RAM_C|Q [1] ) + ( GND ) + ( \RAM_C|Add0~14  ))

	.dataa(!\RAM_C|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~17_sumout ),
	.cout(\RAM_C|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~17 .extended_lut = "off";
defparam \RAM_C|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_C|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N15
cyclonev_lcell_comb \RAM_C|LessThan4~1 (
// Equation(s):
// \RAM_C|LessThan4~1_combout  = (!\RAM_C|LessThan4~0_combout ) # (!\VC|LessThan0~0_combout )

	.dataa(!\RAM_C|LessThan4~0_combout ),
	.datab(!\VC|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_C|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_C|LessThan4~1 .extended_lut = "off";
defparam \RAM_C|LessThan4~1 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \RAM_C|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N3
cyclonev_lcell_comb \RAM_C|Q[4]~0 (
// Equation(s):
// \RAM_C|Q[4]~0_combout  = ( \IR|always0~0_combout  & ( (!\VC|LessThan0~0_combout ) # (!\RAM_C|LessThan4~0_combout ) ) ) # ( !\IR|always0~0_combout  & ( (!\VC|LessThan0~0_combout ) # ((!\RAM_C|LessThan4~0_combout ) # (\IR|always0~1_combout )) ) )

	.dataa(!\VC|LessThan0~0_combout ),
	.datab(!\RAM_C|LessThan4~0_combout ),
	.datac(!\IR|always0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM_C|Q[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Q[4]~0 .extended_lut = "off";
defparam \RAM_C|Q[4]~0 .lut_mask = 64'hEFEFEFEFEEEEEEEE;
defparam \RAM_C|Q[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N5
dffeas \RAM_C|Q[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[1] .is_wysiwyg = "true";
defparam \RAM_C|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N6
cyclonev_lcell_comb \RAM_C|Add0~21 (
// Equation(s):
// \RAM_C|Add0~21_sumout  = SUM(( \RAM_C|Q [2] ) + ( GND ) + ( \RAM_C|Add0~18  ))
// \RAM_C|Add0~22  = CARRY(( \RAM_C|Q [2] ) + ( GND ) + ( \RAM_C|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~21_sumout ),
	.cout(\RAM_C|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~21 .extended_lut = "off";
defparam \RAM_C|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N7
dffeas \RAM_C|Q[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[2] .is_wysiwyg = "true";
defparam \RAM_C|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N9
cyclonev_lcell_comb \RAM_C|Add0~25 (
// Equation(s):
// \RAM_C|Add0~25_sumout  = SUM(( \RAM_C|Q [3] ) + ( GND ) + ( \RAM_C|Add0~22  ))
// \RAM_C|Add0~26  = CARRY(( \RAM_C|Q [3] ) + ( GND ) + ( \RAM_C|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~25_sumout ),
	.cout(\RAM_C|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~25 .extended_lut = "off";
defparam \RAM_C|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N11
dffeas \RAM_C|Q[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[3] .is_wysiwyg = "true";
defparam \RAM_C|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N12
cyclonev_lcell_comb \RAM_C|Add0~29 (
// Equation(s):
// \RAM_C|Add0~29_sumout  = SUM(( \RAM_C|Q [4] ) + ( GND ) + ( \RAM_C|Add0~26  ))
// \RAM_C|Add0~30  = CARRY(( \RAM_C|Q [4] ) + ( GND ) + ( \RAM_C|Add0~26  ))

	.dataa(gnd),
	.datab(!\RAM_C|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~29_sumout ),
	.cout(\RAM_C|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~29 .extended_lut = "off";
defparam \RAM_C|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_C|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N13
dffeas \RAM_C|Q[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[4] .is_wysiwyg = "true";
defparam \RAM_C|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N15
cyclonev_lcell_comb \RAM_C|Add0~33 (
// Equation(s):
// \RAM_C|Add0~33_sumout  = SUM(( \RAM_C|Q [5] ) + ( GND ) + ( \RAM_C|Add0~30  ))
// \RAM_C|Add0~34  = CARRY(( \RAM_C|Q [5] ) + ( GND ) + ( \RAM_C|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~33_sumout ),
	.cout(\RAM_C|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~33 .extended_lut = "off";
defparam \RAM_C|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N17
dffeas \RAM_C|Q[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[5] .is_wysiwyg = "true";
defparam \RAM_C|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N18
cyclonev_lcell_comb \RAM_C|Add0~37 (
// Equation(s):
// \RAM_C|Add0~37_sumout  = SUM(( \RAM_C|Q [6] ) + ( GND ) + ( \RAM_C|Add0~34  ))
// \RAM_C|Add0~38  = CARRY(( \RAM_C|Q [6] ) + ( GND ) + ( \RAM_C|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~37_sumout ),
	.cout(\RAM_C|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~37 .extended_lut = "off";
defparam \RAM_C|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N20
dffeas \RAM_C|Q[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[6] .is_wysiwyg = "true";
defparam \RAM_C|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N21
cyclonev_lcell_comb \RAM_C|Add0~41 (
// Equation(s):
// \RAM_C|Add0~41_sumout  = SUM(( \RAM_C|Q [7] ) + ( GND ) + ( \RAM_C|Add0~38  ))
// \RAM_C|Add0~42  = CARRY(( \RAM_C|Q [7] ) + ( GND ) + ( \RAM_C|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~41_sumout ),
	.cout(\RAM_C|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~41 .extended_lut = "off";
defparam \RAM_C|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N22
dffeas \RAM_C|Q[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[7] .is_wysiwyg = "true";
defparam \RAM_C|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N24
cyclonev_lcell_comb \RAM_C|Add0~45 (
// Equation(s):
// \RAM_C|Add0~45_sumout  = SUM(( \RAM_C|Q [8] ) + ( GND ) + ( \RAM_C|Add0~42  ))
// \RAM_C|Add0~46  = CARRY(( \RAM_C|Q [8] ) + ( GND ) + ( \RAM_C|Add0~42  ))

	.dataa(gnd),
	.datab(!\RAM_C|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~45_sumout ),
	.cout(\RAM_C|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~45 .extended_lut = "off";
defparam \RAM_C|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_C|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N25
dffeas \RAM_C|Q[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[8] .is_wysiwyg = "true";
defparam \RAM_C|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N27
cyclonev_lcell_comb \RAM_C|Add0~49 (
// Equation(s):
// \RAM_C|Add0~49_sumout  = SUM(( \RAM_C|Q [9] ) + ( GND ) + ( \RAM_C|Add0~46  ))
// \RAM_C|Add0~50  = CARRY(( \RAM_C|Q [9] ) + ( GND ) + ( \RAM_C|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~49_sumout ),
	.cout(\RAM_C|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~49 .extended_lut = "off";
defparam \RAM_C|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N28
dffeas \RAM_C|Q[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[9] .is_wysiwyg = "true";
defparam \RAM_C|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N30
cyclonev_lcell_comb \RAM_C|Add0~53 (
// Equation(s):
// \RAM_C|Add0~53_sumout  = SUM(( \RAM_C|Q [10] ) + ( GND ) + ( \RAM_C|Add0~50  ))
// \RAM_C|Add0~54  = CARRY(( \RAM_C|Q [10] ) + ( GND ) + ( \RAM_C|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~53_sumout ),
	.cout(\RAM_C|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~53 .extended_lut = "off";
defparam \RAM_C|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N31
dffeas \RAM_C|Q[10] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[10] .is_wysiwyg = "true";
defparam \RAM_C|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N33
cyclonev_lcell_comb \RAM_C|Add0~57 (
// Equation(s):
// \RAM_C|Add0~57_sumout  = SUM(( \RAM_C|Q [11] ) + ( GND ) + ( \RAM_C|Add0~54  ))
// \RAM_C|Add0~58  = CARRY(( \RAM_C|Q [11] ) + ( GND ) + ( \RAM_C|Add0~54  ))

	.dataa(!\RAM_C|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~57_sumout ),
	.cout(\RAM_C|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~57 .extended_lut = "off";
defparam \RAM_C|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \RAM_C|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N35
dffeas \RAM_C|Q[11] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[11] .is_wysiwyg = "true";
defparam \RAM_C|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N36
cyclonev_lcell_comb \RAM_C|Add0~61 (
// Equation(s):
// \RAM_C|Add0~61_sumout  = SUM(( \RAM_C|Q [12] ) + ( GND ) + ( \RAM_C|Add0~58  ))
// \RAM_C|Add0~62  = CARRY(( \RAM_C|Q [12] ) + ( GND ) + ( \RAM_C|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~61_sumout ),
	.cout(\RAM_C|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~61 .extended_lut = "off";
defparam \RAM_C|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N38
dffeas \RAM_C|Q[12] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[12] .is_wysiwyg = "true";
defparam \RAM_C|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N39
cyclonev_lcell_comb \RAM_C|Add0~1 (
// Equation(s):
// \RAM_C|Add0~1_sumout  = SUM(( \RAM_C|Q [13] ) + ( GND ) + ( \RAM_C|Add0~62  ))
// \RAM_C|Add0~2  = CARRY(( \RAM_C|Q [13] ) + ( GND ) + ( \RAM_C|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~1_sumout ),
	.cout(\RAM_C|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~1 .extended_lut = "off";
defparam \RAM_C|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N40
dffeas \RAM_C|Q[13] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[13] .is_wysiwyg = "true";
defparam \RAM_C|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N42
cyclonev_lcell_comb \RAM_C|Add0~5 (
// Equation(s):
// \RAM_C|Add0~5_sumout  = SUM(( \RAM_C|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \RAM_C|Add0~2  ))
// \RAM_C|Add0~6  = CARRY(( \RAM_C|Q[14]~DUPLICATE_q  ) + ( GND ) + ( \RAM_C|Add0~2  ))

	.dataa(gnd),
	.datab(!\RAM_C|Q[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~5_sumout ),
	.cout(\RAM_C|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~5 .extended_lut = "off";
defparam \RAM_C|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \RAM_C|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N43
dffeas \RAM_C|Q[14]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[14]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y66_N47
dffeas \RAM_C|Q[15] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[15] .is_wysiwyg = "true";
defparam \RAM_C|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N45
cyclonev_lcell_comb \RAM_C|Add0~9 (
// Equation(s):
// \RAM_C|Add0~9_sumout  = SUM(( \RAM_C|Q [15] ) + ( GND ) + ( \RAM_C|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM_C|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RAM_C|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RAM_C|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_C|Add0~9 .extended_lut = "off";
defparam \RAM_C|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RAM_C|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N46
dffeas \RAM_C|Q[15]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N51
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w[3] (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3] = ( !\RAM_C|Q[15]~DUPLICATE_q  & ( (\enable_vga~input_o  & (!\RAM_C|Q [13] & \RAM_C|Q[14]~DUPLICATE_q )) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(gnd),
	.datad(!\RAM_C|Q[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RAM_C|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w[3] .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w[3] .lut_mask = 64'h0044004400000000;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N30
cyclonev_lcell_comb \mux_addr|C[0]~0 (
// Equation(s):
// \mux_addr|C[0]~0_combout  = ( \RAM_C|Q [0] & ( \enable_vga~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable_vga~input_o ),
	.datad(gnd),
	.datae(!\RAM_C|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[0]~0 .extended_lut = "off";
defparam \mux_addr|C[0]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \mux_addr|C[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N36
cyclonev_lcell_comb \mux_addr|C[1]~1 (
// Equation(s):
// \mux_addr|C[1]~1_combout  = ( \RAM_C|Q [1] & ( \enable_vga~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable_vga~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[1]~1 .extended_lut = "off";
defparam \mux_addr|C[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux_addr|C[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N45
cyclonev_lcell_comb \mux_addr|C[2]~2 (
// Equation(s):
// \mux_addr|C[2]~2_combout  = ( \RAM_C|Q [2] & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_C|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[2]~2 .extended_lut = "off";
defparam \mux_addr|C[2]~2 .lut_mask = 64'h0000555500005555;
defparam \mux_addr|C[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N10
dffeas \RAM_C|Q[3]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N18
cyclonev_lcell_comb \mux_addr|C[3]~3 (
// Equation(s):
// \mux_addr|C[3]~3_combout  = ( \RAM_C|Q[3]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable_vga~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[3]~3 .extended_lut = "off";
defparam \mux_addr|C[3]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux_addr|C[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N27
cyclonev_lcell_comb \mux_addr|C[4]~4 (
// Equation(s):
// \mux_addr|C[4]~4_combout  = ( \RAM_C|Q [4] & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM_C|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[4]~4 .extended_lut = "off";
defparam \mux_addr|C[4]~4 .lut_mask = 64'h0000555500005555;
defparam \mux_addr|C[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N16
dffeas \RAM_C|Q[5]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N0
cyclonev_lcell_comb \mux_addr|C[5]~5 (
// Equation(s):
// \mux_addr|C[5]~5_combout  = ( \RAM_C|Q[5]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[5]~5 .extended_lut = "off";
defparam \mux_addr|C[5]~5 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N19
dffeas \RAM_C|Q[6]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N3
cyclonev_lcell_comb \mux_addr|C[6]~6 (
// Equation(s):
// \mux_addr|C[6]~6_combout  = ( \RAM_C|Q[6]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[6]~6 .extended_lut = "off";
defparam \mux_addr|C[6]~6 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N6
cyclonev_lcell_comb \mux_addr|C[7]~7 (
// Equation(s):
// \mux_addr|C[7]~7_combout  = (\enable_vga~input_o  & \RAM_C|Q [7])

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(!\RAM_C|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[7]~7 .extended_lut = "off";
defparam \mux_addr|C[7]~7 .lut_mask = 64'h0505050505050505;
defparam \mux_addr|C[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N9
cyclonev_lcell_comb \mux_addr|C[8]~8 (
// Equation(s):
// \mux_addr|C[8]~8_combout  = ( \RAM_C|Q [8] & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[8]~8 .extended_lut = "off";
defparam \mux_addr|C[8]~8 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N12
cyclonev_lcell_comb \mux_addr|C[9]~9 (
// Equation(s):
// \mux_addr|C[9]~9_combout  = (\enable_vga~input_o  & \RAM_C|Q [9])

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(!\RAM_C|Q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[9]~9 .extended_lut = "off";
defparam \mux_addr|C[9]~9 .lut_mask = 64'h0505050505050505;
defparam \mux_addr|C[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N15
cyclonev_lcell_comb \mux_addr|C[10]~10 (
// Equation(s):
// \mux_addr|C[10]~10_combout  = ( \RAM_C|Q [10] & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[10]~10 .extended_lut = "off";
defparam \mux_addr|C[10]~10 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N34
dffeas \RAM_C|Q[11]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[11]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N48
cyclonev_lcell_comb \mux_addr|C[11]~11 (
// Equation(s):
// \mux_addr|C[11]~11_combout  = (\enable_vga~input_o  & \RAM_C|Q[11]~DUPLICATE_q )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM_C|Q[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[11]~11 .extended_lut = "off";
defparam \mux_addr|C[11]~11 .lut_mask = 64'h0055005500550055;
defparam \mux_addr|C[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y66_N37
dffeas \RAM_C|Q[12]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[12]~DUPLICATE .is_wysiwyg = "true";
defparam \RAM_C|Q[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y66_N51
cyclonev_lcell_comb \mux_addr|C[12]~12 (
// Equation(s):
// \mux_addr|C[12]~12_combout  = ( \RAM_C|Q[12]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[12]~12 .extended_lut = "off";
defparam \mux_addr|C[12]~12 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000107487F0C18540AEF835B41CFB3AD31941C4103FAD8F3CC7AF5990CF6688F45364176AEF93EE7EE52AA7910CAC2D5CA48642BC5071E983907AB75FA0640F65E7948E1C523124AF76A181FEEDD1720A8167D6B6A6ECE2EF6442D6E804024688A17017708C05E5569D668632D22C1A43F81B8585EF2F8E6164EE5128DA7B49200E0CEA154E457C7FC0A510B5487E8516C65C3391B12E40AA3A25C1F685DEC5C8519B7960B2F71C8FA63FFE988C4605E918CEADE3607CCF2B0D6";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "5F6B21C8783BEBC0B09E5929349BD64D6C3FC348F1A4C34D88EF36633AC1655104709D9450E5A6213C5FF5E17EF65EA54FCBB5920F9B9AEDE822C45848F4A0998B34480E083C30598FDF0EC17A44E7700C14627099F73FAE93643085446656BA25E8DD043A17D9A214C77CCBC74B985A5D18881C8ECBC1A3EAD1CC2AF4AE22F2F513E53D724E9F5AD78F138926B9358A2EB9D85160A70532ED2271BB2913A0CBBCA507204ED35CC405350D6A64A0C136F95DA8748EC3745DFF137EF0BCD09D28A6804D6303738C3095DACC5B86FB817BC3EF18C8CB45A3560588E276104129D2CA1280C67A0FF9A47A64F9AE82EF643102AF3BE625A56AE37DA9F023B244BE52";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "D1C59454E551457ABEFBD76F542038F358E8CCE8E2FA1D8C2EC049BF612160DF286AD921D90D665F9FFA2DC4B7DB5C8DE49C69FA8148671B5454CE4189264A411B2D5EA505B8D6787E5D624EB03F7484259D3F0E4D2501B94453192748C5CF469F55680E19301B89EF43EC0EA6EB2FD74EC7C27DE3416AC9EE163B03BD08404DB45D48046F032FBC88BAF8945DF3BAB4F3DE7F54485EE53E60F8D78CE712409AC1C40A2C9A88E41E0B754EEBE560151339A318155198F3DCB2EDEC7B2B47FC7F611068C37EDB742417AA3B01D3660A2671F3AF8D3D0EE2113D0834CDC3FCD9D42559313351C98D82B628076591E2C09EDAAF164F9E19B72E7CCDFFFD4A3B6F0B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "1B9EE1BE9E477506FC1498891AD22F4F3A0C36A535ED9F4FAE02978574549BB23F817FBE7DD0E4C4A9CCBB84C9EC349417C628311FFF31158641CE00E88A0BC3E1B42CF8699631CC9B21D190DA109BE2960B96F996C0C29392B3737A42051D846F9F3C185E9D221569D45AD4805B3E28F883B46868CEA730036F09AA6E5D7A19D4E4BF273AFDA5224F36E26A00A686C50312C30281024ED2401D45CE4959840E64CFB78F1A287FCD83ED35844A24F764FE4AA11FAD3BD9E4CE0725F10E1AED47341D508AC043E13BBF52BF29DF99E68C66BD824232EF5FF00D52D360202FAA94206CF6A896C46515EA64DE5F978D0081BAC4F7233E8735E46D3B300401CB95AA";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N57
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout  = ( \RAM_C|Q[15]~DUPLICATE_q  & ( (\enable_vga~input_o  & (\RAM_C|Q [13] & \RAM_C|Q[14]~DUPLICATE_q )) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(gnd),
	.datad(!\RAM_C|Q[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\RAM_C|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0 .lut_mask = 64'h0000000000110011;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N15
cyclonev_lcell_comb \mux_addr|C[13]~15 (
// Equation(s):
// \mux_addr|C[13]~15_combout  = ( \RAM_C|Q [13] & ( \enable_vga~input_o  ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[13]~15 .extended_lut = "off";
defparam \mux_addr|C[13]~15 .lut_mask = 64'h0000000055555555;
defparam \mux_addr|C[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y57_N17
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\mux_addr|C[13]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N6
cyclonev_lcell_comb \mux_addr|C[14]~14 (
// Equation(s):
// \mux_addr|C[14]~14_combout  = ( \RAM_C|Q[14]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable_vga~input_o ),
	.datad(gnd),
	.datae(!\RAM_C|Q[14]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[14]~14 .extended_lut = "off";
defparam \mux_addr|C[14]~14 .lut_mask = 64'h00000F0F00000F0F;
defparam \mux_addr|C[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y57_N8
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\mux_addr|C[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y66_N44
dffeas \RAM_C|Q[14] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RAM_C|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RAM_C|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RAM_C|Q[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_C|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_C|Q[14] .is_wysiwyg = "true";
defparam \RAM_C|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N54
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout  = ( \RAM_C|Q [14] & ( (\enable_vga~input_o  & (!\RAM_C|Q [13] & \RAM_C|Q [15])) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(gnd),
	.datad(!\RAM_C|Q [15]),
	.datae(gnd),
	.dataf(!\RAM_C|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0 .lut_mask = 64'h0000000000440044;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N51
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w[3] (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3] = ( !\RAM_C|Q [14] & ( (\enable_vga~input_o  & (!\RAM_C|Q [13] & \RAM_C|Q [15])) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(gnd),
	.datac(!\RAM_C|Q [13]),
	.datad(!\RAM_C|Q [15]),
	.datae(gnd),
	.dataf(!\RAM_C|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w[3] .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w[3] .lut_mask = 64'h0050005000000000;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N48
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout  = ( \RAM_C|Q[15]~DUPLICATE_q  & ( (\enable_vga~input_o  & (\RAM_C|Q [13] & !\RAM_C|Q[14]~DUPLICATE_q )) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(!\RAM_C|Q[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N30
cyclonev_lcell_comb \IR|R[0]~0 (
// Equation(s):
// \IR|R[0]~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout  & (\RAM|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~0 .extended_lut = "off";
defparam \IR|R[0]~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \IR|R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N54
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w[3] (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3] = ( !\RAM_C|Q[15]~DUPLICATE_q  & ( (\enable_vga~input_o  & (\RAM_C|Q [13] & \RAM_C|Q[14]~DUPLICATE_q )) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(!\RAM_C|Q[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w[3] .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w[3] .lut_mask = 64'h0101010100000000;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N57
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w[3] (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3] = ( !\RAM_C|Q [14] & ( (\enable_vga~input_o  & (\RAM_C|Q [13] & !\RAM_C|Q [15])) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(!\RAM_C|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w[3] .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w[3] .lut_mask = 64'h1010101000000000;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "A7817EFA091EFD899CE4996A50A9743B950B3E9D8B37E599C2A757D1AF8F496751DD9215099A79A9AF9586A0890F17D060D7722E1DAF1FAED3477FD6AEFB7322042BA6BEDC1F04AD514AA61136A613BDB8A97BA1AC6FA4D8F0DAD778E36DB9873357A2AFE8B8EE2BB1949992BF2C118DAE5BE96FE00CF1909A10EA47167D7608741303DEE4B5FC3473FBE2F5A5517AD53EDFF11F2E57FE6F986A35F7172BDA99A66A09A90A9F5FF5DE25ACD7A8D863A620630C403ED5FD6CB176BE25E59E1454571BE541DCF7FA477046F928190AEE423AC186F10445C6343C1C4D4191E5C0E3B21921DC536AE2CA14AECA712B1A92AB87293CAAA21E34BB7851A97215F8FD09";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "F73B33E56D0E4D115C13C87F31A3414A4BC2645A2BA27918682D02D94EFB200526FBB20A8C7CE026D5930C3D4F598BE976DFB52B8E96B54F94796DFE28D4CBD453785090855FDCD32F8E10CC08CDC783FCA6E946F1B1171999FC8C5A1078768950E003FD220C0BADF00B570041909D54CC2247FE403C8B53F285702682A43BE6BB5A482A849A7C434BC4F25AD118B3815F9D95512AD5BB56FB233EF3DCED9642163824B6BCF9E940E721C024D26773E0D22827BAB268ACB717AC16B6CF31F099D1C063B3653009C80EBB3F5E2721FD86A5ED1493D1962ACB1DB866DD7DA90976789C14B0F0BFD67AB9B72D993B42C054AE51457CA0A1BB0DD93E89126AC3838E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "C99453545F320E140DE7B74B11EA3734E0CFC4B447646A48914A0376BD62DFED967CF0689A751C71859B7D70F3D9EA17CD2016CA2A6519890F1C05D6C91024C3709C38BD652F187F2556E118207CB5D5D6C4CEA9C7E749CA07FB87254CA030C7C87ADFCDB66039136349E3AEECC8FCED1B129F608085CFCF76D2D0D24C94ADEB837AFE9DAA8A48B0E0962E77E072CEC87DB06FDF41A8498EB2F96F28E342EA5FFFC6E31FF67AF5E13130B781A3DBF65A2DA48EEF7CE0477DCE9444B59B3C7ED111CF54157A6E37957DDB42F27F99015FE8CE4BAAD8FC78371DFE3724E78D3A75521B3387A24A3A2004C594A0DDE66F55B504261CF4951E35EA416540F708A00F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "C43B8A58357B74F159A57335CE1E57BD35B447CA2BE4CFBF653AFE8E5D376B89AF4601B1AA4F9D1D8785322599A16A7F3F6D5772E6ABD9CDECD4CFA2148FF04D90DA30137EE9A2458F29BE5EE747B22896754B79348F81D1B22560A898E54701E13E7CB330633281411B241C191B46726AA4AF8B6435C9754B9C35B05ED4BDEF2395B7A62AB4CD61FB62779E14E657DA1831706EDD4720F706311CE51678456D7C1B41212774959DF89A7DE502DAA8552F4BCB75DB0519C43223D012952D77D48CBA717B1618D7B15F08EB25F58EB706245EC62F41DFEFF0841788EE0E2A3B3073858B6FD30573866A6BF6E113EF603BF89B187D0C00316C8ED1E700D732FF8B";
// synopsys translate_on

// Location: MLABCELL_X28_Y66_N48
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout  = ( \RAM_C|Q [14] & ( !\enable_vga~input_o  ) ) # ( !\RAM_C|Q [14] & ( (!\enable_vga~input_o ) # ((!\RAM_C|Q [13] & !\RAM_C|Q [15])) ) )

	.dataa(!\enable_vga~input_o ),
	.datab(!\RAM_C|Q [13]),
	.datac(gnd),
	.datad(!\RAM_C|Q [15]),
	.datae(gnd),
	.dataf(!\RAM_C|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0 .lut_mask = 64'hEEAAEEAAAAAAAAAA;
defparam \RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "3CFB0AA039EB9902BCBB339C63C4CDB4C01FF35C44FA926D83D8769BBEF008DE1470BB8712412DB0BF0B123408231F69CFA753B449ABD4720B82411F8B33063432FA99F3592026EE02E7F959A4F9E7B23426F645C0E46E5427079603E78AEA415EC57C5134573F6432546F2DF2EC6582156813428548F3337BEB94A41A788C08AFDFB44A0C7B8FD5F940668D380C62BA226E756C0D32E3252331280C0B287E505263C921D43B933A8D75548DCE59720887F55EA8A4920589677AF0731DE8983679A4411CD0178CFF1914B41982F64925655564834CD1E3E569ABD242BD3252B9082D0DE9D788A59739860707C95E014CBC9E3157B1FC602C1C98D02E23D072AB";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "99C5364C350D50C04C0705143C4001C2F2825E18038AAB0F2A4897794EFDE4A562D7514B1052B8191900FA56DEB591F2BD87B845C4744F9F3E9D805B59286D33F3B1F4D9FA3900A3B7B06877AC108564F899C26E6515ED9F5A48356698B1DF469AEF95527772856C3DC122BA366C168D8C7853463AE7BCB47291D658A9DF9F7AE42CFE1521F13819D573C8BECD7724F13344C011C178DAC74B21028375F8F4FCE1BE462C1C4B8C1462D36463B2A4DBAE6B807AA01F5574FAF3D893C5B3E828D1EDED3F00DE6A2D4D3BDC0ECB05456B99D88BBDD354D6EF8DE529C91B0CAB03B093913822020C8294D8FAFFDC53E829F218F3802BC228EFAF00ADAA2A0D700DE2";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FE36CE519406FABB985E6DC39013D979539F429992ABA6A8633258FF92784193BBCF8FFDA4DC5699083866455BC06E9EAE848F09C7833681EAA1C30813DE8B8DC08AA4D3A5A9791125FC03785FB141DD67954499F8F69B2B23CC89D08856B8AD5018772AC52A8414A5B3E240F0E8B28A3981A616C42B2BDBCB4015AC2901482CA33B798041FE9D6F9738CDAB94001118F8CA0F48E084A3645ADB500B056D8F9A30A9647C811B389927E076F61E0F9BC66623EF78A7FE1E1CBB1F7D4CFA9491B92C39E07F172EA8F44CA2240267B3EF0A7A18FCD79659599C4EF3E3E050827B477936CBCA3AFD800ADE44F87DC91F49146BBFC09FEC0E1B3A1F4C6AAF49B0D5D1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "F0337F0CF5731AD704BFA41CE7300862F8D73BD7729B5C23C0F10283B31602713E9C504B32BB1024E8DE5E3A629856877E151C64747D63EE8CACC834EBADBC983D062489B9BC2548E1202C02D89FE33C1C7842CF32A5238CAA50596291972E4F9C2A26FFC2036EFFF3C72726759CA14560A00B331AB0881D0D5FD303EF0780B64870018BA5CAF0A8726C68729CC22A6BAE5233ECE68E647E220778C03DD83C86636C95F9B0B971916DBE36E12DBED03303C1F300E7DFBBBDE6F520669B10A3F8D130D84BEBF2291DE01E1812D80EEAA7B0E8E0622EC413C6378447F9B2EFF0130C77C160600035681EEBCDC0E8F3AA169682B9BD0B8B71B322BE7739EE1FCBDC";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N36
cyclonev_lcell_comb \IR|R[0]~1 (
// Equation(s):
// \IR|R[0]~1_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~1 .extended_lut = "off";
defparam \IR|R[0]~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \IR|R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N9
cyclonev_lcell_comb \VGA|LessThan5~0 (
// Equation(s):
// \VGA|LessThan5~0_combout  = ( \VC|v_counter [6] & ( (\VC|v_counter [5] & (\VC|v_counter [7] & \VC|v_counter [8])) ) )

	.dataa(gnd),
	.datab(!\VC|v_counter [5]),
	.datac(!\VC|v_counter [7]),
	.datad(!\VC|v_counter [8]),
	.datae(gnd),
	.dataf(!\VC|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan5~0 .extended_lut = "off";
defparam \VGA|LessThan5~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N3
cyclonev_lcell_comb \VGA|always1~0 (
// Equation(s):
// \VGA|always1~0_combout  = ( \HC|h_counter [7] & ( (!\HC|h_counter [9] & (!\VGA|LessThan5~0_combout  & !\VC|v_counter[9]~DUPLICATE_q )) ) ) # ( !\HC|h_counter [7] & ( (!\VGA|LessThan5~0_combout  & (!\VC|v_counter[9]~DUPLICATE_q  & ((!\HC|h_counter [8]) # 
// (!\HC|h_counter [9])))) ) )

	.dataa(!\HC|h_counter [8]),
	.datab(!\HC|h_counter [9]),
	.datac(!\VGA|LessThan5~0_combout ),
	.datad(!\VC|v_counter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\HC|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~0 .extended_lut = "off";
defparam \VGA|always1~0 .lut_mask = 64'hE000E000C000C000;
defparam \VGA|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N5
dffeas \VGA|VGA_BLANK_N (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_BLANK_N .is_wysiwyg = "true";
defparam \VGA|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N12
cyclonev_lcell_comb \IR|G[4]~1 (
// Equation(s):
// \IR|G[4]~1_combout  = ( !\IR|always0~0_combout  & ( (\RAM_C|LessThan4~0_combout  & (\VC|LessThan0~0_combout  & (\VGA|VGA_BLANK_N~q  & \IR|always0~1_combout ))) ) )

	.dataa(!\RAM_C|LessThan4~0_combout ),
	.datab(!\VC|LessThan0~0_combout ),
	.datac(!\VGA|VGA_BLANK_N~q ),
	.datad(!\IR|always0~1_combout ),
	.datae(gnd),
	.dataf(!\IR|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~1 .extended_lut = "off";
defparam \IR|G[4]~1 .lut_mask = 64'h0001000100000000;
defparam \IR|G[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N3
cyclonev_lcell_comb \IR|G[4]~0 (
// Equation(s):
// \IR|G[4]~0_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~0 .extended_lut = "off";
defparam \IR|G[4]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \IR|G[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N0
cyclonev_lcell_comb \mux_addr|C[15]~13 (
// Equation(s):
// \mux_addr|C[15]~13_combout  = ( \RAM_C|Q[15]~DUPLICATE_q  & ( \enable_vga~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable_vga~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM_C|Q[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_addr|C[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_addr|C[15]~13 .extended_lut = "off";
defparam \mux_addr|C[15]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \mux_addr|C[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y57_N2
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\mux_addr|C[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N12
cyclonev_lcell_comb \IR|R[0]~2 (
// Equation(s):
// \IR|R[0]~2_combout  = ( \IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|R[0]~0_combout  & \IR|G[4]~1_combout ) ) ) ) # ( !\IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\IR|R[0]~0_combout  & \IR|G[4]~1_combout ) ) ) ) # ( \IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|R[0]~1_combout  & \IR|G[4]~1_combout ) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(!\IR|R[0]~0_combout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\IR|G[4]~1_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~2 .extended_lut = "off";
defparam \IR|R[0]~2 .lut_mask = 64'h000F005500330033;
defparam \IR|R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001579418D6AC8486B5D5D1B8D24BCF7085BDF3C7EA44D5AF258238A5C773560EB0FF93B2204192A34197D4F0E96CE0572B959449C1EABCE5801C1D9B973A1D4ABD6731AC6067A7BF4238EFD0753CE148946AF1509DB943449DB457798BAB08B2C3F1A89C3054BFB8C67CC926C6140DA308F057F6A74A888C58974D1825B14FD0926B5E66C90DCD95F3CD654F7141CEA3E7413379FCF182D7BFC09289A35A9DE682419859E0517295E96AA08991375D554C9F888E11431C13A0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "59174AAD99CFB06E5BCE70F7DB87F86CD21F58152C6F8F9AA7B613B64C9F5CACDFC2EFEB5471853822558D28E0A49BCAD22DAE6224AFB0B788A09CCA3A4200D71936202C2208DAF4BD2A6F42CB3E3983B65F3B441DFE028AD04DB902BD2C2567AF507619BDE0398402EC529AFEE238CBCFFFD083F5D1CD43E79FE8635B81B9493A21DF519F87F3241ED5B7CF8FAF85E39F1A575F445879436B4684C104D5268AF31E9B4242AC1D1B2A09CFA2A7C1477A01291A8D8E22AEDBFFD5B1A4036400B48629098CA31C4B8AB35AA2CAA9A5AA8CCBE6F84432657D3B4F2A22332A097F3D5D6C5FEF5E45A879B5917DD19A674E357B2A0AAA720206D31567A52FC4FC6E44";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "BDCE82866315D3F60ED91F68454D4A26DA5779BD17C952E5892BF9AC6A6DB16097A35D9C09D334AC907CCE667426D3EFF78A5A8F0748F9C63D660F6939C8BB6A14401BFBAF98072051D40A0AA00FEA34BE2631DF91B36339A53827838AEDEDA856CE47AC58F3D11D6DFF5AA058BFCA1BAB86B31340DEAF3FFB1BAFCA3D703E78F19E19370831BAC103BEF48F01A59567551FCDE16E21EE18D986E1C2C5CBFF2DB1DCB71BE819A3DB0A2E6AF00E110949AEDE3F2EA824A201A5DFE8CB0966686244444DD8446DC164792F0C4100B2C4EF70BF006FB45F82B9DC6C8C3D44801647EC1CC60B57CFB25AA34B10DD41152DB967A20871DF036E5CEE50DB5ACF435EBA";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "94F09D856BAEA4E04C98216A06717970A70B3593EB4EB34D152C25765D18D120E05BDC20675BF62490FDC7A068D1177615D6C58D2AABB146700B61E7FC1552651FC2483A8EF2842264C7BEC8265357ECD59B65845F4464B44323542D3E36A894DBA78078718C6CC5B5DB04CD6CAD378FD1F048396EA9B0EFFFB64EFBC83BCF5DDC8B540ADC2EAC96E8917269F925C3C96260CBEB5BF0CFFA0B6F56AE545CCF48DBA061165048B048184A967838920F2CE964A4B9A2DE6E8E4411C605AE02C3EA01501E6E93E67D1978A72F82C16E0BFAF0E9EA190F9CDE3DEB7312893D8677DA6D699DB705CD0144C7241D355BC6E90B0203A2FE98EA87EE9C73C10FDA923E59";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N18
cyclonev_lcell_comb \IR|R[1]~3 (
// Equation(s):
// \IR|R[1]~3_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [1]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[1]~3 .extended_lut = "off";
defparam \IR|R[1]~3 .lut_mask = 64'h404370734C4F7C7F;
defparam \IR|R[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "5F7A46283957C2BDFA9E049031FC1EF06436786B54FF9E0C529FF53D8AE477CA4856A9D9D304898D77A24A6ABECAE0A83EC49C7541F3E79BB585D9A408236DC609D54F63981B5A0C8E3C811E520327C04AE1606D31CD0178CDAC976F829035CE623D6BCBBFB3F4E7D25CC8633A12CBB4283C77A33DAA7FB17208348E7FFB83F38C03F313DB63BBF5569B7D628D16BC595197FDC5EB87035BDB05FEBE1D8443C62A2A94E24DB505ACF0516072A4DF33007FC927120C36311C50D1257AB80B93495AF9878C1EE2396107F0086E6E4B9ABD23C362109908537072BA9DA60A8F8AA47013E6542D97C351E77D92CBC6772A28E95B23CB5DEF94379EA023E1DA5D2E70";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "04A9CC595BD08389043F1DFDD6890AACB141E127D339D6B1107FBE81985DDCF078C1B0D6C332435EFE7297BE1F47CF81396E5C1AB5560CF6EED4FB9625102B5DDC7B5D79E1A1C0C2023EFE4B2F5446E8B076716B8ED7AA2C2AE7139D7E0B9454C4E57197E378C3445D25A349E1891FC5930B73B5DE5F613E8CD3E9040DC345C1774947BCAEA09323800E7C0B781AC0C6460AD889ACA29AB3E1D82F9DF2B7DA4A547BC1983483C436E066EDE02222D130D1EF7E262C2E318CB4DF0B6BC8002F1AD140AAAB29F9672A04253099837124118BB74AAB935CFFF1FCCBDEA1D6FB43315A295F77A7F3C6170276431B8F501DAC1F0FA98D694BF5D5790CB4474E496BAD";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00FDC7F19A1B70772DE0640C7961A315FF40855590634DF1C20FD1BCB12BFB79FC7B8FFBE9269405BCA701ADC964980F7766DA696FCD49AB111018F7E834ED2EFDC6F4138EAC24D153D9E8B81BB5C041EA8C76DA07768FAA0DAF07E349219172927A664D379180F2AE43178C7000FC706A2D950AC888D45BAA269D3DCB4639535C4DDFFCD5DE1E8F8A6A1CE366F76585F84FA006B92E06DB6453098F0262FFE23F645E1821AEE95A1CE07AA539628BD896EF168233FFFFBF3FE0125602C61430B2E2E07D4C8606AC5A3BFA3BF0A4106883FF00CC77804F1729E4FDE0524D87744663CC1600F5500A5FFB007E3A3F800083F6700BE00283B2882E8067D76118E1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFCC800FB90F066815C89AC6C3D00E1C88EEE5036AC09081FF000003FDE6008C1B3777FFD96F2001973564A1E73F3F1366E01C047F8283FF3D503249225B70186758281966AF626E920A2FFEDF60003FE387C30FD2BE72161838E1E6CCA0AECDA158C7003FFC003FFC00A16D07B6E17FBD792C952ECA7884F42B663C003800B07F8001C5EC2638244108BB3DBA65238B9E6CDFEE180E047FA3F87FCF40B66A9C26FC2C7ACB9641DB9F7F053C10901FFFFFFE03FFF969609AF189BB47060F19CFD37FDC64CA5C2EDE1FFFE01F27F2BAB4DC6E02D2C30B005FD64297F573EF21CC4F8FFC007FFFC7479C03B5C40CC41CF92BEF13F6EFFDE3B4EEC0703E001FFFEE";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "7A2656BD1356A2339FB6B98D61F06D371F3BB8E415F4FFC13DBFD5357A902855353A09C37DCADAF6A3A975D1F678FB4F5F2D9482CBD1EA27F9E4A69718107B878FE1F787E0E1154CAABBD0BD02D0AADE07D8F655FB4CFF0F0EB5DE9FABB99FBBD668453CE4BB7B93F7C5BEEADA39E7B33C46CCB629C46E3A23D11593D26B1C9B5DF7694FDACD43CCFE600FD7CBBA1807349C293B95AF5F956CF9B4A9D6091D1EABE8814C161B8F7C125B9A19694FDE75095D2217713CA2D98E7EEA10DCE08F0BEB1CD5A2EEF6A1A9003D9444DAC73A1DA5B45413FFF0932BC6E938ED0E9E9FA09274196035F3827A80B2D3ECE22E86586FFB8FC8C4AA169DFD968EF54B86E8A6";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "EC203648BA74B45A9E90AF8AC7D0D802F397F43647162AFFF22FEF3CEA7271A5C7498B157E1AC46F345AEA74E999F463A297110B124545F73CBCAEBCC6D555155DBFE58E3B837490148628EAF666770D8ED62FBFC2F565EACE7463E30078F36C8B69C20D4085D93CBCD309CE9776E18A793BC5EE018331C6A7DC3BC519BB33007013D672FCC85D02664F123E3CE1D44FE1AB8731314091681F81F5630483946CF955EB703013F13EDA9360E51F4C34ACC2E441E4EB26666149A1655282EFD51079136FFF7D5BE0A8352A3837F037DD9EFABEB52570801A11970AAE130FDCD84DE994D7A2B2C6113BA5071DE9609F45CCCB675A87108283266A28FAE767DB539E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "8B0EACE097F2D5E6333EC676ABF5CD2F158AB6DFAB1BAAD614C9AE94C41D54B5C80806CFB7B907516FCCCEEE8E086FF1200B3EB63FAE000AB075E91E9CDB2AA5D408FD424BE6BB1F7C0833FC35AE7FA9AB1B9931FF4BAD1FEE83EAA550B013ED2F3420C35408A6064A70B3A5A9391038D0B9AC922102D020E4994E07823BE79595B381B56DA3048D84515A30FD1D8ACFEF25645E7DD5D0CA2E396FB497B2933B19802A99CCD27E9A41032F8974F587A8395446C64FB0403B96254EE57111698EC2C756A39481B6A7714D373A28DDACD5B599C733833D62326B8147E6446F0921D181C7E9E9C8BA3D6E137D22428C2CDB2F9061AF251CA2405374FBC382A6A82D";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "4601CB938EB74CC183C16AD86E027C9C43135F7DEF7B366EED28B0CC6677B4A096670316327F81F1AFA519BFD8142AF100E4B4DBA0CA39A89F270D8D6C3017C2B061D787F7FE9DFBC91212BA8D8A38D0912733724B9801E87F18EFE60DC0D384B40AF40B6A26F0E3E95E7E18021EFF8C1A64B78F9DDD996A8F7FEE29BD60EB20A1D528443F658081FB2320DAA1DFD7F45106672098C19B89F63C1D25DBF7D31E8079F20DD092BAF8F0FEFC7E9394DA982F572C0A1CA873BF543CD50E9778E7007AF5E024956D59D4F88F498C0C37E7164147052FA259D8544C3D408409C0E69702E1B9F30FFE9658071CE7067998B9431F274D03FE93DC2EAEBEE5A840D9F35B";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N39
cyclonev_lcell_comb \IR|R[1]~4 (
// Equation(s):
// \IR|R[1]~4_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[1]~4 .extended_lut = "off";
defparam \IR|R[1]~4 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \IR|R[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N24
cyclonev_lcell_comb \IR|R[1]~5 (
// Equation(s):
// \IR|R[1]~5_combout  = ( \IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|G[4]~1_combout  & \IR|R[1]~3_combout ) ) ) ) # ( !\IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\IR|G[4]~1_combout  & \IR|R[1]~3_combout ) ) ) ) # ( \IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|G[4]~1_combout  & \IR|R[1]~4_combout ) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\IR|R[1]~3_combout ),
	.datad(!\IR|R[1]~4_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[1]~5 .extended_lut = "off";
defparam \IR|R[1]~5 .lut_mask = 64'h0033111103030303;
defparam \IR|R[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000529F08152699FCB9C0B88F66554F603994B1644B6005D06AFFFA22D150CB76CF4D4AEB4EBD6139006930CADA9E1E46790675B3992A876408EC373641DE143DCF200FB4D4888094F6D7F0343B66CEF9698C4A9EB3A9B58898995F57D6AC36B125506D040BA83A1413CCF1C9B0A1EAA243E36F43BF570C0FBA134369A94B833CB1E6B0C70541180E723A522AB5A0CCA198762421709EB964242B1E1CDF924B762591FA4F38C8147373D75C861BA5412C8C07B98611E01A1B92";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "54413E028F44BB30E3FD0BBEADC5228C953CC703CFBE7CD0F9DC4F99444D36E9304E9465BD76871765EB78FBDC4FAE22AC9AE0FB8534A1EEAE18FA53D6693E8713E3979069FF99D0B7F05FB5CCBD78492952E7B80C61D6D4C93734209C0CD9E4CA1B017301C44D903EE4608127E81264B2C2350CAE4DAEBB64E1E9871D57FA8CE1D7BA9F4203A0279E2E8D7A23A2833B0BE361EED386759266E9AC3C33AF228797DF6F80FB1B99C16EE9FCC342EAD7DB093D6424ABD2090CC01A3CDA4D64AAB53A9251E243BDAA20888DFB2E702E7B955EFA9A92960F59F96D1ED2E206E6FAA0F99C59D6ED288DEBEF0EC8ED6F139E28280B22CD32117126198F7D33EC489698";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "80730CDB3729C9954214604177CB2DB689EF3D2DC98CA82F7FE39F292B8571F6396F68FDA8B191DCDD5E6FE6F30CC336F4ABB8A6A03EB783CA478D8D734772C97D68BE83F1F680DC730798A6E870870B3B6C20621D680AC58AF84005CDE602AD084210CA67F1E4DE3AA2FB9D633356531529FC6B20DB87B983F605B9A53FFE2C6CB9150CCB9A32CBDACFD1DEFF110FF07C35F28DF3A90FF7446752C42E3CBA31C8662F22E4EEBF1FC5BEDB84C05D8F63E1DA7E5FCB7525DCB9CDA9414013737904AC4DE24317EE3329AB761CB20321B137C09FB4D63ECB858AF06AD793BA10F1D7EC3EB73804F50705E343D97ECF57A93471C6249A4EA43C06D3B7C08EA00A50";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "95F12D2F92733ED1E2B7222646E2F695A50E77994DFD345782D69B14E7930F5E87E92E09849E40076C495C5C218F98E138A46D8F81AD22CDE8C1D655740E582526537D0605E81F52A1EF2F98FAE2B47EEB4D4BED3879E56C330EEE1075B929357873EB0CABABDBAFD8477819E893DDAF543923879AEF8ABC802D22EE312B0AA554501DC871D3C5D91041161001BC3AAF92613FE861116F4B4D7AA301AC316C2B902812B1A017DFB200E919846E675BFF90A4B3EBC9C400F8D3BB480C29B9BCF381270DC33B3F8B71C35832B56E4224B504AE979A01BFBE1AF2381A087EBEB198D86E6269872176703DA59FBE1C03F3C2C8F53A161BD411988D3BE7540EC285C7";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "6026E41709A20328C1BC52F96BFA5C5D56D46206182CB2B149075CE0F236E9A8D2BFBDEE6EFE26D9FBE5200B3088EA1D9BBD307ACECC8516DA499A783E023082EEA79F76047997F3C903F9D93AAF906729000BD8A7C4E4035A9C41EC602346C081A7D942E2345E124DAC54E76BB0F02BCAE9CEECA86D22F08EB70974E181C409A68FE5BBCF0644C3A3C61FD1A814F968E755A4AB3C9D67081F370DE9BA141641A2B01B8119D7ED38B0B395E8879C0D1773F7420BAE808C56A184CAA0B0ACE3C0E9055308F32910ADB16C8B93BF203AC9AAD467E1A7FC356080CC256D7308A1F27D8A34255F781C2025FFFC43F8B184949484ACE1AE7D27807D89B22B172EF8A8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "C2D197B1393EBD85D487F09DCD1A66FC031D646E01205BA4FDBD19DE6C8AEFFF78DAFC5D3F95EE26DAE32E8DAA1977264EC1CFEA13863554C94961980D2581C260D40611F6C82B0A093E040658985B30281E03818F2E9791C1D1FFFD778CEA301C17658F5FF7F9698299F078E3D93BDE99360AEE013A61256BDDF60F21521D33775CCC7CDD88E1F666CD1CAE5C00533163DA61F6AA00F87136BE75A0F86624555356FAD32E8000F458519D13B66FE9570F9CF077297A71153C5E8CC3F77EB9E038D031458E1A689DEAF09F6B73CA9967DC804733FE3EA8B218795CE6FEF57ED4A7222CC247C10C284CBC39DD870451333387CF02B175B5EB4EBBA663858357E3";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "F29872B949862B053CEF072E3E6DFB7DC2A98EE3CF0FF311272944263AD70F33CFF8058F8D6D8DCE487A055EFF87EBE163F5D029843650AAFDA61EE6A5DB1E6D338548A391E3F5F08A5351B4D84EF52F0489D23E02D975C262E8701DE540048610AD25D8832B3DD5ED8148B6CE04B4021C1A54E01EC38014F34A45A6A5AF95BC06E828514ECC022460238D331DE5B46010A48834348F5227EC4AA46FFB5CE3F94349E181DE19D27DCEF00092A26FE1E621F6F0ADB59BE5024186DA4FC03C24F045075EB9F27AE3EA167AD9DF92AF3FF5DF41D5A358033742EA48781B56572BA60652FACDDA75CDFB37E5F9D426DBAC3A099F4FCFE1D0BA6873774CE37A3BA0CE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "E25E141CA2BDFB8E1BAB586071F8089CA900619C21F863D6B2DA60F078C9EB362786F76D3D807EBBBFEC1134202209F9C9E3AA7CDF0B587200980C89CDC01036E1F842F37B26189D51127D6E1807C75EE6160375AAE801F8019F085EAAB4049ABEDA8DA690C974FFB191381FF5C37FFFFA1395CB82AE24FF8A970AECC87B341A03E23087C0125EFE04E33B0C7EBF92EE3D6DF84D2A850B9517C9162263F032BF0078B9019493671F8A301C6ED714978311C2EF0A1CCFF07AB7C0CF2BD5D523BFAD284D946E6AFB0F0DACB783083AB8F638C7F801C37773764548EABE438161B0266756510B08E5601104F807D6433F59BBF2EAF101A09FDC11048A6B11B20591";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "9FF93F303EF2F3FC98AAEBB1FB026C073279835DC07E6DF7671FF37E52F963F7B0D51B8CE8F41D79188F8BE6A5D8FFD7F4031FF33DC3F89E6F26A683A745AE329DE0D01887E88AF0F1E5F29FF1FDE7FE1C966FCA2AFB5FB49A011FB5C948A1A1834DFE81BFF007E7E21BE256AB880F8706964CB5BD355ED3760A9CB0BAFB80038FECBC094D3ED4B43ACB8E6A5B0EC01A75E1FD9E0518430003063078D598AB7512D7CB2D0EE333CF02D47DFFC2FC230000010422AB286C3FF6A9D5C35AA6C8D29301FD6AE15C6A41000FE00C4E52E55E91964C5EB9464D0523430F3ED380303840001C6E09DFB33027C8C8D79AE064E9E4F2823ECBCBECE82AC0001BC159BF67";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "EAFF2B223582A97FA03F0BFFE1A99A445DF180C036F3FB3207812FFFEE802E37EE0B0FC729AD6C87D4B01481E02054FA3553D0A431C7003FD2933E71160770BB0FC6B783E03E2676FB33B2127A8E3B28A481C814FDC550279957EE43835FE7B06ADD007B650DD8E039D8F32E7BE4F0899EA71F19E07AEC38F93A8785C67B30D286A2A2165CC336C1B800376979D4A59D847BB084A201815CD5089E1D2F547099C9EBC00BC4FC37F59A845C522474A47825D2A9D93E4E30288F30231FF80FD019B6ECCC3E8B2D0DA69A9910C7FF4CE4B3F7C01C527FECF001FC6650CE18169718BB460F017FFFA370F65981F14C9782C81FFF88718F8E0C4FFF77F771F639066C";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "D3815D10FCED001D1C7F9BFA0187C13565006307B86EFC9C91883A359F633D9E645FF0001A071A34120901851CB3A1F4C07349E24E476DAA1B727B00000D0E32383E6210FCABF8B3754B6BAD378FCB6C441B1928007687CC33F3DCF608D0CF8ECE7F6A52B3861B8E4099F7B7D000FFF64C33BC0830C91CDB815F903BA35E49F83C5EB0031D5E1FF0784C13C74B7C4341F84F9841CD71A83DCFEAEACF006DDFFDC01C681FC2A4C6213DE07D9B2FEA3519C5DB44103FFFF63FC0000E680338ED3B9C21E07F303232B3C84036843ABFFFF47C0000C25801BDECB16D49E05237BDB1EF82AE669A379FF5A000007FF86001FEF923156BE0027C4FF35F0BCC071B1D7E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000FFEFFA181FAFA6F872BF002FF6765C1FB258FF8BE80000003FFF9FF8323E073193204D0157FC54F969E87B0350B801C047FFFFC00C320018579FD16085EFF1E89C6251F1F31658FFEDFFFFFC000FF112F88FEC274180B22D6A066DA3079B08FFFFFFFFFC0000121313A4CF69DEA18CC0D15F2F70C06CBDF1FFFFFFF4F800000FE3258D9905510114C74349C247E75DBD11FF1FB805C007FCF8120E5B092BC2E1F0796BC49C0FFAC1877FFE000000003FFFF8E44D7C5D9A9DF105F50CFE7FFDEDF61278FE00000001FFFFD32CF57E585ADB816ED36B699E7FB0CC5752A700000007FFFF877E994FFA5E4782C7EF76B3827F8014A3D20FF8FC0001FFFF0";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N6
cyclonev_lcell_comb \IR|R[2]~7 (
// Equation(s):
// \IR|R[2]~7_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[2]~7 .extended_lut = "off";
defparam \IR|R[2]~7 .lut_mask = 64'h11DD11DD0000FFFF;
defparam \IR|R[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N30
cyclonev_lcell_comb \IR|R[2]~6 (
// Equation(s):
// \IR|R[2]~6_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[2]~6 .extended_lut = "off";
defparam \IR|R[2]~6 .lut_mask = 64'h0522AF220577AF77;
defparam \IR|R[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N12
cyclonev_lcell_comb \IR|R[2]~8 (
// Equation(s):
// \IR|R[2]~8_combout  = ( \IR|G[4]~1_combout  & ( \IR|G[4]~0_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|R[2]~6_combout ))) ) ) ) # ( \IR|G[4]~1_combout  & ( !\IR|G[4]~0_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|R[2]~7_combout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|R[2]~6_combout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(!\IR|R[2]~7_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IR|R[2]~6_combout ),
	.datae(!\IR|G[4]~1_combout ),
	.dataf(!\IR|G[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[2]~8 .extended_lut = "off";
defparam \IR|R[2]~8 .lut_mask = 64'h0000303F0000505F;
defparam \IR|R[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000158FAE7EBFDE13B7ECFD4C3C012003F93DB1E1DBD9585EACCFE9F99E5100987FA2EA5CD2B7087EFFFEBD867730312E9A527F2261DCD7F120F1FA671EAE837A18CDFFA39AB2EF50D4DE4000C1C0F89F95FF0292AE0724CD74AAACF9CE1D1FF088260B1FC060F8700331C01C3C4803D38A8A1CAFE5E21EE50006B7156DB06E3BB40DFBBC7F560D0241E6E3C958C944D920D74FE8F200A46CA881AA6F13FE4127616332F69D0C5182D9622F9D0F7F5B4C23D83866FE19FE0629E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "592315A2BEC2CD108D56F9BE9875E9CD7E3FC0FC8FC000A5FBE0E84EBA15D2458F825C18A32C850F76C4DDD81008739CDB35C6BE3AA4D6226AC73BFEBD70E327E2559099C82F903487CC72D6D85812EBA4994039FB32E45D7E0676B087E45E24EA186313DF21E1B067FC3C103E4C2F81D6B599B8CE067DFC74FCEE36161030B5FF5C8AE1BA1E7BDEE11BB3EC5B3E4DF87BFFDF7BDB48FD9FB3E2ADF540833F7382AF03A1938264CF0E9600BC81EE40B1A35F385539A2091312543DDC29EB634D4667DBE63C81ED81A5F5D755582FF39DD1313B7CEEF60FD29C3139030640045F486122A1A051B1E5C3F132EEFF20DF5033E9ED17255E078B4257086D1AFAD1AF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "7C61F125DBF4F00E6D67C3765E0CC4D34DB4A1F8F950D5C3C01C90D083B72D762BF38F80C839B4F45AE0B46862AB5AFC0C04076458920E33FC718E0F0DCFCBD2149756B8065414DB263DDF011908169CD973C5EC1F1DAA0268EC4AD67C0B8EC7BD299675800F480EDDA508012C3D3FC3900861049F979DCFDA4CD525F70001A02E926757B11C3C3AB0F8C0E08DAD8BF96741AE8971C4E00F902C24371582BC3E3EF42E5069BADEB7CAB3D02F46DB83F800723454EA66E57EBE34D8C84256134ABAECCF176E7F6D5D0F634216E47E00A9177E6E026CF9E8A6984E6D46A5566FF43AA1A0D746287C08A183DE140CF28E43CFC4EEE7C3FEB303FF5774D7D7C652E1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "B06D41C81413EA9A84393DA4452C9D63E4F69841E460B227F6CBB908C6C070673CC24738245CEF5A8BF66304633168E27FB8886A1CCC5DA542B3BE74A70C1C0D9959D46580080B1DA2F0BC168FFCF8E92418F10C5C8359383848B50C5379D5578220E894E42D87C83176569721A876EF9803A93459399E4F780A69F69102F4C93BA6E40F5C9A8287FFC5145BF403D77222020DAD4773E1584D18A669CC8D7F932FEFF28D2F321FD7421B2D7405718958E005DEC9F6B9A3DEEC4FCFFCA154D203D7FA4387F70C68D47453D4F9B0290BE3EFA5BF9BFF1B682603B71F5428D79A70DDB9590A39DD50BCBD5CED0F1FFF9248C0064D9B439807B50D822AB99B3D6A13";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "E007003FC029DBC0188199BED38680CF3DFFDC4F017E34067BE00F001D00CF4B82EBFBD65B48E53EEFB32A7EF938FF8006FDE00F01FC00ABECA1A4600892A35EDB0FE42AA4C142FE302702E00FFE1803C6F2717B736F4C5A36B0E7C2429A7E79FF9DF100400FF8180281160DF202BBFEA023C8ABC3409CDB77F70C8938447FFC700E2FF7A3A5EB34F3677ADC097F7FE7C5FA03C0082E3CFFFCF83F64B88940D7A2224BA18B8F4FF003A6750065EC1DFFFFFEF83DF01431BDE725F02B844347A1E3FDA6FF00A8487EFFFFEFF07181E00A2FCC969E28408CACACAC0187604005CE7FFFFC7FF1E028F27189B2501030C36163E6C3FCD17E431004FFFFF83DA1C198";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "1D40196F4CD567A603C0F9F9FD430D6CF9BBFFFFF1FD03CDB8179004820301B3FEBA0030083B21E432FC489FFFE3D903CED8228CCCCB9E9E0E9F2CF0F3FA335447D03DBD703FE37B03C90DD7E00213D19C60D3323C320EBB7959DEDBFC1007F1F306F52ACAE1C02BC3ABE66071FC0F0198F351F12C7C33C0F8637D8F3DC8D1323641A10B23318E038FFFE71986626623F87AA1D33B1DE998CD278543B1844E47C17C3F97FB0015D626F87DE35D4BE509E648B80022CA0200000F652007F00018740CF03F2F32993AE0514A600087DCD977C005F2F0030001FC7620F01F0E00E14776D0AB20003ECDE3F2818600D820041FFF9801F00C68FB3FA76EDF5506F643";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "8D7BA65198ECD0119D7FFFF801F803B5C2FF9C6CF93A068BF83E0C539F20F68169CCFFFFF807E1C726B6FE53E3612404B41CDA3F543D26C70B9461FFFFFC0FC1BE053FEF7D37E2B08C1F9438F1DF46DE350BEAEFFF897E0FC063DB4FF7AFFF8301855F246862867E08EDF32677FF000F8FC0520638F70DDBFB406CC45C0FE8280394DFFFCF91E000078FE0035E1DFFC5F866033A299315A22FC4B2F0FF9E000000038FE000D5E5B8FDE07B849961D1B74DFCC6B1C00008400000018FFC00FC12C991E07B0798E410470D267513400002800000C19FFE01FDC97707E056078E28A02A5BE66E0460000000007FF9BFFE00F93A608BE0060018A8C00C33A710E000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000FFFFE3FFE00F80A7CDFF0060008BE01FCE7BFED2880000003FFFFFEFF3C1871BA46DBF00D000943CF01863FD821801C047FFFFFFEFF3FE4039CED25F874006A062F2301902263CFFEDFFFFFFFFEFF1F1406A1C496080ABF926ECF060031DB67FFFFFFFFFFFFFE213CFF82D04312294DDB4913AFFC075C64DFFFFFFFFFFFFFFF003DFA674FEC75AC8296EFAA9FFE794C72DFFFFFFFFFFF8031FE3DF3DFCDB222F9FE89EF00BFFFC970D5DFFFFFFFFFFC0001F07DBE864488771F70C93D20FFDF6ACDDA9FFFFFFFFFE00001C2FD38967D92681FD14F09E807FDAA762D5C7FFFFFFF80000187FA48F67A9E60342077C9D7C7F2AB8DC524FFFFFFFFE00000";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "AD67446263340E14C4141DB552A09C66035761ED4C3C6F58B769EF463BAE0E031EC20DF5A01CA698C51B17484F6B503B8AF09063E94364E4C8CB5C63D7FC4D258E223B2F73C7817D393D077B343153BC0C053EF1B39B1E927E9E9B0D9428C3C08ACE0CB30A1CAE793DA0187574B38FCEACFBCA099EFE5ED715330F8401609207393F20857D8FCEBF399A69D2AF1E67FBD4ABC00478024B46C2D27C17146358405CC73C071A6A886613E6F3F401B47938442A28E808C3FF7CE00708E669B8C1ECF6FABA68FE9174517156A8A8303138DC6AB47801683FAF2DF4B5DEA0700FC07A105A1024CE26451A6447BF800062D8BD0306131B417007017D317E1F4F612298";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "8AD79FFE38E52AE9F0184BF332DA98CF024F44BE3E6E3B87C049ECABD0F8ABBAD3938EAAF3F4C198C3FC909C9C16709DE8A6BA80D7981ACAA48FF14414EAE89B7EDC0683F60C9024828E03BEEAA138F2252807E76D28A9E0D76EF001188A33000700F99A74D367AB3967D68117F74489E5F5BB2E01C0EF79F3C7063B569FD52EC04D7230CA07F70DB0E6717A9C01DD791D33F00612AF1879353E185A7FE4B2AE4CC0F6666B20000D2BF409F19C6505541133EF18F68F492BAE2BC90CF408DE0005D52C3DFD5F5CA8DE31B802DBF40C8ABCCAF0E021A16723E005F7B3B9E332DF9F4C1DED65B6C985087388F39427E71FC3F8C411DBC52E2271B904E86A8B792A";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "0C032488190EFFD8301FF8E197C9FA0C05087ABF77194A95D0C37A3DDB68BCA3CFF803F07C877E3F402C7CC300E7ED246F30A7B8977F4D8A9447FFF9C226F2720FB80F6851E393F6826F6148BD63EA76620AA3C001C70323FD182E416CFFFB17FB9AB8AC526836CAEAEE3AB8F0038D0638FBF3042494000DB221637C9741316A7BE050A90F0FFE6211E0DB300744AAEFE05D3B4E4BB90DE80AD67F44DB60FC07392F097F9DF6D133601A7E48728E1AAE69639D4B5AA276FC3F82204C40CB9867130752E385954F385F8000FCF6AE33663A3E235672FF008F0C647FFBF58785AD26549A4DD13D706BC7FA01E37E4F53E9C61BFFF01C00DB3F044C9F41F30D9B37";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "F01FE01F3E7CD00011E77AFF8007468198706D322389A501FCC680FF8081D14487F9FFB2C00001C620639A713604A88F0BB00920FFF4660C563FF3299E001001E06807567B440995AF1705839BFFFF9E96F57C8C0B0401F802D1EF7E6C85001E5DF2F4405CA50CFFC1DA0DE00C3C7FFFFA13D63C7F300270099CEAD8BFB15C063FF9CCF8000FC0FFFFE3031E01401FFDB782BB26FE15DD1DADBB19DB83F00C7FFF8783A7046D40150EBA721DB1C3AC3541A1C50DE10FF0038800C222AAB71DDFBC5959199A670328909400F50FC33FD605C7FFE7C7E6B70724B8A69B0E07EDCFB773DD688D0F067FCF06FFF83D34B3B77A9B53BBBCD6560DC029B87C0052061D";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N27
cyclonev_lcell_comb \IR|R[3]~10 (
// Equation(s):
// \IR|R[3]~10_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[3]~10 .extended_lut = "off";
defparam \IR|R[3]~10 .lut_mask = 64'h444477770F0F0F0F;
defparam \IR|R[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N18
cyclonev_lcell_comb \IR|R[3]~9 (
// Equation(s):
// \IR|R[3]~9_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout  & \RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[3]~9 .extended_lut = "off";
defparam \IR|R[3]~9 .lut_mask = 64'h00275527AA27FF27;
defparam \IR|R[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N0
cyclonev_lcell_comb \IR|R[3]~11 (
// Equation(s):
// \IR|R[3]~11_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|R[3]~9_combout  & ( \IR|G[4]~1_combout  ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|R[3]~9_combout  & ( (\IR|G[4]~1_combout  & 
// ((!\IR|G[4]~0_combout  & ((\IR|R[3]~10_combout ))) # (\IR|G[4]~0_combout  & (\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|R[3]~9_combout  & ( 
// (\IR|G[4]~1_combout  & ((!\IR|G[4]~0_combout  & ((\IR|R[3]~10_combout ))) # (\IR|G[4]~0_combout  & (\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) ) ) )

	.dataa(!\IR|G[4]~1_combout ),
	.datab(!\IR|G[4]~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\IR|R[3]~10_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\IR|R[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[3]~11 .extended_lut = "off";
defparam \IR|R[3]~11 .lut_mask = 64'h0145000001455555;
defparam \IR|R[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A140FFFFF3FEB0BF801B453E81C840781FE0B9FC49EE0C0F011E80EAAFDFF89A4FA02C9296BFEB801C1F9843EA731836C7F1CE060FFF6FF0034FD03428480A8B80043E400F14225EE7FFFC4AE508067000997FF02538EC968FBFE2FE601C68F666FE03FE226059FB6C01D6B8F0263070E5AFC1E97F8EC8F88076A0F8FE2F78043E43C7F7DFB8222C10114D8383F303858CBE7CC0F9FFF75804C101FFFF488E3681812DB6C31DE1F332041FCC09F3FE3253801001FFFFAB66";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "6E34C1F298C191F0FF5606C166A9E7F3C8DFC0300FFFFF531FCC02A0706DC1C9FFFD9006C08298FF46B87FF8100FFC7F2ACBCF0E1079BBE1ECFFC44E018020C8FC59583FF80F9FF7781729DEABE84CC5E3E07FC64760F81C88F867903BFC5FEB1BE78870D731B9AEE9A3BF9FC00BE0FE0AE161EE2EBBF5FF9B0517C26CD7EA4DE67DE4FE7DE0397500FFE40FAC7EB277FC00238421B03A6467E7BED27F7CC03E736F93E69C2C7CA8F1780061FC1179B848A73B3B983DF6E03E2161934E704DFC1E0025E0007E11DD2C343B1C5D9FFC62201E189AF95F6F9DFD2F980301400022666C86158C730E1E00001ECD78BCEF1FBDE9DFBF4718C199C3902CAB6CCEC000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "0380001DC14F6FE77079C19F5FB0D44D63878A0C3326C7EB4000600018991AF9C6C3F1833739886C1C84A7D5DE7D46E7E5C00018000C98DE5726AFF10210FBC3980CEE23DAE249A26BF95830060008F8183B56EFE10275FFEF4339C9E7FD71868265FE9C0000400071A733D0FFC1003DFFC56B4C61B47EB05CC0F3D5BB0000202023D73260F7C0047E8F28978D0C6009D8B9627A8EDBE0001020C537A600FBC001FA44A92D39FE2830EC03613EA520F81F9A301BB3E21F5D4000F7B92A9B3899EF13661C2100923C8F13EA107AE7F4B3168000FCE1A2E21D7B1C939331B1000B426180DB403011CC3BC39E11FF2CE7374E128699E9B7100001E10CD0B5C022ED";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "7DFBC1F017F493C33F3289CFB835DE516401E4BF63B5B047D7391D80F83FF7D64921E4F1C6200AF8D83D80FE82834FE03F88038C40F15F408BC5B4A9B2DE20776D88BDA07FD8AD3FA0DF80100C30E02FC48EE39BE3317E003D3D2C9B9C06832A9EC0F7A0E50603F0129E2582335F03102002922C07CD0060BCC590C1A5FABB01E1F808EC73069F38003908C2EC3FE5E27DE7EA904020F11D8179AF94AFDB257550100C8E61EE1FE44312FB8608705A1896F4647E0940D81360B0300321B02E03E5039DF6E9B87855E06A67006043302EE9D9906400D8590E03DAE39251EEB448D4B0649BC05CA459BEC1F9D0E0006198480782E397ECFFA2252DD82203C1743F";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y54_N30
cyclonev_lcell_comb \IR|R[4]~12 (
// Equation(s):
// \IR|R[4]~12_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a188~portadataout )) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a164~portadataout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a188~portadataout )) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a164~portadataout  & \RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[4]~12 .extended_lut = "off";
defparam \IR|R[4]~12 .lut_mask = 64'h050503F3F5F503F3;
defparam \IR|R[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "7C5531F9BCCDD1F9ECFC1EF90334E586F827289573E95A721EFA93E1FA39E7F4EC9635F896FF336401F8770735738EBDE107FB8E6A8C6BE8C5362A47E2061E3374DE3E772FF73E9A3DFCCEE99A4210F3E9FC413B88080BFC6968640033BBF02BAA27FF3A7ED093EDE2681FF8A5AFA00D30AA3EB43A7A7FE98C4CB77A5E49EAE9C1C0E87E7E7AC9803C93C82F13EB7B84FC8413A604682739229783E74FAFB2C000F8AD06E53BD57F16FC9803BF8C004FA824D11FEE41398E6007F55C0A42574ED8FAC203018EF000B7F9785E77E6C66A0C747FFCF028486E8EBDFCB01FF0DFFA009A2B783C3E670613077FFFFE831F4B10BA1FF9F01FF97F3D01BE00FF1FC9D8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "AC44047FC7E090E6000586FDF6251F3DFC3F44BE005E04507F2FE063BF0664387C1AE393FFFCB8FF32007E9C80104F816A84796A353FF5E09D105D8CEB6FEF3AFF2C067FF63F303F8171FEF7269F38071B18B09B0CDE2EEF3D7F0FFEE78E134007012E689CEFDF9B3A0B34B009D03F8EEDFA1BD1FE01EF2003CB07CCC4500D9FFAD372EB7D01D037E6EA4E8063FFDCFF02A3F706DD9E99898E6D54CEF5A531BA6DC6EE7AB03FFFFCF603F1F09F9B11D49FCCAFE0FEBEB8B885A4C3A0E7571FFFFC2C47C9F8D95C990C3FE0573C65FC12273E0AEA60C7DFC3FFFC0E3D8AFFFD4F80D314D005A7BE96B42C9459833286F003FE3C0ED82FA7E33FB8F7EF790FE2C9";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "B0A436230B6A74C0CFFFFE1F8396075BD037FAFE671B3AF22743FE3EB2277007B007FFFE0385C000EBE083DDFFE7EDB8F23F4B2B9EE96D7B18780001FE01FBC40043EAE6CE1CE3FEA18303E43D49D1EF9FDAFC00003F00EA0A07E463620000E4F0E01E012C3D1351E3B28F3F00007C01F43D0FFC74F2000D0DFC896A2EEDEC9591E7AD730FF001E00FE8B04FF864DA4FFC23CD68671616355BF1E5EBBF80FFFF0718D58F63E3504B6FEBE21C893B719AB2C3736CF0C67800007E162C1FE013F06A98AD62D843AA72601391D203A76287FFFFFE0E3A80F1E3F87B8007D597F1FC184096DE3F04F80BF80001FE81C6001E00EB000002D30FB6756B9BC1F2EF86FF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "E89FFFE03E43CA0007E00A0000005E7E4E1E2013E89AF70392A340FFFF009F2CE7FFE04E000001E85FF01C1B63ECA53F08700480FFFF8030307FFF86120010045F9759541697E4E1CF126D82E7FFFFE108F4FFFCA40C01F80BEE11401D1117E5915AF1961BBCFCFFFE0BF3FFFC607FFFFA177E808079561BF39762FA8214E3FE3FFE0CFFFFFFC0FFFFE31E6C81000BA965FAF5983E27111DC3C71E03FC0FFFFFFFFF821FB200400FD6B16AB0C78845FF81D0230E01F00FFC7FFF3ED967B6FEA06174930BF669CC0CE387D8530E03C039F838001CC33F77081459AA91B99D90C038BDB8605B0E078030F9000008C1DF80F31104960DBDB50BC0311C8F6026061E";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "0000FFC00012B22ED881B26F489CCC073AFFE05CEA7E1C067C0000FFE00026C302C02BCFCB81E7FFB7B875BEDCD2FF9006FE0000FE00006413F5CBB033C33E734067FD89039F14FE1007F20000000003DA3DE86D43B436AC6769FFFEB1D9BFF1FFBDB7E280000000021659E9F1073C5CF255C64EFEFFE21C8BFE7C8FD2800000000FCCAAAB35FDCBF2E04D0A1F7E80010603FFBA0FDC800000003F2C3348F4563DE1790D44717F00018785FE59F3E0000000003F960AE5056C360C463C33C0BEFC03880FFFB78980000010007FE7A25F9911ECE18253469C1E300096BE7FE40F8000038001FF8FF3AFDF808FE1EE23CB1FED03FEA08E7FF577000007FE01FFF7";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "E4FFFCF27C63E39E2AFFF9FFFC230D0CC48200000FFE03FFE7E79FFC78E2D4C9F313FFF00338E047F1A7C060001FDE03FFAFE28CFC39581D7AA6898FF00D378CF831F981FFC01EFC03F977CBE701F7C8B70CEFFBC3F000B879BE3EFC011FF80F7C04725FD7E93FF82B98E51C8FC3FFFE6784DE0EFF803FFF057C63036F1DC1F29622609787EF41FD1000B896000E183FFF87FED146DAA0F0C39F87C165A287803840006000000A483EFF81BD2ED501D75839980022754D6A0004BEC000000018E80CFFC3F39491D5BE9EC6200004936099C00C0DC0300001FC0A00FFE3D772C10F269F98E000397D9AE2800EFFF070001FFF8601FFF39E7F3FB7469F33000674";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "F298D6901A0C6010087FFFF801FFFEEDE7FFFC98D8E60607FC3F4DF39F1807006357FFFFF807FFF92FDFFFC428409C05F6FB90F0E8011F82041067FFFFFC0FFFC210DFFFDFD041F002088433D8E8C3C00604E8E3FFFFFE0FFFBFC75FFFA6802140031C040FF26E01F0F1F07647FFFFFE0FFFE40170FF462427C0065A036D50E7FFE71FFFC17FFFFFFE0FFFFDBEBF7F4807808302400DD4418FC0C0FFFFFEDFFFFFFE0FFFFF0C4D38881F87878220CE2E4D6038DDFFFFFE7FFFFFFE0FFFFF036F07741F8707800F8F96DA19F9A3FFFFFEFFFFFF3E1FFFFE037190C41FAE078A289FCDC569F37B7FFFFFFFFF80063FFFFF07BC6FB01FFE001CCA3FF00378E2C1BF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFF000003FFFFF06B3FFB80FFE0008BC7E0015A00E4F3FFFFFFC000000FF3FFF8F3CE3880FFD0015FF800079E01F383FE3FB80000000FF3FE7FF3FF0DC07940056FFE020FF003E1FF0012000000000FF1F07FE1FC502079BFF511F2001FF21E78800000000000000213C03FE4FC009E6731E7A0C6003F86F826000000000000000003C3B7F40208C613E69E31180018190766000000000000000003C211FBF905FFDDE7FE3BF80000E5FCC6000000000000000007C7F07C398F11B6039FC100020737040500000000000000002FCFF07FC8E581BE13FFFA7F801CC86622F8000000000000007F9CF07FE826039C1F7F74FF803320F527700000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N39
cyclonev_lcell_comb \IR|R[4]~13 (
// Equation(s):
// \IR|R[4]~13_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[4]~13 .extended_lut = "off";
defparam \IR|R[4]~13 .lut_mask = 64'h025702578ADF8ADF;
defparam \IR|R[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N42
cyclonev_lcell_comb \IR|R[4]~14 (
// Equation(s):
// \IR|R[4]~14_combout  = ( \IR|G[4]~1_combout  & ( \IR|R[4]~13_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((!\IR|G[4]~0_combout ) # ((\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|R[4]~12_combout )))) ) ) ) # ( \IR|G[4]~1_combout  & ( !\IR|R[4]~13_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~0_combout  & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|R[4]~12_combout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\IR|G[4]~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(!\IR|R[4]~12_combout ),
	.datae(!\IR|G[4]~1_combout ),
	.dataf(!\IR|R[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[4]~14 .extended_lut = "off";
defparam \IR|R[4]~14 .lut_mask = 64'h0000025700008ADF;
defparam \IR|R[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "A81BF1FC3FFC1FFF5CEC1F0183C600060000E730C05E786F3B853FFDF03FE007FFCE6DFF8E9FC50201F810DFB023F0380E3C6ADFF5F56FE0C1FFA64FFE094FC402FE3E30FFF0547C3B7D9FF8EAB7AAFFE1FC7FD7A7F80B5F8C06FC0037A7F01359B764BA38FFA8F1FFE01FFFF3B0600A6F36017C3A7E7DFC306C2681CE6BFEE201FFE0007FE9CF80396C8A0053E37FFDE330043E03EEFD1FE712FFE73FCFF9C000FC20040374B97BEFDB28002F83FED8CFEF61FFEE3F75F5E007FD640C07A030DB07D9BC001E0FFE6E3FF4C7D7E601DABDF47FFC28300280839E027DA001FE09FFE5BF5C019E6701F252FFFFFF93E00920811C073DA001FF02FE41FF1F0008F8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "9802FEFFFFE49F1811E9B0FC0EBDA006FE00BB41FFFE00307F068E1F7FFE1347D83A4B8FFE0CFB4005FE01637FEF2F826284FDBE097FF3917DC83D04E36E1FFB8013F80009FFCFC78427FEFBFE8087FA3700D87F61FE2E1FFE8020000071F37FD700EFF7FFBFC0804C8F08C3FF987F8E1DE92440000010E0BC2F07CFC7EF7D8122DF7E128FFFB9FFE61E5D580001DC00C1FC0F069F80E579823D337616DBCFD1A1C61E7D47C001FC01EFDE0F9D3F0E6D5FC4B3FF465CF7C7A41FC1E0F8CFE001FC031FEE07DFFC86152FE80EE04C4EE5C28CFD1FE0F8BFFC01FC0114731BFEAF803014E079C74F24C3C6772084B0F90FFC01FC01D81CCFE6DFB855EF81FFBD1B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "10E3C592C7EDF5C0000001FF81FFFE1FCC3FF87FE710AFEA13E5BDDA7DD9F00D80000001FF81F7FF8FD8FFCBFF67E810221351CB65F0ADE41F00000001FFF3B7FFDFA21E3FFF7FF96022284ACFB3E01F800180000000FFE563FFE35361FFFBBFFE5007610E5F65A01BC1EF40000003FFF2D5FFFC0CF1FFF81FF29173B003C6ED601F4C07F000001FFFE5367FFF24F9F00BCDEE9060A54CCE65E01B0E81FF0000FEF80AE03FFED078900404F54438BFCEC2E060921F8C7FFFFFFFF181C02FF7F07960012507A14A8887E71B21FE48FC07FFFFFFFE3D8005A3F87800028C282186AFA760D560FC0FF5000001FEFFC1000C00FB000003C6B3C016A5EC3FEAF07E00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "0FE000003F7FC60001E07A0000002E20101FCCE41DCD98FF8F3C5F0000011F1CE7FFA07E0000019800041FA3841B8BA8F7F0FFBF000000400FFFFF701E0010059A00E297E9181975A0EDCD7D800000003F0BFFFC700C01F805180000ECCA581A66FD0E5FEFBC0300001BFFFFFC607FFFFA00068180407C7C1E65ED0778F00001C0000CFFFFFFC0FFFFE301AD008013F54E1E006FC1E944E20000E003FFFFFFFFFFFF800195008005CA519E8BA7BF99817E1FE0F001FFFFFFFFFFFE061A2400401F67487FE36FBC7000781030F003FFFFFFFFFFFCC1C498FFE439A3D3BF9BFFFFC2C3007038F007FFFFFFFFFFF9F15A7FEBE0D09FA6C79BF6BFC1E60F8011F81F";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFF10AC4589A7E004F5E7478C70000600C7E13F87FFFFFFFFFFFE14785E03BC0240730A7D846003EFC1CFFAFF8FFFFFFFFFFFFE8007B2F803CB425A6B79803883FE718FE4FC9FBFFFFFFFFFCD668191483C748DF86E818017FE7C001FE8231E1FFFFFFFFFD81C6567C043FC307916607010001E003FF0371EF7FFFFFFFF079306CC4FDFFF20999A611800000F803FE81F1CC7FFFFFFFC0D8680F83543FE1CFD9A3018100007805FEC001FFFFFFFFFFC05D5AF2FE07C7FC7CC52EC0C00000700FFF9009FFFFFFFFFF80287F603BC408FF8DB56F83D3C000663E7FEC0FFFFFFFCFFE00680FB0BBB1BFFDE0E519000C03FE800E7FF307FFFFFFFFFE0018";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "1BE0040383D21D78EFFFF9FFFC1CF10CC383FFFFFFFFFC00181AA003F9FC1EFC18C9FFF007381F87F067C1FFFFFFDFFC0008137303F8D825076C5CBFF00130037FF08180FFFFFFFFFC06903C1FFFF026B14B2FA0FFF000B879FFFE40011FFFFEFFFB8FF03419FFE7E58740FD8A7FFFFFFF87DFFFA0003FFFFEFF9FFF87D231F2761C1F88FF3DFFFD9FFFBF9FFFDE003FFFFC7F31FE58BEF0C080783E275E3BBFF94FFFFFFFFFFEC03EFFFE7EE1DF3C7B800787FFDCB5A7147FFC3FFFFFFFFFE7A00CFFFC7C8F9EE3D2E03E1FFFF90B7785BFFC001FFFFFFE03DC00FFFC5901FEF0D2E0781FFFC2711DC07FFE001FFFFFE0007E01FFFC5260C078A2E0F0FFF986";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "F3A787EFE60C7FEFF980000601FFFC61D80002C4E7E1F900013F7F8860F807FF9FB100000607FFFEC7B0003C187F83FEF202E7323FFEFF83FFEF920000020FFFFC0F800039707F8FFB7086CC104FC3C007FFF71C0000000FFFC3C0E00061803F3FFC7806F0063E0000FE0FF9B80000000FFFF8005F00C2003F3FFBB0027398900007E0003EE00000000FFFFE008580C400007CFCB801E47F903F03000001E00000000FFFFFFC2DC78400007871FCC0369F1FFF1E000001800000000FFFFFFF03FF0C0000F87BF38019E82FFE3C000001000000001FFFFFFF01F03C0001F871CB800FC92FFC7F800000000000003FFFFFFF4060780001FFEB0800001D0FFCC1C0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000000000003FFFFFFE7C00780001FFF73E00000B9FF00FC0000000000000FF3FFFFF7FFC780002FFE27F8000009FE0CFC0000000000000FF3FE7FF7FFE0C0023FF9EFFE02001DFC18800000000000000FF1F07FE7FC60E001F806FFFE000003E00F000000000000000213C03FE3FC207E03F4787FFE0000070008000000000000000003C047F3FE103E1BE001FFF800001E0708000000000000000003C1E1F807081FE1E001FFF80000F9FC28000000000000000007C0007C0788F1C800603F000007C7F3F600000000000000002FC0007FC7E781C010000600001F0F91FB00000000000000007F83007FE7E603E000800C00003C3F0CFB800000000000000";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N39
cyclonev_lcell_comb \IR|R[5]~16 (
// Equation(s):
// \IR|R[5]~16_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[5]~16 .extended_lut = "off";
defparam \IR|R[5]~16 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|R[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF807FFFF5FF8EC0400812102DCF80081FFFFE3E3E63F00FFFE141BFFFD3FE7A506024110011EC00041FFFFC6D8C2FC7F80E0607D000A7FEFF1830322188988C00023FFFD0DBC04EF8000386F9E7FF2FFF870B103038048E8C0001FFFFE1B70664C0000196FF9BFEB3FE3180D03CBC04AEEC1FF0FFF1C3470377C0F8011FE7F808FC380CC0083EE80256FE7F843FFC92833FFE80F8008FC7FF03FE0002C71E2A65814A1F3F1E1E0CBD031F3FC1F0005FCC7FFFFE0001641E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "624BC0C1373F9E0F00E800FF9FC1E0011FC03FFFF00000B007E23760C1DA3FCE00006800FFDF6000873FC007DFF000005A07E11FB0407A1FEF00003E01FFDF31FF9EFF8007F06008002F17F19BF820321FFF80003F60FFE371FFB8FF8003A0100400171FF0E1D980101FC0600037E0FFFD18FE30F18002000002000903F007CDE0041F00000007F7FFFC38F031C18000000000000483D83457E0C60F80000001F2B0FC1860318388000000000002C0583007382347C0000001F3566F800070031E0001E0000001414C0C0B1C714000000001FA7E07800FE0033F980300400002200C1E198C5540000000012E7883081FC017FF9F0718018023300C376CCED240";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "000000023B0B50087F803FFF5F80C4190707D80C2700C7FA000000000478CAC800FC007FFF398024182727EC062B24E7ED00000000005D0660C4B000FFDFFBC311003C23D60A0B8263F598000000005D0004E0F000FFFFFFEE00083E67EB058D8061F2DC00004000FCB80460F000FFFFFFD5350CBE37F582D5C2F1F3DF00002020BEE80802F801FFFEEFD3E90DF20FFCC174E2F8F9EFE0001020FAD89200FC01FFFE64E113AC01CFFA60B6E0FEFCB7F8001A30E014CCFF5E01FCFFF86225A687CFFD204AE1FFFEE78F0302100048CAC71701F8FFFC431A6C878CFEB01B70FFFF3FE180A340004AC142C3E1E1FF0DE8ADAD6F0EFF583D71FFFFDFFCD081C042A2";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "E3C141FFF7F031240AFCC60FFF6C05319BFFEBFF6019B007CBF8A080FFFFF039079D498607FFA619B803FFF1638083E03F8FEE7080FE1F00353FFBCFA01FFFD300B88837F8788FDFA0FF85FFB030FEF0053165B9FFA17FFFEB0C9C97E5FC3F03EE00DF851BE81BFE1C1C87310FFFE7FFFFE9849C7FF0FE3F80B400DF86173413FE8C0F4A2DBF4F5FFFFEF5C25C3FF9237FDBD0805F051E9A05F834051E16FECFDFFFFF7AE25E1FF8C3A3E1E8706F2FF707346696094336229EDFFFFFDB705E03FB03E916F5406725F781B7FFEC87BB71D6FC7FFFFFE539DE03E603E48FF83047A4A781DBFE5D1DB42334FD1FFFFFFEB81807D983E504FC20028024C0F3FE709B";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y76_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N30
cyclonev_lcell_comb \IR|R[5]~15 (
// Equation(s):
// \IR|R[5]~15_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout  & (\RAM|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout  & (\RAM|altsyncram_component|auto_generated|address_reg_a [1]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[5]~15 .extended_lut = "off";
defparam \IR|R[5]~15 .lut_mask = 64'h04340737C4F4C7F7;
defparam \IR|R[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N12
cyclonev_lcell_comb \IR|R[5]~17 (
// Equation(s):
// \IR|R[5]~17_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \IR|R[5]~15_combout  & ( (\IR|G[4]~1_combout  & (((\IR|R[5]~16_combout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2])) # 
// (\IR|G[4]~0_combout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \IR|R[5]~15_combout  & ( (\IR|G[4]~1_combout  & (((!\IR|G[4]~0_combout  & \IR|R[5]~16_combout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\IR|R[5]~15_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~1_combout  
// & ((\IR|R[5]~16_combout ) # (\IR|G[4]~0_combout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\IR|R[5]~15_combout  & ( (!\IR|G[4]~0_combout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\IR|G[4]~1_combout  & \IR|R[5]~16_combout ))) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IR|G[4]~1_combout ),
	.datad(!\IR|R[5]~16_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.dataf(!\IR|R[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[5]~17 .extended_lut = "off";
defparam \IR|R[5]~17 .lut_mask = 64'h0008040C030B070F;
defparam \IR|R[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FC3FFBFEC003E000C363E0063C0703F9FFFFE00E3F8078603FFF1FF3FCC01FF80041A20071000601FE07EFC00FAC0038103DFADFFFF9901F3E00618001F380060101C1CFE00CE80039019FF8E7CFC3001E0380304007F0100E0103FFCFA00C0C13B167BA38FC277E001FE00010401FF2203C0003C5867C003BF7B1FFCE65FEE47E001FFF8018307FC060F400AC1C87FC003BF7B1FFEE611FE3EF0018FFF0083FFF0021F801CF7E87FE1833FFA07FFE580FEFFE0011FF060C1FF80167F0026FFF27FE183FFF81FFFE7E3FFCC43819FFC4C40B8001EFC0067F7F63FE3C3FFFC1FBFFFFBF1C019198FFF19E0000039C00076F7FE3FF3C3FFF00FFFFFFFF5F001707";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "783F0600001B20000FAE7F03FE3C3FFE01FFFFFFFF5E002F80E67C030001FE802005F47C01FCF87FF001FFFFFFFF0F805D7B04DA01000FFA023002F31C91FFFBFFF001FFFFFFFFD78358010596807FFC38FF00009501D1FFFFFFE001FFFFF37FDF009000010FC0401070FF0C00008071FDE33FC001FFFFE03FEF073038021D80A9E081FF0000204C19FE4718000023FFC03FFF07607F02B981A77001FB0000205239FE7F00000003FFE01FFF9EC0FF829FC3278001F300006DE33FE0FFC0000003FF300FFFDC837FE3CFE78EC003F3080194C003E0FF80000003FF2C03F3F9F07FF6E4EF9BC783BB14021C0087B0FF00000003FFC7FCE7E9E047C9100637BE07";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "9F000C7A01EFF2C0000000007FD0011FD3C0060018E0FCFC0DCE1A09F701F00180000000007DC8004FE70038001810B7FC0D4E1C13EFEDE01F00000000000B80003FDDFE000000017FEC185F1317DFFF800380000000001F00001FBF6000038600FFE81C8F8A93BFFB801300000000000E100003FCF0000C0301DE9C4E8E0B9C7FFF0CFB00000000001C308000E4F8000801087F9E7C93031CFFFF0E7B0000000007F8E04001D0786000003E7FC67FF1039C7FFE1FB6800000000FE1C0300FF078000121183EF478F806E53FFE0FFEF800000001FF800663F878000391B03E7863F80720BFFC0FFFFFFFFE01003F000000FB000003C3E3FFE851F00601BFFE00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "0F7FFFFFC1803E000DE07A0000006EC01FE052F80463DFFF803F3FFFFFFFE0FCE7FF807E000001F80007E060F8067CCFFFF0FF9FFFFFFE7FFFFFFF601E001005F80003E82060040507FFCDFF7FFFFFFE3FFFFFFC600C01F801FF8080F32C6005091FFFDFFF43FFFFFE1BFFFFFC007FFFFA0EFD00007F87A0040C0FFFFEF0FFFFFFFE0CFFFFFFC0FFFFE300FB00001C06E8058EEFFFE640FFFFFFFE03FFFFFFFFFFFF8101BA00000630220547078FBEFFFFE01FFE01FFFFFFFFFFFE01827800000198CD84266FB3FEFFBFE00FFE03FFFFFFFFFFFCC08560000406DC584466FFBFFCFF3F8007FE07FFFFFFFFFFF9F0980004002F206A3C7FFE7FFE3DF0000FFE1F";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFF3FA00276401EF9039E3EFFEFFFF9BF07E0FFE7FFFFFFFFFFFE7BF87DFC43FEFE8170FEFFEFFC11BE0FF9FFEFFFFFFFFFFFFEFFFFF207FC06FC8171FEFFF77C000E0FE3FFFF4FFFFFFFFFFDE0FF963FC0737001717EFFF00000001FE7FCFEF7FFFFFFFFF963BDDFFF83FC01401B1F7FF00000003FEFFFFE1FFFFFFFFFFF6CCDEF801FFF20A0999E1FE00000003FE7FFFCD7FFFFFFFFFECC55F01283FE1CE097801FF00000005FE3FFFFFFFFFFFFFFFEF2B773CD807FC7F0CD4C0FE0000000FFF8FF7FFFFFFFFFFFFF7FE1F3873F0FF8E0C9C801E0000063E7FE3F1FFFFFFCFFFFFFFFEDFF85F8001E11CFC000C03FE800E7FF0F9FFFFFFFFFFFFEF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFBFFC03FFCC0005DEFFF9FFFC00010CC07DFFFFFFFFFFFFEFF3BFFFF8001D0205FFFFF003380007F0183FFFFFFFDFFFFFEFF3FFFFF827C7F811F7BFF00130007FF07E7FFFFFFFFFFFFFF7FFFFFFF01F4FBE139BBFF000B879FFFE3FFF1FFFFFFFFFFFF3F7F9FFE01E7F2F039F3FFFFFFF87DFFF9FFE3FFFFFFFFFFFC1D3F1F209FFFFF0011DBFFD9FFFBF9FFFC1FE3FFFFFFFF1FE5880F0C07FFFFFD9E17EBFFA4FFFFFFFFFFE3E3EFFFFFFE1DF3C2000007FFFFF09B8BBFFFC3FFFFFFFFFFF9E0CFFFFFF839FFF810001FFFFFE05F846FFFC001FFFFFFFFFC000FFFFDF0BFFFFC10007FFFFFC72E0317FFE001FFFFFFFFFFE01FFFFDE67FFFF81000FFFFFF8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "F2404BFFFE0C7FFFF9FFFFFE01FFFFFDCFFFFE03001FFFFFFE39865BFFF807FFFFF1FFFFFE07FFFFFF9FFFFC07807FF8F1FCF5CB97FFFF83FFFFF3FFFFFE0FFFFFFF9FFFF90F807FFC7778FFEF9FC3C007FFFFFFFFFFFE0FFFFC3FFFFFE07FC0FFFFF7F8FFF98E0000FFFFFFFFFFFFFE0FFFFFFF1FFFC1FFC0FFFDB7FC7FE7200007FFFFFFFFFFFFFE0FFFFFFE79FFC3FFFFFFF9FBFE0440200003FFFFFFFFFFFFFE0FFFFFFC1FFF83FFFFFFF8DD3FC620A0001FFFFFFFFFFFFFFE0FFFFFFF03FF03FFFFFFF1EE7FE01780003FFFFFFFFFFFFFFE1FFFFFFF01F003FFFFFFF3FE7FF022E0007FFFFFFFFFFFFFFE3FFFFFFF006007FFFFFFF7F2FFFFE2E000C1FF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFE3FFFFFFE000007FFFFFFFFC0FFFFF260000FFFFFFFFFFFFFFEFF3FFFFF000007FFFFFFFF807FFFFF40000FFFFFFFFFFFFFFEFF3FE7FF000003FFCFFFE1001FDFFEA0000FFFFFFFFFFFFFFEFF1F07FE003801FFD87F80001FFFFFC000FFFFFFFFFFFFFFFE213C03FE003C001FBF2000001FFFFF8000FFFFFFFFFFFFFFFE003C007F001E001E3E0000007FFFFE0070FFFFFFFFFFFFFFFE003C001F800F00001E0000007FFFF01FC0FFFFFFFFFFFFFFFE007C0007C00700E00000000FFFFF807F007FFFFFFFFFFFFFFE02FC0007FC0187E00100001FFFFE00FF003FFFFFFFFFFFFFFE07F80007FE019FC00000003FFFFC03FFC03FFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N12
cyclonev_lcell_comb \IR|R[6]~19 (
// Equation(s):
// \IR|R[6]~19_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[6]~19 .extended_lut = "off";
defparam \IR|R[6]~19 .lut_mask = 64'h034703478BCF8BCF;
defparam \IR|R[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N6
cyclonev_lcell_comb \IR|R[6]~18 (
// Equation(s):
// \IR|R[6]~18_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a190~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a190~portadataout  & \RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a142~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[6]~18 .extended_lut = "off";
defparam \IR|R[6]~18 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \IR|R[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF80FFC0079FF0E1CFFFF81FFF80380007FFF000000180002FFE059FE023DFF0F1EFFFFC1FFFC060000BF800000607C0003FFE00EFF031CFF8F88FFFFE3FFFC0C0004D000001F91E1FFF9FFF80F3F030CFFCFE8FFFFFFFFFE1800665000001F91FE7FC7FFFF07F103C47FCDFEFDFFFFFFFC300037600F801F01FFFF1FFFFFC3FE83E13FE6FFFFF87FFFF86003FFE00F801703FFFFFFFFFFE3FEE3E187F779FFF1FFFFFBC001FFF01F001E03FFFFFFFFFFF1FEE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "7E013FFF87FF9FFFFFF800FFFF81E000E03FFFFFFFFFFF8FEFFE009FFFC3FFCFFFFFF800FFFF800006C03FFFDFFFFFFFC5EFFF004FFFFBFFEFFFFFFE01FFFF80001E007FFFFFFFFFFFE0EFEF8447FFFFFFFFFFFFFF60FFFFC0003F007FFFFFFFFFFFF0EFEFEE267FFFFFFFFFFFFFE0FFFFC0003F007FFFFFFFFFFFF8F7EFE0121FFBFFFFFFFFFFF7FFFFE0003E007FFFFFFFFFFFFC7BE7F3981F79FFFFFFFFFFF23FFFE0003E0077FFFFFFFFFFFE3DE7F7C8C7FCFFFFFFFFFFF087FFE0007E00E1FFFE1FFFFFFF3FF3F3CCE3BEFFFFFFFFFFF980FFF00FFE00C067FCFFBFFFFD1F73F1C673B6FFFFFFFFFFED873FF81FFE000060F8E7FE7FFC8FB3D0973133FF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFF8F49FF87FFE0000A07F3BFEE7F847D3D0FB381BFFFFFFFFFFFBF40FF8FFFE0000C67FE7FFE7D823E9D8FB181DFFFFFFFFFFC3F807FCBFFE0020043C91FFFFDC31F5F87F9C0DE7FFFFFFFFC3FE07FCFFFE000000110077FF9818FA7C7D9E0EE3FFFFBFFF835E07FCFFFE0000003B0173FFC80C7D2C3D0E0FE0FFFFDFDFC11E03FEFFFE0001103F81F2FFF0043E8C1D0707F01FFFEFDF810E8BFEFFFE00019B1F01DFFFF0061F4E1F0103B807FFE5CF810ED8FF5FFE0300079C01E6FFF0031FA61F0001F870FCFDEF8156DD0117FE070003FD040CFFF3018FC70E0000FC1E7F7CBF8056DE80C3FE0E00F3EFA146BFF100C7D30E00003E032F7E3FC2FE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "EE0041FE080FFFE7820FDFF000E3EB0E00001F009FFE4FC7CDF74000FE000FFF0600BFDFF80061EF8780000F9C7FFC1FFF85E18000FFE0FFFF0501FFFFE00030F7878438078770E05F3F81F1C030FEFFFBFF1B67FFFE800018F783700603C0FC71FF3F81F4D003FE1FE2E67FFFFFB80000187B83800101C07F7BFF3F81FC480DFF8FF26FE7FFFFE000000C3FC3C001E3803C3F7FBF03EF24027867FB721DFFFE600000061DC1E0003C3C1E1FFF9F09EFF834670FF9BFE9E5FFE00000070EC1FC00FC0E090EFF9F05EFFC37FFF3F3B3DF31FEE000000306C1FC01FC070007CFBF849FFE1BFE5EF5B4BFFBFFE00000018747F8187C060303DFFF801FFF03FE70FF";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N18
cyclonev_lcell_comb \IR|R[6]~20 (
// Equation(s):
// \IR|R[6]~20_combout  = ( \IR|G[4]~1_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|R[6]~19_combout )) # (\IR|G[4]~0_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|R[6]~18_combout )))) ) ) ) # ( \IR|G[4]~1_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a 
// [2] & (!\IR|G[4]~0_combout  & (\IR|R[6]~19_combout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|R[6]~18_combout )))) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\IR|R[6]~19_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IR|R[6]~18_combout ),
	.datae(!\IR|G[4]~1_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[6]~20 .extended_lut = "off";
defparam \IR|R[6]~20 .lut_mask = 64'h0000202F0000707F;
defparam \IR|R[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N0
cyclonev_lcell_comb \IR|R[7]~21 (
// Equation(s):
// \IR|R[7]~21_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[7]~21 .extended_lut = "off";
defparam \IR|R[7]~21 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \IR|R[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "03FFFFFF000000003F9FFFFFFFF8000000001FFFFFFF879FC000FFFFFF000000003FDFFFFFFFF8000000003FFFDFFFC7FFC2053FFFFE000000001FFFFFFFFFF8000000001FFFFFFFC6FE60071FFFFC000000000FFFFFFFEFF0000000005FFFFFEC4E9845C703DF80000000000FFFFFFDDFC00000000183FFCC084E00319E011F800000000007FFFFFF9F000040000003FFCC084E00119EE01C000000000007FFFFFFDE0000E0000001E7CC005E0001A7F01000000000F803FFFFFE980001F0000001E7C0007E000181C003380000003F03FFFFFE100001F0000001C3C0003E04000040E3FE6000000FE1FFFFFC600000F0000000C3C000FE00000000E0FFE000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "07FFF9FFFFFFC0000070000001C3C001FE00000000E1FFC00019FFFCFFFFFF0000003800000307800FFE00000000F07F800003FDFEFFFFFC0000003800000004000FFE00000000387F800003F97FFFFFC00000003A00000000001FFE00000C8038FF000003F03FFFE0000000003F0000021CC03FFE00001FC010F8000001E27FDC00000000001F800001B8E7FFFE00003FC000F8000001C67FD88F800000001F8C000180FFFFFE00001FE00060000001E03FD87F80000000121C001F003FFFFE0000CFF00020000000F01FF1FF80000000633FFC1F007FFFFE0000C3FC0C00000009FB1FE7F800400801E3FF784F00FFFFFE00002003181000003EFFFFCFC000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "601C03FDFE100F3FFFFFFE00002000E0200001FFFFFF1F0000300407F8FE0FFE7FFFFFFE0002300030000007FFFFFF780000B0060FF0121FE0FFFFFFFE00047800000001FFFFFFFEF01007B00E0FE0007FFC7FFFFFFE0000FC0000009FFFFC79FFE01003F0070FC0047FFCFFFFFFFE0001EE0000030FFFF3FCFFE00001F007038000F3FCFFFFFFFE0003CF00001B07FFF7FEF7800003E007830000F1FCFFFFFFFE00071F80002F87FFFFFFCF8000000007038001E079FFFFFFFE001E3FC0000F87FFFEDEFFC00007000302C001F001FFFFFFFE00007FF81C0787FFFC6E7FC0001C000003C003F000FFFFFFFE0000FFFFFF04FFFFFC3C7C00003E000007C001FF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "F0FFFFFFFE0001FFFE1F85FFFFFF91FFE0003F000207E0007FC0FFFFFFFE000318007F81FFFFFE07FFF8001F000007F0000F007FFFFFFF80000000FFE1FFEFFA07FFFC001F80020EF8003200FFFFFFFFC0000003FFF3FE07FE07FFFF001F800207E0002000FFFFFFFFE4000003FF800005FF0FFFFF800FC00303F000070FFFFFFFFFF30000003F00001CFF1FFFFFE003F00301F0001FBFFFFFFFFFFC0000000000007FFE7FFFFFF801FC0381F8707F00FFFFFFFFFE000000000001FFFDFFFFFFFE003603C1907FFF007FFFFFFFFC0000000000033FFBFFFFFBFF002783E1007FFF00FFFFFFFFF80000000000060FE7FFFFFFFFC011C3E001FFFFC3FFFFFFFFE0";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000C05FFFFFFFFFFE0001FF001FFFFE7FF81FFFF8000000000001800783FFFFFFFF0081FF001FFFFE7FF007FFF000000000000100000DFFFFFFFF0080FF000FFFFFFFF01FFFE0F000000000021F006FFFFF8FFE0080FF000FFFFFFFE01FFFE1F80000000006FFC23FFFFC03FE80E0FF800FFFFFFFC01FFFE1F80000000000FFF31FFFE000DF40667FE01FFFFFFFC01FFFE3380000000001FFFB0FEFFC01E3006F7FE00FFFFFFFA01FFFE00000000000018F598C33FF8038003FB3F01FFFFFFF0007FFE0000000000001801F0C78FFF007003FB7FE1FFFFF9C1801FFE00000030000010016007E07FFE1E03FFFFF3FC017FF1800FFE00000000000010";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "004003FC003FFE03FD00060003FFFEF33FFE000000000000100C400007FFE3FC03FC000FFCC7FFF80FFFFE000000200000100C000007FFF8FC03F8400FFECFFF800FFFFE000000000000080000000FFFFE7C007C400FFF47860001FFFEE000000000000C0806001FFFFF9E007CC00000007820007FFFC000000000003E2C0E0DFFFFFFCF00FEC00260004060003FFFC00000000E01A77F0F3FFFFFFFE600FDC007B00000000001FFC10000001E20C3FFFFFFFFFFFFF2407D8003C000000000007FF30000007C60007FFFFFFFFFFFF800390003FFE0000000003FFF000020FC00003FFFFFFFFFFF8C000F8001FFE00000000001FE0000219800007FFFFFFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "0C003C0001F3800006000001FE000002300001FFFFFFFFFFFFC6003C0007F800000E000001F8000000600003FFFFFFFF0FFF0E047800007C00000C000001F0000000600006FFFFFFFF8FFF0000703C3FF8000000000001F000000000001FFFFFFFFF8FFF000071FFFF00000000000001F0000000E0003FFFFFFFFFCFFF80007FFFF800000000000001F0000001FE003FFFFFFFFFC7FFFB807FFFFC00000000000001F0000003FE007FFFFFFFFFE3FFF9C07FFFE000000000000001F0000000FC00FFFFFFFFFFF1FFFFE07FFFC000000000000001E0000000FE0FFFFFFFFFFFF1FFFFFC1FFF8000000000000001C0000000FF9FFFFFFFFFFFFDFFFFFC1FFF3E00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000000000001C0000001FFFFFFFFFFFFFFFFFFFFFC1FFFF00000000000000100C00000FFFFFFFFFFFFFFFFFFFFFE3FFFF00000000000000100C01800FFFFFFFFFFFFFFFFFFFFFF7FFFF00000000000000100E0F801FFFFFFFFE7FFFFFFFFFFFFFFFF0000000000000001DEC3FC01FFFFFFFFC0FFFFFFFFFFFFFFFF0000000000000001FFC3FF80FFFFFFFFC1FFFFFFFFFFFFFF8F0000000000000001FFC3FFE07FFFFFFFE1FFFFFFFFFFFFE03F0000000000000001FF83FFF83FFFFFFFFFFFFFFFFFFFFF80FF8000000000000001FD03FFF803FFFFFFFEFFFFFFFFFFFF00FFC000000000000001F807FFF801FFFFFFFFFFFFFFFFFFFC003FC000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N6
cyclonev_lcell_comb \IR|R[7]~22 (
// Equation(s):
// \IR|R[7]~22_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[7]~22 .extended_lut = "off";
defparam \IR|R[7]~22 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|R[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF8007F003FFFE00F1E300007E0007FC7FFFFFFFFFFFFFE7FFFF001FFE01FDFE00F0E100003E0003F9FFFF7FFFFFFF9F83FFFC001FFF00FCFF00707700001C0003F3FFFB3FFFFFE0000000000007FFC0FCFF0030170000000001E7FF99BFFFFFE0000000000000FFFEFC3F8030010200000003CFFFC89FF07FE00000000000003FFF7C1FC0180000078000079FFC001FF07FE00000000000001FFF1C1FE00806000E0000043FFE000FE0FFE00000000000000FFF1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "81FE0000780060000007FF00007E1FFE000000000000007FF001FF00003C0030000007FF00007FFFF8000000200000003FF000FF8000040010000001FE00007FFFE0000000000000001FF0007F80000000000000009F00003FFFC0000000000000000FF0001FC0000000000000001F00003FFFC00000000000000007F8001FE0000000000000000800001FFFC00000000000000003FC000FE0000000000000000DC0001FFFC00000000000000001FE000FF0000000000000000FF8001FFF800000000000000000FE000FF00000000000000007FF000FF0000000000000000000FF800FF80008000000000013FFC007E00000000000000000007FC00FF8000C00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "0000000007FFE007800000000000000018003FE00FFC0004000000000007FFF007000000000000180018001FF007FC000200000000003FFFF8034000000000006E0000000FF807FC000200000000003FFFF803000000000000FF80000007FC03FE000100000000007FFFF803000000000000FE80000003FE03FE000000000000007FFFFC010000000000007E00000003FF03FE000000000000007FFF7C01000000000000FE00000001FF81FE000040000000007FFF3F00A00000000001FE19000000FFC1FE000000000000007FBF3FFEE80000000000FFF30000007FE0FF000000000000007FBF3FFF3C00000000105EFFC000003FE0FF000000000000003D1F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "1FFFBE00000000187DFFE000001FF0FF00000000000000383E0FFFFF00000000F9FFFFE000001FF07F00000000000000007E1FFFFF00000000FBFFFFC000000FF87F03C00000000000007E0FFFCF01000000FFFFFFC0000007F87F8FF80000000000007E0FFFFC01E00119FFFFFFC0000007FC7FFFFE0000000000007E0FFFFE00700191FFFFFF80000003FC3FFFFE1C0000000000FE1FFFFF86180081EFFFFF80000001FE3FFFFFFFC000000000F61FFFCB980006001FFFFF00000000FF3FFFFFFFF000000000FA1FFFC800000C4C3FFFFF00000000FF3FFFFFFFF8000000007B7FFFE401A00A4B7FFFFE000000007FBFFFE7FFF8000000007FFFFFFC018F00";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N42
cyclonev_lcell_comb \IR|R[7]~23 (
// Equation(s):
// \IR|R[7]~23_combout  = ( \IR|R[7]~22_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\IR|R[7]~21_combout ))) ) ) ) # ( 
// !\IR|R[7]~22_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~0_combout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|R[7]~21_combout ))))) ) ) ) # ( \IR|R[7]~22_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\IR|G[4]~1_combout  & 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (!\IR|G[4]~0_combout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|R[7]~21_combout ))))) ) ) ) # ( !\IR|R[7]~22_combout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|R[7]~21_combout  & \IR|G[4]~1_combout )) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IR|R[7]~21_combout ),
	.datad(!\IR|G[4]~1_combout ),
	.datae(!\IR|R[7]~22_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[7]~23 .extended_lut = "off";
defparam \IR|R[7]~23 .lut_mask = 64'h0003008B004700CF;
defparam \IR|R[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "D46FDCFADEFE5F4F37CFA9231B4AA5D851BEB35243F10233D24E8DF6ECB9EED6116B6790515923B513DF150758A77FF70135E0EA38D4DCA835ADD7AF0F6B4B9F6A92E06D67CA8A29677678B9CAF5A64C1D454C5252097ECE2C12EF1CCEB54BB982DE053EDA449DAFA646EFC0411398EAF52CED81CBA4941EBA28E55EB7E0CB0B187493F1A860C9CE0C64124CFE65AF92FB7D2798AA1499F7C6E79DB272275193C828A0DCFFDD5BCDD9A0B0CD500C3E437EAAAC4E0187C3D5D837B72FAF0D60E4B865182E42A52673A8DDE44F136D0FC503A59AEFD74F2D704D6AB1FF65C3A6C909AA7C681433862CD08CECCF342F4419F5E1D444E4A28FC65B079E15F1D82F9B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "9ED4651B07507567E6808C8599BB74CCDB324B6D64AC211520E85AA9A11426B1089437A224B28F76DBC8717031D1F0424BC5C541B1E506923C9B715695494DA474669BBECE8C5D3E5C7CB55171639EB5C92B5088573C91CBCEC2A8B48B7670DC53F9C4F4B56D737E125B77F4ADF659EF7CC036CC49786F9D0F0292DDA544085E39DE83ABD70905E56D333A52D363D0366DDC69AD56A7FB9C009E6F3BD8BFFE4E0DE2E94083C8ABB9A9B7C52002FC67E3358DA6AD6AB20DDF45EB8C53471CD1E25AC0AB612B1779CCA08FD8AE536B42FA4793913F8A2E5E3FE9DEDDF723296813B8EE559C8BFDF5DADD54C6ABDDBA5BC196A72FE3089CD2883E51A7BF34DF7952";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "498EB9F0AE15694BF9A6FD25A24835B940823EC88687605363342D4BBADF261617B7AC5BED96932166C73C8633F190DCF09BE6ECC4F420469B07EA5168FE135E575934A92BF2BE672299FE52BE061A348D362A46DB05064D74EBA7A3996FFAEB2A0A0662029BBEB01356DA921E9361FB76A4EC12DAE6E6D4E8EBADFC166C68CD00BFB6CEFAE8F6114B9A07FACC3CBBF0F273D7635E53C3D1C68D3E9755A4C47A985DFC2348CD5D683F109A6E2E89CE5A5620488161366E72EE5E286F0FE7786DA5002E949B8CACEE56BA2096B9A829CEE697A919B93CDC49F4959F156BC2AEC171333B5048F9CBB46D4AFF6B1C6906ACA39361FBD21D1CD95773E4DB407740B1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "BFFD1783F42BF4C7946394F8E71755D99D005009419854DBE0D3B052C7C5A5D590DA77AD800E1C6A8F17C4BA076996313BC66628F932A3A289E10173BE7FD717188E3F48654E8B7D52694E4D3CFE2E69D5E5EE30A23BFC027234C2DDE02032E0D87E53CC47B6ACE9FDDA2202701C463CE089EF5B848994AA68046DDA756DD91CB233F448518D689E31BF59E8C6AEB7F19B981D29D982A404222D33D04569BD7C1B99F126798F449C4B730F4B4C2707D547815BFB802464CD3963AEA13D45597B1C2E6F20894B0CAEAFCE4B57F8134EEF7D50E5B1B9FEEC9005B46C385790712C0B56F1AFB00B1271B5F274B9AFF5D27E29936402E897EA2DB05AD7BCD321FF3C";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "BD96368630FD15184FD724DAA353032C610C100521F5C45E8B988F568AF59E66D56F3A23FF8AA6031B5041DDF07F6453CEBE57B9296EEDA462B257F252B581447BB3E7C45C987ED8BBECDD4AADC6D2E053F47D2158D199B7BB40FEFC7FD8B39B3663678590E08D83B74BCC48B27D5D8B1C2DA4266C82216C7C75ECD36870B81A14A1DCFEEF7CCFCC779210C136A2BD5786654FF6E7E761A3EB34D418711A5DE9EAD8C6C1F65B6891077957189BE03CE55FC57B346ED99348756C375F933EAC9144BFACD32058037A3A74CC74B6478AD216A57743EBCFA0F54E46D185C850BD3058450BFBFB959EC8D928CC3B37AE8F8968B932E94B6B7A422B59D16E3E7F2A3A";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "241677CF5FB9B8433A9C0BD5247FDEE59405971A5503207C6DBC4D9115857F76E34223EE7FAABACC255E8CB2395C9914830B5BBC1A638EC70FE3AE18D5C4FEEBFE1569BF6E3F9AD933A54AD2B30104DC9A445F6766A3A197B23FCDF478FBBA784BE1268A2D47120EC8ECE81852EE133CF4F74BDAF7447BAC7952848D58B41962C8311713908402CA8A0A80E11C951690F84A858BA66E4AF3B25A8D4C57D2199EE30E0617B6944AA0EE4A36CD5342D34C44B53D2064D096317BD167D84737F72DE0D9693D9BA684E59DA442480FFB763E9118A936A8B4807F4D3D1159312678C3242B0E7B6203BCE091692AA9226C52AC9DBBDE9248203A17306417732732EBB6";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "88A8D3F12B7AA6406ED366C54982D6F3BB80185A36A9F2938039081175D43B58829EC7345CF7673CACD798677C24AEF4147914250291D1B2893CEAAA3013AEAED1E70244712531A42A296B4E1B1CA0F3DF1474BE961351890E395A19F46C0EFA0364C1E7E81E6129B45A0CB597370F980FF90FABF154794A4C36D75303DBD8A29D71AC4F7A8773E64ADEF3B1727B42B7F0A8FCCDE8D3519E94FD1AB24728A33859CEF5F648415A81DBE83D2006CEF0EFBAA8D78891FC0E03099F54F18626B1B9B1D6E0716861D74A2344CE3E7596F41641D333CC8C37F11CF056EAE7FC8FCA1FC656C5B5266E87F18673BA78745E37F36FD82F25EF37B896686C9D6F9EBDED8E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "1FCE2E178D7B2321F5BF1E6EDE37F632FD20E13A62BB33587F0FA450B3E298AC5CD24CE4377107CDE8EB617E39E9C1E152C0C470B51E4F1FB098579A507ED217BD164028D13BDA3E9812973AD09D8698E57B40CCE0957DC217DC0E7069E0A6B7B2D8CC0F8C23F08A0EF1567CC9034974EEB6CD35D8FA8546E4A70617E043D03260601A7281F72EC00409B6B24979D9F84E200044BE807C37BF783E3A4E933F40ECFBBA54B149BF4268BCCEEBD33E6E1F49BB0773D0DBA202B4428AC15DD029D14490D9CF1D77D739E3A367FD34AF24B65D9B133C78F3536F17FAD5ECD7B709F93BCA3C8FCF041DDB186950C8F1AFECB2CD9B5FF127E9616C096370C6D03AC43A";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N15
cyclonev_lcell_comb \IR|G[0]~3 (
// Equation(s):
// \IR|G[0]~3_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[0]~3 .extended_lut = "off";
defparam \IR|G[0]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \IR|G[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A0A46BA80130CE83EB83FE6E033F2F53A9FE36AD96519F94E8BDFADEDC575437EF41F19DEF7BB6ADF852D6AB12508E25555CE5CBAFF57DCBDFDEBCC2708282152B3E5F9B7906FF706669EED006525E9B83D71F15B3A4182FB3DAA35193134475588CDC889E5B5D251F0941C6C2A84B29534395D15D46E60ED0543E47695828A2B0F26FDA58E1DAAC87BA3C9F5D65891EA6A3B6FC28232A5DC968B9D865B72D0338D82E0CD1927CBAFFDFAFE8D581FC238CEC8162E59D589C";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "7EDD61956584EE84FFB3251603F96272CE0D3B9F00893B90E6D0F61C17089A9CF8B38BF858D3DE95DD5B3B0EC863BBF70D1AC48608A21FBA0CB25C8D20CDD8DF34753BE275E3257A1A63C69330A915019E8D795CF5A784B35FF68915DAD5E456FEA4F2C6CF878DEBE53125CB254480C9E1060AB5C04FB2AEBACA4B3E14A01D6091728D3E446FCD2BCA9B9F6D9FFA897EA1A1BF246CE6F42434D0AF13333129F21E9599A264791F086A90027A9B26EFA0A51C01C9705606B02330CFDB04D0E6824B1ACA0284061DC47EBE1BEC024FC04A7B88DC246139B287C991471E079421C54F1CBD1DE8AC46F757D36A81E4B39A203D50265A294DA2BE75B07299A9D8FCAC";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "60DC0568D72E9FF005B4EC63E887C132B393E70B352283C1614219AD68F0B18A42B8DEF52BD98D176CD820D0B11E578A682D9CCC2B1F0AF0577793189CD08249C94A020BA1B3507D624F40AEC6A5FFC91A9BB2064A380FEF68C57FAC20D7E24627CD5236F6CD9338C73693F9D938C4502201CCABBF7C8ABC683F4AC495C7B154DAD4CF799170F0794FCBB78A69B45AC1C33FB5C93C3050E26825844EFB87C76554FEA71DFFB79275CE7A9ABC33462886EBB0E6B38CCED2A8372277CBE9B966BDDD621CBDEA4DE0A6DA0BE057E34E1CDCB70765709D30B35BE058ABBB0F1ED1967BCFF4FCFD1F37092AC86C672B87ABA6459055EA6DD34C2F080DBBBEADBA260E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "76124AFC0BB13566267EB5CC98DCB26CCB226792C248BD08005C6CAE1C855F5346D5C8BBE2015ED5F89E3E95C6391261FC14B765835403FAF40F3A1DB75D5D858214EA99F267CC1BCAC9EF9960D7916164F01C7E55F0E2855F269367FD8D1255206C7EEE0419445CBD68CBE1A7141798054C47B2EE19F7A8821524DE309E341B29ED45B8AB22E4A2FCD6E399AFD4F7DBA3B22739D23CBF908838118165A077DCC51FBEAA64DEAFD25F61CB801C330938AA70C62571487808AFB605F9BFB22DBE9F0D054C77C507F645E21F96731CF26F0727E9143AA4630EACB3D4DDC4EEEDD2521660DD6F79B193DBABDAA52764CD261BCA632DD0036541501CA6DC8375117A";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N24
cyclonev_lcell_comb \IR|G[0]~2 (
// Equation(s):
// \IR|G[0]~2_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a176~portadataout )) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (\RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[0]~2 .extended_lut = "off";
defparam \IR|G[0]~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \IR|G[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N30
cyclonev_lcell_comb \IR|G[0]~4 (
// Equation(s):
// \IR|G[0]~4_combout  = ( \IR|G[4]~0_combout  & ( \IR|G[0]~2_combout  & ( (\IR|G[4]~1_combout  & ((\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( \IR|G[0]~2_combout  & ( (\IR|G[4]~1_combout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\IR|G[0]~3_combout ))) ) ) ) # ( \IR|G[4]~0_combout  & ( !\IR|G[0]~2_combout  & ( (\IR|G[4]~1_combout  & 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & \RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout )) ) ) ) # ( !\IR|G[4]~0_combout  & ( !\IR|G[0]~2_combout  & ( (\IR|G[4]~1_combout  & (\IR|G[0]~3_combout  & 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\IR|G[4]~1_combout ),
	.datab(!\IR|G[0]~3_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\IR|G[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[0]~4 .extended_lut = "off";
defparam \IR|G[0]~4 .lut_mask = 64'h1010005015150555;
defparam \IR|G[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N0
cyclonev_lcell_comb \IR|G[1]~5 (
// Equation(s):
// \IR|G[1]~5_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[1]~5 .extended_lut = "off";
defparam \IR|G[1]~5 .lut_mask = 64'h02A207A752F257F7;
defparam \IR|G[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000655BC3B543E5438819FA8CAB897D57965841B6C7F6A3CCEC6F1EAF380DE01F115E3194388148D86CA322D4990387D99CEC48473AB0273B85172848A87B821A2C6B97575914E34646198A1A3580EF0E81144E4F8A7C63D283E2B9A08B00DBABE04ECE3C7AF50ED5876C11794751E3943D4E466E0F2C2AD00068B62F10C2177BEB526D56E829DB607E876AF52CB627D03EF23154E12BB4587496CA214748DEAD6570FC871753BF6BB9FA8442E89C6627A80317F8753E6ABC2B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "8228089493863F7DC1CD7439BBCF425E8E329F47DA297C938A41C190721E930BB33C1CD6DFD35537201199D984B46E0B9E5C0096FB8BF284930E80BF08B121E35475067228148B26F5859FA8E3B6B647C1E27A5C7ECE018AF0D2CA32A2C758EF9C10FBC78276E179D3409199DAB3F73A9B2F09B9EB9B08A28F87626267E0F7332AD6CD519C1C6C28A33C39D293336E7915F9C90DDA6CCB4BA62E3B9460721C8EC4233C420FDC788F4D3BF81E7A4B252E09176BBAFFE67B5B183535C9C6DA5AB50F88429ABFC63E6F7407691255A821E8912F82111C1A92C249AC89818C0C04F7BD29640CC0CDE7E3932333086F2C852C4FE36550C52A565BA220B29C7D380BA8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "6140A2759571F195571D45079FB071FEADB6F36B4F4E937A778D89A3ED13BADBAD2B9B30415359E7400C1FA51719E9996FAE24EA03A344935E942C6DD324EF276A55DFDA75B72929AAF69E7A82E575F86D40591298BF7CCCD593C5D2536D13A6627E397041CE570D9C87B25A99E9768D4B46CDF44E02B746985B3B367AB87E9797124718A366A8521ADA05ABEEC56AC37953E40C796EDB1BC5B7F931D17059A934DD09168EC1713C3A3552FDABF53B9EB27B2F0BAEF9EA7621D8F6391CF73C5CC3ACE60DCFFAE1D087A03BF711A08F79A5A54D46557DE5F6BF16F58D6F160565F7D79FD0112B8A0F77BE96E081FCDCA556DC29FA6E8B234F99695C106CF84A56";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "48307F43298BCED9FD7F145AF62BAD2D6AE68D18C521CE52D550CD8414E8D15EC8AEE3472910A54C5CCB19B745FA240A0FE0F35FDB9EB63747E1142C98F03BFCAB9E51B8200D234E195E121854C663CED1B2A1D8E22A20ACCCEED983116E061A11DCF84B01718C0F10226EFC5488EEB8C616A30711827B1BFD9107D64FD3D7636A2E120526E255E9B782EF04EAD5BB7E859E79A8E4B05BD680D0D9D82900176D01E87CE5ED29005BBB85AF0C3E3DF9038C6DDE77F6F5D329440AF6098B6C88429473EA7C57CCA46A04E8986F63BB9A656B85B6230A31E1DE3BFCE5592BD09DFEC592BCC3DFDAAFCC87342CA3836FD7EAA8A8210153ED03D2A7549701A84113E8";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "598C83A72C1E1CCCBF32998DA4BF4D0E327A35BF7DF491AB36834336F4787B0639EB3E3D0BE66A86757D7EA511B2D39B21D4F8B3E4B2EB1C406155EE7D44CACF534B1EB28612EDD2DD2EC98BEF32D5845B6E0B94FC8A505CE6D0D593040B4DC3358264031373F84DBC5CB97AA64759072BB3D3C4B2ECCB61ED98670CB5AAB0F9051B5149B131B703E0C57DC031B4C9E3B7BE60B50508ECF7B3247294E72DF711FD64BB0A7C726E2AA7DAE571927996B390F5749731D9AD0B7C411C86413DE496A49E905E7B8764157D38F7887A971E75DFABB31C73D9250B581864084FEFE631622F9F52E1709C75358C412FCDE75ADAD919906934DA74DA5D22A545F7727C10";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "07B2FCBC6FEC104F81A659E31A279471E29DF0D21D1A550489E81442C4A50B43D80E2C5917693F4E47EC9E30DAC6AC422339D9AF8146057F400695118781E8F060B33D68274DDF3198B1DDDECC9060DCF1485414C529EBA94786527D214AE4C9524FB050142D79D13915F8505E2DDEF4E761F563AA2AA07C3B56BB0C001172112BA71D23AA6D63608F855BB6DC7FBBD9E9BDF29E0396E264DAA3E38537B158A9812346D00AB3B2DBA71F700617D70E9C75BF11B32D8B59DE02B67A020A50F04D30ECCF6D96EA1CCF4A7C68DABB21AFD85CB9D6A2C77A37A44B2E0F619DD49ED07EF4B4E0F04C8513E6204E1F4180A3CCB8F87879013C6CE363BCB3A882DFAE6E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "92877A67F6C85B5B9C5D3F573ED7384D61D53E17A1A1D9E124A7CED2FC99DCC09A5285B1D2062BAE196E703BB1046FC7F3F8654E7BB544883077C866282562F6AB7E658ED20D1919FB9F96219D1C6B02ED6C908F258C9B58877BFD4D790FEB0A826E98E0944E272B02E8C07048B6B0821F01379698A419ECD17537EBF3662F1D6BD487776222F3D7017C21CDBB5878402CF75EEE240CEDF56DC2CE2BC8DD569CC21E1E76A0CF099CE0C2E00EEE4BE60A448E9DD8DE3D75853A5169CA62FE3A21DA400C7915A8FAA1AF742D58A3974A44B5A6016F54FAE226A001FF087B403A6510BF28DA3E7763C6B510EDC0987AC22208D84E083189F406DDFF5859F50D9BB6";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "ED2203FF2D65FC0FBC1DF180FF09F63E327419D712863795E617405CF88445E45022AAD37FFE08242F2AAE225D778B1B3A48497F01C33DB0701F00AF2B800F0A1581284A8D8C74786C731587E300304F5138C13629B6001DF32F1E7AAA811BDA931F068B528E530E36D738FE77D33FFFC06CFFCC831DC1F1F255FD249C966003DFC29C43AC03F780307F0CB8BE1EE8FFCC8216C0D6C4DC93B983FFD1C61BFE1C020604AF957EA381F4F6FCCB18DC0202BFFF49F98037F352EE7A73CB4096F6D766F809446FA95E734125BB15FC04D01822557913AE637C773B35C0ACD06B92204C38CB38460C19A062F4FD39A4BBDA22AF246FDE750885C27F93CA8F03C00454";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "A080883C3C057F78A8051C1CF898231D5AF021932179FBFBAA6061CFEB056F7955E7B1BAEA7EFB8B10B55FA24D5F862FFBBE6794A26F0270E4364B11A55E4F0E45CF69D11B8538E257DB49EDAFBA5F7A234423B00F78F50805F201CDC29A7D9A3BF12FAF5FEB964C6ABE4B4DB40BC82A407501C593023DB8798448C12D3F841C5885B081EDF76D82DEA8B222DCC33FEBB782702B0C0F3F7FECF8E6F0DAA84504B2983D00E62EFD61F88C511F1DD4271CFFC6FD5A1AE650A83BAD881C55201CBE88BD9615C766500C19F02FF9E231802A84F9C881759B3E6C2848F0EDD3A0E2D4CC3CC7A5F223AE0F3D5B461868AC16D0984AAAE877CE18A7B62C6CE63A8247E4";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "29EA5E6A7BDC8D241C800209C00D7732BAF1A739CD08E244262A4FF0BF63134C09BADCF7063DF3D7ED5007B9C75F97F63CFBE505B0BE1BA8CA7506B8223608378423D3C5163E0219E43C9FCE2B94AB052922FF7221E8D9CC0E771D338341C582447F5F602E55D2E258CA6A2487820BEB9AAD10F3017BEA2C829759892BEFD2372E8A8DC033F519F32C0B36F366A1BBEB8087BDA7732A0DDD9C499D034E248C81E0ABF87DC717B59DC874478333A0430B1FA0EBDEC81C589E7C17A87F8037F833298C76249DAF9DBB0C6510447C3B2D7D009FC0B6B0A5EF878F739E662BDCD61479DAFAF9F80064A3D2D1C15F6247ADB821C0217C7C3363A3B5BF75942676818C";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "56A6D89F313257E19E9C7FFA31FA21058180D51C4812F5B82D7F89836470FD819D4E87C00507865DE441999D6D0FC7E418D2BDDA9C9785DCEB5267AC3FF3CF3EADFBA61F68C210D6070895250D5F39ADAA9BE70FE7E04DEE3EB057631D4706772F0727A4847FB1574F79FA7E48380FFA6C387060DDDC5E37D02FA48455C3225143AD607037E783F8476C10369E9367490FEB28FF015F19CAE7C6F6FC7FD21C3F9E3D66006D2E5B43F81FC4FC16A6BEC6BB54442106000643F1E7C366781B7DE86AC21F88D7B0951796BD9E8074E6FFE3FE1C3C3D2FC80D8049E5651FF9B7B9D5EFA172049DBAA8000783C380735FC801813D7A4C1F317E75959F19F68605F150";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "1FF030180D86BF3E19C1B0D2AE2FFEF3785341C3A840DDFEDFF0079FC3FCE65D3FF6772D3B40CFD168CEB648C755C1DAF81F0780C21F8E013368F43BCA1BEFEFDAB741571976A52F25F547C4EF1DF8E0E387D2CDA47381823FC82CB934D92D4A8B5310F00FC3FF0C0FF0702C8A3F6F366A4E0CF23A728DB0013C0284007C1FC3807FFC8B54DA3E357BDE07CECAD3BE27C1CA2BBD380F8028307FC1C37FB921BDD6669BFB3320FDD0578099144930701FE1C3F8701F6378930C6525A9528F4FC1748022BF45517841FC3C7801CC3248B8BF006549AEDEB228B69E180A2B12AA2843F2C0F00FFC169382BC8B50ED23FC40C57367D9300D32EA67838707203FC42C";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N36
cyclonev_lcell_comb \IR|G[1]~6 (
// Equation(s):
// \IR|G[1]~6_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[1]~6 .extended_lut = "off";
defparam \IR|G[1]~6 .lut_mask = 64'h33330F0F55550F0F;
defparam \IR|G[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N42
cyclonev_lcell_comb \IR|G[1]~7 (
// Equation(s):
// \IR|G[1]~7_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( (\IR|G[1]~5_combout  & \IR|G[4]~1_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  & \IR|G[4]~1_combout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[1]~5_combout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[4]~1_combout  & \IR|G[1]~6_combout ) ) ) )

	.dataa(!\IR|G[1]~5_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\IR|G[4]~1_combout ),
	.datad(!\IR|G[1]~6_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\IR|G[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[1]~7 .extended_lut = "off";
defparam \IR|G[1]~7 .lut_mask = 64'h000F050503030505;
defparam \IR|G[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017324344BF3469DF01779A47FD6B14F93AEAC96F5D2861D5691FD78CB664699E07097131022883F63CC2A680F98FE153029BBB4501441DFF75C360AA5BD86AA46F3249AB3C49A1031F5BC06657C2A2131182735A9D2849A41980096E8E3990305936FFC0757A8A5B836E1B774CA0F04BB57E26D5E0D9350A16AB86D6AF96D8F3CF73A870A5713658F9DBE17BA80DA0D9FCDA1C652A28D57FFD5CFD51F8B5E234AF3C7B3B12B556AD1C27E5CF0F2950334888E7F88600E82B5";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "F62691252BDC25828E0E57A02C70569E8902F8EE1262FF949798ADCEA44B4911AFF2599BCE48DCF765CB5E0453B019624C6CA011D94D35B240CD3BDE41D70D669E6225FC3468771BB80AA81843DD5BAA7436CA65C3F62B6132DB4740A2D3811B0FA37DFED4181D1116689D11E61BD3A50C631D8C1AFF0525FB0493BB52B0E20CCCEEE96136E2095FCCF86774604F758F3A02EB45D58D314A53D48FE5C0F1E2B697723F67C7D444C9A363FDBEA56FF94D64BFDEF4F5E66B60126D6BC59401064D08A659047F446CC54F1926911BF809F0A0264FDD1B18CB8F9A6C8893A483FE4A889E757EC2EF9BEDD94218A7EA7393B923A536E464FC52A3D41EFC4FFCFFE0DF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "9C7A424044CFA813D4AFFD8E9CBCD92299741BED7D64E153A0009A3344C602A22E7E15701222112D8A7804B631D43A639450032E731FFA02CF8EEA725F63F14BE911B2FE6148448A61F14B593F6D653848C000FBE26C58495D8021AACECAEC5B12BFFC7580311F2F1CE2CBEFA3CB561BEA8ACAD9DE45F9818DF7E0138F800037BD81D37BE5FECE41179B148DEEED4A8368A6BBF92C85340B6B9D025447F79FCF4D9C406D106D7B94C630A3C38A0999E50DED95B35C49E538C7CE03CDCF888F8548E70210D332870B295B1DE5DB7E21BAA1C4D8D1F5FE18EB8888CFF0583E230F552A0147876E4A6500A441D24CF59179D7AFB0D968AA26CF6FEB2F87C01ED0F9";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "DBB42095F2B2DC8D862A7ECA9083553A11E1921EEBA97A9FA97190BB1861415DDE91AF3DF2B1FED813B65BA354373FEACDFA7D8F3F46DB41B16162B90C5C4E42246E16B48E45B932BAEA3ED4D0DB6AF6BEAEBB17180DC9621C4157147969DD4CD6CF8DFEA82EA859BC9BD583C092F9AF8CE241B17400951BFCF195A4E13EB70A1E76381BEDEF95FF385C6E459F53FD3E8E0468D58BB95EF05A95B9424B31A43F4E5806B8AD58C05FBFB09B066565494C85D50A608DEF7821A6CEA8075724B8FCE1F888F0A58A420E5888E5766CA5C1CF21993C2200C9FF3CBD79032A65809C3998EB99C1802F1C4A25BDBF5154A7B41CEAB2806B261C6E2B20A2A7F816437F6F";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FB9676146666D2B3BEFC5289558907962C2E3711EBC4D93BDA6218FDF23B51586630DFD266BAEA41AF42461ED05378762B74A30BC1C452CD09EF8722435B61B67B7BBA3F3A8654287CFF48649A639F6C959E0E36C5704B9A551764ED4C31EE8D1A166CA4DC763E31DA0D5F3E08E9D7B3A6E21B4A00C25CF57C17A0A32B67007E39A8EC408873F83FBC0D500EEBF3680158AD24F0CA25AF07684B0DD85091B2B100BED77D37111461EE0BA2D212F9847D12730713A7AD98B61D85DE9562224B358AC4373CAD59701C9A3EFA71DF1D26C17CBFDC1049549EF84B6DD86F3744795F4C97A2B707AAE535F0081E4FE60BF33A5205A1C57B81E83D24EB4534E7E64CE8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "1B880F01701FEDC5A0FE1095898E9FA7FDB9DE215D689E8BC4C30B72993FFDCE461F4F2AF503D8B1B6F0E3ABAE2F166A30F50C508707C393CBB869A57363345CA7E7DFA4F6F420FA48F3C2C366F70E6D8152235C1FD0036077FDFCA3010EA6F085C68703EC41D2F357403DF3ED09DAAE1B655ABD49CDF6409338815999A0D49E25BC08AD1587BE683F463DCAA07FC56895E9FC8E0F06B59FB371DAA4678267CCA5703246C0DFB86E4A0FADEE772119B39EF4CE9FC961D1C4F64A3CE205E70F8D0C43EFE7F76B0CDF0050C019A3161A12245E4FDECC2A179C7217017888E6B22754F5F7B1909291ED2649D2CDFE98706FB73CE97E918DF5E59688E2DB7667CF06";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "CF9E85C60A04054ED332212F366135C0448377E347B2995E65731E70CF0C967AEBEC6FC3CD08559FD420CAD63117F7EF61DB649FF23F804D7552258068FF4190E7365B17E3F815E5DB80FB2272CDCD8D19916900037C678F7C6F8364DEF01E2DFCC8A8A399A060AE4A5140896F7191001D6DDB1DCB20001404B2E9DA00B73B79AE7EA4B8774CF14EE4E9BE84E0E848A010CB5062420F5337ED8E6266A16998FA47C6EB6725E921164FCCB61AE74E9B1BF3DE1937FCDF29F9E6246526EEE63A31539FF4566E6D404E119E6294F6C368171E9794A76339897AC09E00F4ADBAA7D802CE5257F1082BDDC51F1E153E427E6BE51BA8080A557737EB4A3FE1795BB46C";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "C0C01C00420D75D0727BB280FF04C1455B8432B4E3BE2B84C16F3FA0FF0463B690027616FFFE01FF70A7876E0BC132F633AC6FDFFE03C0B475DF0028ABFFFF0C1A98F35B08D44B6587EA9D6EFFFFC071B70DBF327789FFFFFA22FF47DA44685679C47E44AD41FFF03962EA018D8F00003FEE7E3E808421E7EF48DEB07ED687FFE004D643FC008F803000D099813EE22ABD810CFE8D3C6067C7C005F57807FF13FC0146E0E601FFB29F8A503FEEBC2B4FBFD0B80382C7EFDB007C158BA6723F5F2503703BA9688A40F467DCCC00061FCFFEF67E57C1E5ABF870AC28E2DC5AC69F8E043C202DF01C4031F4F9C62735CC2E520AF09FB5BFE64CC01DBE8F63CBF864";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "3F8D87283C97499C97F148276BFE25F42A003E62CA7E27FCCD7FE4C023FC6C59C5C4301473B436BD3E995FC06095F80FCD3F787463CFFD22837908F03B0B7E375491F3A3A7FF29022FCCB1705B835FFBC2C29FA12FA4DF1CC1D4042E31D9A66C3FAE3327E01867CFF58EE9A36079804F568C28FFBBFDC3307DFA27065C807C1FDF719E6B19C483FE31D2C29E13AFBFFEBBFB8199F69400FFEFFF052081D7655D3DB89A772CF05B7E0271A61EC51B0903FFC7FE9F79841319FFC67A29BDC7FDF10F426819F8E79E5007F01FFE3FD0E40AB3831EFF560B5C23C190F09B5E40F2189003C031FC3E4E22D59F3FBD0F81995578153B15B97E58EBF3B003E1FCFC7C3F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "C4AD4B47CD137BBB24FFFBFE064886A0BB4538C7C30D1C72DFC73C090F1C81F9E96A000FF9BD8DDBE3A3A6DFFF421A08376BC94F34937E03FAF6D6380FE3BCAC38118646163E07121A359B83480E73DAA8EC2F8BFFE706648099C3140310000597E1893F8E2131A9ECA534697421FB2367F1510CD28229D305462304B44FE4113E5FBC45F7CED806600BE7EE7F3C8219FF03CF7E9D4D45578B987821AC6D203FE60FFFE207E815A02A7F84496809B9E4F81547FEE2A858FD001EDE200038003F626C7FC09ACEF81DAF35751C7C3D2593919FE7B650B5F007F086607FC7A868E43C3F29ACD80041A620BCFE7622B7FEC43E0010007FCE8F688B77AD428AF077D2";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "70DDF02145DE280D1FE07FF801FDFBE8318038AAB555F633D4B7FCB08434097F2DCC07FFFC07F9A137C19989FC6D1DE16BC49F0BBB6DB16C1B9486AFC00E0FC12DC4601C3BE1F28A09F9C097445F459E710B0D17F800420FC18384661C82F9F3DF01B6804FF600FF086DFB5987C00FF98FC7F5E9089D34FFA81F8A6C088AD1403FCA4F8012C803FFBF8FEFCC8D2541BCFFC19C469B4C44E2E83F5AC07FF3C03FE00387FF934436B8B8FFF8185A032F517138396007FFF803FE07C187FFFC03B25271FFFC3874154FF095898A96F900017FE03FFDCFFFFE02F1871DFFFC7876F05FD70893940EB00007FC03FF8F9FFFFE02604AB3FF34FFF9593FE1D2D9EA03E0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "1FFFC01FF2013F3FFE02C5985DDFF5F3EF56FE03957014771FFFF81FFC00FF7CDFED8201B72C1FCAE8FC0DF8FF3CF1ED3E1FF800FFE00FFE30C813C61D113DEFF3B7D48FC98E7DAFD17B9800FFE200FF1E00E1D5DD90B9EC1FC94C54EEE9DCFDCC7B07000FFC000FF00F8FCE49BEE7506C0F4DD64C93DDF1F997A4D8007FE003FF8000FB9E5BAE8F740B2A00A2CBAA9FC00C9C4FE00FFFC03F8000027F259251F160B7F9CE1FEF093F80ED771C607FE001FC00701E7C44DD49DE42695FF0D933A380032AD6FB707E003F8001FC3C70CB5775FD5548DFC35909E9E00CA95BD7E27C02FF000FFC18E3F5A705DFE8C3F42045D98FE13AA445EFBDFC07F8003FC430";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N36
cyclonev_lcell_comb \IR|G[2]~9 (
// Equation(s):
// \IR|G[2]~9_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[2]~9 .extended_lut = "off";
defparam \IR|G[2]~9 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|G[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N18
cyclonev_lcell_comb \IR|G[2]~8 (
// Equation(s):
// \IR|G[2]~8_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] 
// & (\RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout ))))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout ))))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[2]~8 .extended_lut = "off";
defparam \IR|G[2]~8 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \IR|G[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N54
cyclonev_lcell_comb \IR|G[2]~10 (
// Equation(s):
// \IR|G[2]~10_combout  = ( \IR|G[2]~9_combout  & ( \IR|G[2]~8_combout  & ( (\IR|G[4]~1_combout  & ((!\IR|G[4]~0_combout ) # ((\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a 
// [2])))) ) ) ) # ( !\IR|G[2]~9_combout  & ( \IR|G[2]~8_combout  & ( (\IR|G[4]~1_combout  & (((\IR|G[4]~0_combout  & \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) 
// ) # ( \IR|G[2]~9_combout  & ( !\IR|G[2]~8_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~1_combout  & ((!\IR|G[4]~0_combout ) # (\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// !\IR|G[2]~9_combout  & ( !\IR|G[2]~8_combout  & ( (\IR|G[4]~0_combout  & (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~1_combout  & \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IR|G[4]~1_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\IR|G[2]~9_combout ),
	.dataf(!\IR|G[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[2]~10 .extended_lut = "off";
defparam \IR|G[2]~10 .lut_mask = 64'h0004080C03070B0F;
defparam \IR|G[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N0
cyclonev_lcell_comb \IR|G[3]~11 (
// Equation(s):
// \IR|G[3]~11_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[3]~11 .extended_lut = "off";
defparam \IR|G[3]~11 .lut_mask = 64'h0350F350035FF35F;
defparam \IR|G[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "6A074060834DAC9345F3E232F92489E72B794DB2F063B5718CC25B423BA139BE1E7DAC1A50434680C1B95172110BC14FCAC96AE2F94ECAB32DA306B2694572D30B863F2FB673CDB54902C69EB4856F59DBF807481050407C9263830CBA371E09027F27813AC9819B7BF4EBB9FF03503EEB6A67F5B6754709F95417493E97AE713FB9C24B80E38980C7F7A4768F1E72D600B9AB2FB262650FAEE47FD3D2A26C0F013DB8814F5A1976FA00B89FECB4B9EB493133EFE84DACA843F9E2C6D1C6D1D8B422121B4F6E51B1805EA58C07C1C37B34E01FE2C61ED87D3F1121AA17F6BF5800A21C8D52889D1085FE407006CCDCFA07871D19DAAB717F0212C4F070AE4E05";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "270C92018020F7719531DBF97416A2F6FE7B6FB0FDD8305135D0F0EABE3DE04FBA3E8683FB417744FBFF6F1D45EF5EDB0761281A26182288E107668604EEABBA24FFE0C558874FF345AE801C4A570A29EAA804B89E0EAC9096FAFF3F2CF9E83FD8C04EA81C95ADBC1350E89AD232E5A887B48321881F667E9CED802AE93EDA0F1ECF8C8549D602D7E9CC6FBE007F86888F2E0E8FEDD6E2790B2BD6EC124522ED04E5C6494F1FB9FAFBAA161FEE2DE4D9E24F873FD05F143EF193F0C2041FFFF3F94512220A82F0E9DA823F1F237A5E0EC14FD6A6D26F778382F20AEBC019BBCCCD871D2F9A0068568240810E2FDE61804FC01D91544E82E7667AFB8F43DA727D";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "0CA2C27D7EC61C8D1CE7C11F6E66CE4C48DF0A41185EA32E42FA1E11344D459873FFE01DC319DD80F42D864C31880585F0BDB4F49CAF0DA7A21BE1FCB6FD460CE0D64475B3FA8015EE53E8ADCAAA7F972D418DFFFF03FEDD0467ADF074FFF1E10257FD54A5BEC39E88A3CD92700F8EF9C058081840B5FFF91289EF4AA4F418D8AF9F5BEAFB8F0F3FEE15ECFCE540F9BFF4CA23BC6D24E06014AE3B5A9971E0F9C1DEDED9FC1A01C1F037FAC7C9B4A901F0FE6B51DD25B1FE1E026D16AE3E6A319D6009A83E3B0DDD1D91D3F84455F4980488622A6A87B2DFF02000021B8D82F4E518075C68026C58051FFFE3593281FE3E6AC808065CF51E09295F83C0664CE8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFE0007E7323701987C000FF0171F3477582C246938EFFAC613FFF00043693F0021EADFFFE017CEFC68D2B1D4F84C6A712B67FFFFC0175DC3F007826FFFF08AEC7C6BEED05431C7AE56D787FFFFF81D9B87F315077FFFFF78081FEAF8A0AC724917198A5FFFFFFC18E27FFFC20FFFFFFF5BD007F25D83B71DFF9CF47DE7FFFFFF91ABC03FFA07FCFFFC228014139D6851EB4A024C4507FFFFFF80C800000B00000C5E5E700C0462F4B0EE10D4B633CBFE007FC7D07E0235F800D24E25C00E0E550E88DDF528EC3A467EFC3FFF89FF006378039D6BF203FE062B3C50D8CFF400EEE9FCFE3FFE17FD00B01FF823A31D1F3F1D775EA1A238CC01EA1F07C27FF86";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "C07C7FCFC3A192125FDACDEF93D72601B7003FDBF3800FFF0D801C3FCC0522F23BE4100FFBD0C0BED322DFFF8BE6003FCE3D800C1C70014889E791703C439702730247FFC018CE025FFEF1800783A007BCBF329C8FC7E62454DE094B80183FF03E9FC1C78007F830015C80326F7DFFDFBC587BF346FFFF3F81FF1FC99B4003E020032E76FEE8FE01F663CF1BE6AEC001BC03FE85F9060000100004A6BAAEF25DC078A79053FF118001FE07E146E010000038001E4CCE2302740806AF8E970298F001F01E00301E60000FF0003E28072017CEEB00CA58661F92E0F1EF6180E61EE0003FFE003E7E1C1D2EC454F263439E07E43BFC3F7198E685C0001FFF007E07";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FB0F42C8848A069AF7FFFBF5FA00044086C7C0003F0E007367ECEC0485E1E27AE5497FFFF5C38063E0A467E000BF9C003243DE33CD893834FAC54F87FFEF44DCBFF03BC719C1FE9C0031E7A81F0217D6A14DC13F401FEF8300FE3FC8021FFFFE183585824419F078269C4A1D97800523FF86DE002C0237FFFF590A7A91AC200F9E3C7CCA1697D8053BF4B8707FB38227FFFD53729B4237787947FFE15ACA383FFAC0000007FFF5E0367FF814295B3192BF8CDFFEE22BF50AFFF3BFC0003FFFC0020C7FF8E5256F9BB245333C7C3C473E9EE01049C085FFF80074007FFB8B793BC8DE486438007B2402B0018EDDD7EF7FC0000E007FF9E0D84086646199F007E5";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7DB639C0831E4FC575007FF801FFF8EEB180021D2333F52FF8369A10040C0E7FD9A807FFFC07FFC720A199AB2BB343EA09BBCBCD34018EFEFBEF1EAFFFFE0FFF11C3001C3BEFAE3E0E99C41F0E58FE7FFDFB120BFFFFBE0FFFF3DCE01C677FAEBF01C48427F17FFF0F8E07D037FFF0060FFFE3E7531CB7FFDB7F808A03E97F40000C70000C6FFC00000FFFFC7CC500F1FFF97FC6CA419440AFFF9F007FF2DFC0000007FFFFD0B5C70DFFFBFFC7D8E06E540001B207FFFE7C0007C007FFFFFF0F7535FFFBFFEF2DC02647307358FFFFFF80003FFC0FFFFFFE8110C7FFFBFFFCF6C018C0B8668E3FFFF80003FFFE1FFFFFFE7E65BBFF33FFE5950001C0C00D3DBF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E000001FFFFE3F3FFFFEF99BBBFFF3F3F7EF00038AB019E7A000001FFFFF007C1FE7FEE6A2ABFFC7E8EB4278FF0561F0D9A00000FFFFF00030080BFEFF1C241FEFB7830039FE036FE3FFE000FFFFFF0000000039FCCF82EA0FA6B32CE0D9FC006F9868000FFFFFF00000000DCA3EA0CF65DF8CE884F3BDF001D83D60007FFFFC000001041DFACE3F2F869CC18238EE7FC00F2F84400FFFFFC0000003803CA161B0CF4F0221001C40FF80F1A73BC07FFFFE0000701F807DBE71C2D120A41FC60FEF8003CC99BEA07FFFC00001FC3F80F93879FCCCA7241CC60058000F32623F0C7FFD00000FFC1F03F26809DE641C063E3A18A0013CC9874769FFF800003FC43E";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N6
cyclonev_lcell_comb \IR|G[3]~12 (
// Equation(s):
// \IR|G[3]~12_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( ((\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[3]~12 .extended_lut = "off";
defparam \IR|G[3]~12 .lut_mask = 64'h02028A8A5757DFDF;
defparam \IR|G[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000179E5900055787A41F0ACE9C9E379604E310CCCC2E4EC16E7009A5E537872E16A0110E9446D3AA4000432647186630BD0CE06226B0D80FA06CFB1795AFEAA5E822306E3AFD5E6A869F88FFE19EAA4BF741F6DD6683B5B42CF677064899DA88B72FA8FFC001977279AE47E1B7C3A299593C40ED3074C627B2909CB4C79F85E488438C338046D53456129FA65C674DEB11D867FAA1ED9BC51286E8B0500081FBF59B18AC204C6E434F5760091E55EF33E8E7400160F300E7253";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FAF3E5B96562A8F0FEF50240097E4E2075C2F8329DB17FE90DE3B4B07D42C755D7CD678D6E69EA0889C73DFC33B81823F9E1C62B59B6EEAE3AE3C42524E71D71182A2719CC2FF70D7FFC72DDABC7F9630C397F826867CD2734DC3AFF592F5E3FF5BF838D19FA3ED42AF8DE920063293EDBA81186B5C4FDB8EFFAFBC21CB1D7DA37BE187E77000BA4F0FFCE67C5614CFF03FF547E21457EC0640E72ED7F1780BC81D3AFFD6818023F60D406C03C9268A4F1B2DF0843B99D803DE7E192AEF07B026851460120C791C4624AB4D896F80E0700089118607D8D5A0638929A8BA00035896299D00E556C1E16C21F10B46355D0CA1DCDBF902CB88BE7864ADEF57374D0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "039B025803ED600D87363FBC2CFB6BA2C14743DBA22C0966A8006CE35B6315FA35CC66F097478E103CEEB728CB5C0B22E4200010430D77E1B4F5EC83D2443D2E7F4064E5AEA97354DB25E85801656B5E355345FF07E207EBCA6B86CCFE07888E49FE82FC00006721730A3C277E0AC846C339A61880CC77F4C3B0445BCD800007B1417AF79B9B0F4DE1423449E3803EBF724610054DF0F0046BB1BC9851885A0F4418BF1471D3668CDE3D1DD387A18BFC1FBFB140F863269D07CE3354CBD43E32AEE402B813B8D06BCF33B3F19C5852D54685DAF56ECA2217844156011F2EBFC637A3A1E9C1717800D80723FA33E993A857A0D7F390B0CE30F8224490A3D8E1B2";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "E9938319ECD9B1E3963B098F1BFC6536C01930A067D8F89EEFBB04C3DE4C31F1803C3414E39A7F73E7BC67AF668284E8D3407D15039B83D6D02B403CDF9DD400E40A34FFF63D2DFDB8E949A61AD393DED745AFFE5CDB52E42371DBFBADD17D1EFAECD484C942CB91E2CD95AB09A96E10C81E967BAC29AA2B046FFCE283F8365D100B009E8C8AA2F83FE41E62B5902A5D045FB5B8F9DF0F57500D79DE2A5737BFB04FE1983DF5FF8882C5479A707C647F226B08B204C6C30EF1718FF50CCE55FF28FD29A5E7C47E37B73A2987EE8BDC93F3B54243F865F625BE4905A49EEF36572EF525FDC02C07E4A55DCCCDE7DC8A0B47BC940DAE8C95B62F631AA2AC4119A2";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N42
cyclonev_lcell_comb \IR|G[3]~13 (
// Equation(s):
// \IR|G[3]~13_combout  = ( \IR|G[4]~1_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (((\IR|G[3]~12_combout ) # (\IR|G[4]~0_combout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[3]~11_combout )) ) ) ) # ( \IR|G[4]~1_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] 
// & (((!\IR|G[4]~0_combout  & \IR|G[3]~12_combout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[3]~11_combout )) ) ) )

	.dataa(!\IR|G[3]~11_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IR|G[4]~0_combout ),
	.datad(!\IR|G[3]~12_combout ),
	.datae(!\IR|G[4]~1_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[3]~13 .extended_lut = "off";
defparam \IR|G[3]~13 .lut_mask = 64'h000011D100001DDD;
defparam \IR|G[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFC000FFF9F39E6DFC3CC1018AE70F9C6FFC02003FFE001F1FFFC000FFB04A3446418000419A6A37BC720001007FFE031C1FFFC007FFE30B2EA41D03F2C1E25D7FB818000000FFDC02107FFFF83FFFDC5406D168FF840165511E98900183FFFC180481A7FFFFFFFFED2983A3E7E0033FD69280E807FFF3FFE0100301C7FFFFFFFFCD7B7CF0EFC000AE76A6206D0FFFFBFFC01840035FFFFFFFFFB7A66547DDE0007D13B21FE61FFFFFFF800C6001FFFFFFFFFE182909F8437F0017AFBDDFFA0FFFFFFE000101E7FFFFFFFFFC1F7A5CE4D620C00270049FFCDFF0E708000EE1EFFFFFFCFFFC1F1FD33E5DAB3FC1D3858FFEFC401808018E187FFFFFFFFFF81D0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "0750B9CD03ABFD81E9000407015FF80081C7FFFFFF0FFF8F800533FC7CFE287CF770000004007F83E067E7FFFFFF9FFFCD8431FFFC78F83B80D34940000083033FF083C61FFFFF1FFDCDCC63F801F030A47ED2D70000010000FFFF40031FFFFD9FDE7D23CBF60FE7E083F20306400123FF87DFFFA0023FFFFC5FE6FD23ADEFFF7E000398914ED803F7FFBFFF806F823FFFFC9ECF9E87E58FF8C0001E2BC9C0FFF887FFFFF8000B603E7FFDDE1B2BAA853F83C0011CF470EB7FE23FFFFFC00000A20C7FFD39670C8B1D850F0383C198DE3FFFF0001F7A00000028007FFE22FB3F3CB5881C07FF82293A5FFFFE00181000000000007FFE559FFF88BF80780FF806";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "72C79DFFFF1E70390E007FF801FFFE576E7F9F3BC0F00EA8013B5FCBFBFC0F80021907FFFC07FFE6CE5E667AE7C0C0108682E4275FFE7FFF04000CAFFFFE0FFF9FD35FE3E29FC181F171C6F8F2BFFFFFFE04E003FFFFFE0FFF9FC39FE3DEFFC180FE6886E81B2FFF0FF0002007FFFFFE0FFFF1E0DFE38DFFE70079A802F7B7A0000F8000000FFFFFFE0FFFFF83AFFF8BFFF9003DDC41E44160001C007FF21FFFFFFE07FFFF9D9DFF7BFFF8003C5CE076DD6FFE3C07FFFE7FFFF83E07FFFFFF7C70F3FFF80014E2C039DDCFFC60FFFFFFFFFFC0020FFFFFFE7E0FC3FFF8000916C01FD1FFF8F13FFFFFFFFC00001FFFFFFEFF9F87FF3000061A0001DF9FF1FE3F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFE000003F3FFFFE419B87FFF00C007E8003818FE1F83FFFFFE00000007C1FE7FE5843A7FFC017087FF8FF05FE00103FFFFF00000000300803FE40E1D3FFC8481FFFF9FE00F00077FFFF0000000000000001FC407D19FFFB80431F39FC00F0188FFFF00000000000000C343E603D9C3FB3A7030C7DF001E03D7FFF800000000000001C3B0E7F1EFE7F7F820711FFC00FCFFD7FF0000000000002003C61818FDF7EFC3F0003BFFF80FE38F97F8000000000701E007C7F81C1CFA7F81FC0001F8003F0E080BF8000000001FC3E00F8FF81FCC3DFF81FC00038000FC382804F800000000FFC1E03F1EFF1DEE3FFF83E001860013F0E07204E000000003FC43E";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "C2553BFAC579F2BB5307FCFBBE35F3F92FFF2C53FFD537B164CC77EBF9C71E1D0C2BCBE2C6FC77F3FE07C731B04C711A617F889E648EBE621D662DF98B441CE67C01C18771F119A5807E766FEE7A03A42E053D95D4784DF0E67E83FFCA4CFDFE31C8C047900A4592060E0CAECAE0F03D33B47EC3CD899EFFB984407C9F2CEEBE3E042B3AC2697080F896BC708C14816CE4F9D4587DF76026D57904177310B57F01C42CFF7FC4BA8006DCF8E0609B7F5F837D4710334CFD153FFE037FC4F838A163E2EA5C70A0CF6FC6F824646007012B019FE003DEF66B01FAC5E2945878E12B6FC22BB8CEE6F6F38E733F8004BB604EBF44E3C2C4CC7F01FEEC840F5061844A";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "174A007E001B898942C26903C94CC4F5015420B022D9F026F6D19DE1003CA4CFBAA55C6C035A4B86F200AD80C8104E386B0589A9E440143B103E22F314913CD826F000990707901B38C9BED3B13749ED2418AC7F4701D01F39FCF03EC877D040083E987711A2A0FB79281FA13B08C0511FF9DC21F686E9C1600C7EFC528F97C1C0970C68EF3C29C0111A72F87F804A7102B0067098B78136C60F0154EB039F8396192E5497E0460609E9F801034B10910144AE6018E2278021C80D02174FFFFE0443F5D40584FCD9EA01C86CE339B319813515695E49B780030E0575B514BD6FC3AB1BD0839F52DB2F865D576F46BE10000005F1BC2680E6D9F9F18F896B83B1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "BF200D7BF4AD6B4F10100100EDF0036458E0FA40001D3BE2687D868DD0A3B7DC83FFE41FC09D0D80602101DE31800298BCEE471F10E72D879963E1FDC0FCBA68E00A62F293FB900201CE96BB2E84CF8F4CA3F1FFFF01FE37FA60666273FFFCB60F7826D571C2022E0201A81C7FFF80F832AF07E450D1FFF4938EB94311ED8F153E01AE0BFC0FFF01E1F6C38318609FBFECC8A7347AD72427D45E18E37A7E00F83FC9C0C0C3EB81F79FE79398FE33449A57E81807ED303E0001FE74F2EE267631EFFFFCDE9635AA62210F2A224E0E611FFB7FFF26117F8DDCF033FFFF687F2CACDAE98D366FC607D8051FFFFF98F57FEC3F7A87F7FDF09DA97EB64B8C62E5C217";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "100000007EC0E88FF9FF717F00FEA02D361A23DB0BB4F583BDBDE0000005D9A4AFFDBEBD0001F99BDFD508623204E11DA01EF08000000079CAC0FF083C0000F04EFFFB5C60F60689EDE39DFC80000001B0C680CF200C00000ED0FF7E6E06DC875F077209B280000001CB120003E0000000132F7E7FC898D9A1D10FFDC5C200000001ED000000600000003E7AFF7FC9A02EC1F9903BD36980000001F80000007000003A1D37FFFFF8E603C11FD3CF7C8FC0000001FE07E0033FFFFCDE636FFFFFE7E54200394132BD3B580FC001FF1FD00608000A8F38CFCFFFE072852050FEFFF24CC00FE001FE7FC00001FF97A811FFE3FFC032476E2AF4BFE0E4007FE001F8";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N36
cyclonev_lcell_comb \IR|G[4]~15 (
// Equation(s):
// \IR|G[4]~15_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( ((\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(gnd),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~15 .extended_lut = "off";
defparam \IR|G[4]~15 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \IR|G[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000805AEFFFAD7FCE80B02CC6C8FE4620263FF3B8C82F6FE7F8011EC170BFAAFF0580B013697946FFE01C3D9B8192702C180FFFCE63DC0063F93CB8D83BC822B023DC8CFC4025E6FE6AE070004B1CC73F29E0E2ABF83AC416023EDFA1F6606B9B8EFECFFC00331FC38E288009C7AA25E61FCAF620D4F382CF2988FEB387F8B3378808F8400520DB6BC66DD2A781F321018AFCBFBCE107BD6627FF0BFB200AB4277B7EBF836481FAA0F17DFF1FFF210F3E302FFFFFF0E00F5B07";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "C8CADED3AA81B0A0FE48F77F0621BE3EC91D07CDE011FF2B0BCDB6EF4B3EB0D9CFFF0C727196500030BB4003EC4001A396BBCD0FB6E487C1FCEBFF936AF8C2091F8CEF4003F00706BFC889D6885012C163C07BFFDC6B0EE801DF93DF4000E00FF1BFE71CD62BD83061671F93FFC0133FFC341E163F440280EFF8FBF19C76CD181955067FF2FFCD55FFFC7578563FCC00ABFFDC7FF84938F43C0469827FF2FF7F70FCD046F04E7E972F6FFFBE3FFCAFACCC121B72A03FF7FFFC10AA6F27E02DFE178E23FBFFC7FD66EE4E147B19280FEABFEF210B87A96FEDFF2F1C9B8BFFFFDCD9EE6B4E5D553FFFF6FDFC209FC0111F0DFDD7A3E74BF966BC2EAE65983641BF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFE75DBB39E7A01158B9FD48D13CD0B1CBDC17EF050B2B7B8FFFF47CBA262F82353079F31C5DBC90E494BC0A57390F07F5C7FFFD2CFE8AB5A85D11FDD023F7138C8CF06C354B3AA451E94797FEAA9E6277E0ED03FDE05B89CFBF7DDEE60A8994C06AE69FFFFFD0DE03E30C4D01F5C0209BC51A545E27F54455716B7F8C7FFFD84E03930D9D07F1415A13EC61EF33E17A223372F67AD40FFF944E3C813FFDA7F145625AADC2F061DB3C910AB279792783FFCC4EFE49311FE3F9C8A4A22AEE2DD21F0554B2B3467C29F0FCA00EA3F137E5F9FBD0B1FE5FD5BD60E2A6AA6D9F40FA489C7E4A3E80211B61F841F8F7D11568E65568A355155E000656836F6A270051";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "F2687C1FE778864555A0AE1BC3AAB06F40070BE19FD2075E80C059FC1E53E3CB8AE594DA3E43D50EAFFD80AA987E34177F3EAB19BC1DDD949EAB04D1953007D58EA679287652702047373A2EDCEC1C0116955389E3368327EACF7778343A1CDC11F303BAF694F41E0C124156135F14FF0FF44757A3CC1F23474BFB01BF1B84601E7F0E932316AF5FC027FB27D3EFCD013004257F38A1F0AE6C033244F4516D495FB0117A9D93FFECFCB82613878C30F0294093B60A8678CD50BF700C7D5E93FFCDFE3E7B02879E72903E81F9F1409D4EEBC92FFC06BCAE33BF930637F6014FB7F2C03FA1FF8DB079E6CFF8EEF803EEA777BF0A8E37FB005FFF4E223FD87F9545";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N48
cyclonev_lcell_comb \IR|G[4]~14 (
// Equation(s):
// \IR|G[4]~14_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a180~portadataout )) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a156~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a180~portadataout )) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~14 .extended_lut = "off";
defparam \IR|G[4]~14 .lut_mask = 64'h4444777703CF03CF;
defparam \IR|G[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y68_N24
cyclonev_lcell_comb \IR|G[4]~16 (
// Equation(s):
// \IR|G[4]~16_combout  = ( \IR|G[4]~1_combout  & ( \IR|G[4]~14_combout  & ( ((!\IR|G[4]~0_combout  & (\IR|G[4]~15_combout )) # (\IR|G[4]~0_combout  & ((\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( \IR|G[4]~1_combout  & ( !\IR|G[4]~14_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((!\IR|G[4]~0_combout  & (\IR|G[4]~15_combout )) # (\IR|G[4]~0_combout  
// & ((\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\IR|G[4]~15_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datae(!\IR|G[4]~1_combout ),
	.dataf(!\IR|G[4]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~16 .extended_lut = "off";
defparam \IR|G[4]~16 .lut_mask = 64'h0000084C00003B7F;
defparam \IR|G[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF807FFFF8803F00701B732621866009C00000FC87FBF80001E1012FFFF100E0207028B396A1C66007C00041FA23F3E00FFE0663C3FFA400FC50382611D591BA7F8100002536EF96FFFFFF87E0EFC07E001E74182508E912FA606200000A2BF902F003FF87E000739F0007383A3280640B16603500023C69F401C000070FE0700E0780031FBB70D41053ADC00E8001687CC1C08000420FE0000800C0098CCF60E6802782C00160F100FCE0E0C000C05FE0000000000ECBEF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "E17FC12390C04010FE01F78090C001C01EC0003000007F67E7E07C603102C02187FF07F3805021FFC13CC000300003A3B1D7E0E1303987C000CBFF8F630000311FCFC8C0000007003FD867F064504CC340006FFFC463F00079DFDCB0C000000FF1BFEF63F014382EEF401F99FFC40DC000191FD8E0C40040EFF8FBF76BD0DD08067D207FF6FFC8090000787F99C0CC0043FFDC7FFB36D8CBB4037AA07FF3FFFE0FA00058FF91819F1007FF9E3FFD924CCBFA181EA03FF57FFE0C2400287FB0011FB003F9FFC7FCD90E49F0180DA80FE3BFEC1C8300267070013FA09B88FFFFDC468E68A42C6FAFFFFABFFC1D30C016607003F783870839E69C614E6C02064C2F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFF5DFF90423101E20C003E80180C075875C302F2CF213753FFFF95FFA1DE2BA3200800FD081804820273C19F734921BE2F7FFFEEFFFA1C8301E01002FC031030100326C2CFB36794DEA77DFFF7FFFA1883C0A02001FD809CE400C3F660671923D64ED27FFFF97FF801DF00C02003FE10BD5541C9FA7F338D30C667611FFFFF7FF800DF99E0400BEC183D77F6FFE0FF91C710CF37E1AFFFFE7FFBD0FF7FC0400BB0180E53EE49FEFFD8E398CF87B48FFFFFFFF7FC7EBFE02003520016236B28E2FE4CF298CFE7D0C7FFFBFFFFEC7EBFC01002FF11DE3F06C9C90E667B481FFFEC23FFFCBFFBFD7E57D007E04F0D306BAA56D88E333CCC0FFFE213FFFEBFFFF0F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "123E801E07F03ABE22ECC7EBC399D4E0BFFF103FFFC3FFA12C001F801FBFE8337A9919A7C3C3CCE66083FFAA9FFE37FFC0F6279EC01E9F6E2AEB4BDF82D1C7CC7E618BCFF61FFF3FFFE0F8279F001EDFEB3F85B9FFA003E7E633306839FB53DF9FFFE078F8C7181E0FE4A5B12FFFE4FFCFF23F30200EFE8CC7CFFFC07BF64F921F0CF1387DBF6F1FFFE7F919B0000E3E07C7E5FFF87AFF038480A3BB5F9EFEC7DFFFF1F981B0000F80C1E7F387FCFBEFD18002DFF7C4B6308EDFFFFC7CC1B0000C0030FFF387EEFF8FC2C1FFECFB16D1DAFCEFFFFE3C60104018F838F9F97FFF7EDFC1C1FE0D65A43B34FC0FFFFF8E60D040267038FFFC7FF73E9DC0F07E11B8";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N18
cyclonev_lcell_comb \IR|G[5]~17 (
// Equation(s):
// \IR|G[5]~17_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout ))))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout ))))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[5]~17 .extended_lut = "off";
defparam \IR|G[5]~17 .lut_mask = 64'h202A252F707A757F;
defparam \IR|G[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "96FBF5FD077BDE83301000FCC03AF3FF2FFF1CCC0076322E18BD5FF9F207081700185802316078F3FFFFD7108F807E858E047ADFFFF40E13FFE01C0808B4B0F87BFFFFB7100CE1A604FC6FFEE2B7BA0C1A03BC0C0C77B6A0F876FFFFF9FC0000240E9B7FA80F529C1E2BF04E060FCFC593C0707FFFFBE2003260077271D1AECBC03C2F04FC07007F06973C711FF7FB820332080604190126FD877C2B33DF0300FE07DEFF7DD083FF001B33000E880127037199F0033389C30000009BC7FBE881F8E0399F807FC001A0CFD721F82700E5A3800001F619FAE1F8DDE1BD9F81DF0400024423C2D117F07DA9000004687FF06FC4FFC1FD0F81FF40A08400AFE01298";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "0F370100000341FEE9ABC9FDC77D070EFE3140B000C7F00E4A306DE2803C6F4F9DE4EFE3FF4BB80705FE6FA0C000D1F855058CDBE7C00DA9F609E40FF7FF2F38271FFE7D07C8002CFBC87ED997F7C8102FFB2BF849FFFF0FFFFF2FC1F6382F8037FE3000FD0F600F8277FE33FA6FBFFE0FFF1F9E0106101F4013FF303C408F40DF477BEDFFFE4CF3FF0E7D580001CE007E0001FF1077028F41C0BF8BEFFFFDCBBBFF1E5F600001FE08782000FE30F0D7BF8349BF97EFFFFDEFD8FCA218C00001FC40901800794339ECEFA7C23CA7BFE3FCE2171C3E70887FFDFE004B860741703F9CEFDF43A06C9FD7FDD9D9EB6EC10FFFFFFDF0C3E2171DE007AF701F4743CE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "EFE4FB25CC68FFCF100FFEFFEDA001FBBB00073E7FE91EFB9929DEF4B04E77DF83FFE3E03F99C5807BE60035CEFFF9D04119A5ECFA671267FC03E1FC0103F3C0E021D5F18C04E3F6A01374F1EFE9CF80F3DC81FFFF0001F00C601CAD8E0003C2F7100F96FFD7EB8E05A017607FFF8107F02A0003D70C0002EF6F114FB1F38FB2CE00AEF5000FFF001FF0A90000DF04400F174BD866AAB2EFF2EE01E2FD8000F800380CB0C0097E0C60096FACC432B80CB366A885EDF9C000000193814E1669CE0400099B39A348BFC7FEF621B21701E0000001DE047F8A7F0FC80000285010843DEEFA61403E07D9FAE00000E7F1FFE03F858000015A66361E3B5CFA02D83E1F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "E07FFFFF807FE5FFF5FF8F0000008F41381E13547A51887FBDC19FFFFFFA9F931FFF9EC300000207001C0F0CE47C0BA85FE10C5FFFFFFFC1C7BFFF68320000049400015FC5987C5DF81C52007FFFFFFFF1027FFF600C0000013800801EC610FE10988C56487FFFFFFFE401FFFF800000000F4F818048F5DDD9DD90023B3DFFFFFFFFF3FFFFFFE0000000009D00801DFFD6F8787FC0372BFFFFFFFFFFFFFFFFF000000101FC000006EB0D78305FC0DF8E7FFFFFFFFFF81FFCFFFFFC019AF0000018672B38243FB17F3F7FF03FFFFFE03FF9FFFFF802B7B000001FB3B7780001BFFC8DFFF01FFFFF803FFFFE0073AABF8014002FDFD44A4D027FFF01FF801FFFFF";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0003FFF00074FF28A03C33FFEF66C02E00FFFFC3FC001FFFFE0003FFF000E11E80FBC7FFFFE769E4EC01FFFFFFF8001FFFFE0003FF8000E0847161CFC0E7FDEA67EC007FFFE7F0003FCFF100007C000153581E82700037CBBA7FFE087FE7C000007F87F10000000003487664718000001B962FF7010000C00000FFFFFD8000000001E8CA24F20000020A9445F80000004000007BFFFA80000000002EC3B9FCA000014644720081000000000039FFE000000000005DAF293C28000045C92300C000000000000FE1800000000000107AD07C29F0000BFAC600120000000000E1E10000003000001802A11C0E700000FAF5000C0000000018E07800000000000018";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "18A007CE0064007AE2000001034000008038000000F000031816C003FC0035831E54000008000003E01818000000600001080E0003F807C6793EE300000880003FF07C38E00001600003901C07FFF00F5ECB3C5B8000018000FFFF3FFCE00000E01E02D43C0FFFE01F7FA5FF7C000123FF87DFFF9FFDC00002A07E02B66E1FFF01FFFFBFEEE31805BFFFBFFFFFE07DC0000220BE61FFB5FFF83FFFFFD217C3BFFE3FFFFFFFFFFF1FC1800261F8F6C6243F803FFFFF0AD7EBFFFE3FFFFFFFFFFF9DF3800242E0F148FC0500FFFFFE0469BBFFF0001FFFFFFFFFE1FF800055F4C1839C0803FFFFFC22DDDCFFFE001FFFFFFFFFFFFF80000BF000C8BC0007FFFFF8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "7287B9FFFF1E7FC2FFFF8007FE000023E00021B8000FF927FE3B1D83FFFC0FFFE1F9F80003F8003807C00009E0003FFCFA7CF1E527FFFFFFFFFFFF500001F00021CCC0001B80007FFA81B8EFDA6FFFFFFFFFFFFC000001F00023C040003E00007FFC9F78F7EF2FFF0FFFFFFFF8000001F00005E0A0007C0000FFFE1BFCFFFF80000FFFFFFFF0000001F00001016500780006FFF925BE043FE0001FFF800DE0000001F800001C7C00F80007FFF5C11F864F00003FF8000180000001F8000000FF8FF00007FFFFF23FC00DF0007F00000000000001F0000001FFFFC00007FFF3E43FE025A000FFC0000000000001E0000001FFFF8000CFFFF3E0FFFE3DB001FFC0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000001C0C00001C19B80000FFFFF827FFC7FA001FFC000000000000183E01801C003A0003FFFF7800700FAA0001FC0000000000001CFF7FC01C001F00007FFE0000601FEC0007800000000000001FFFFFE03C001F800387F80000603FF0018F000000000000001FFF3FFC1E001FC003F800000020FFE003D8000000000000001FFE3FBF1FF00FE007F820000003FF00FFD8000000000000003FFC3E1FE7FC07E003F000000007F003FF9800000000000701FFF83FFFE3FC020001FC000007FFC00FF80C00000000001FC3FFF07FFFE03C000001FC00007FFF003FD8070000000000FFC1FFC0FEFFE21E000003E00181FFEC00FF8E070000000003FC43E";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N24
cyclonev_lcell_comb \IR|G[5]~18 (
// Equation(s):
// \IR|G[5]~18_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  & \RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  & \RAM|altsyncram_component|auto_generated|address_reg_a [0])) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[5]~18 .extended_lut = "off";
defparam \IR|G[5]~18 .lut_mask = 64'h02025757A2A2F7F7;
defparam \IR|G[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N30
cyclonev_lcell_comb \IR|G[5]~19 (
// Equation(s):
// \IR|G[5]~19_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( (\IR|G[4]~1_combout  & \IR|G[5]~17_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( 
// (\IR|G[4]~1_combout  & \RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[4]~1_combout  & \IR|G[5]~17_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[4]~1_combout  & \IR|G[5]~18_combout ) ) ) )

	.dataa(!\IR|G[4]~1_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(!\IR|G[5]~17_combout ),
	.datad(!\IR|G[5]~18_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\IR|G[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[5]~19 .extended_lut = "off";
defparam \IR|G[5]~19 .lut_mask = 64'h0055050511110505;
defparam \IR|G[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N18
cyclonev_lcell_comb \IR|G[6]~20 (
// Equation(s):
// \IR|G[6]~20_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout  & 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[6]~20 .extended_lut = "off";
defparam \IR|G[6]~20 .lut_mask = 64'h05220577AF22AF77;
defparam \IR|G[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF0387FE0E006600FFFFF80F877FFFFFFFE000100000FFFE03FF0383FF0E0066007FFFFC1F21BFBFFF0000663C0003FFFFC1FF83E1FF0F0427F81FFFFE5E6E3FD000001F81F1FFF9FFFFE07F83F0FF872027FE0FFFFEB8BF9FF000001F81FFFFC7FFFFF003A3F87FC7B0A7FF47FFDFF29FCFE000001F01FFFF1FFFFFF001B7FC7FC6BA1FFFE3FFEEE7CFFFE000001F01FFFF7FFFFF7830F7FE77E3F80FFFF3F0EFCFCFFFF000001E01FFFFFFFFFF1C40F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFF3F3F80FFFF9F01F9F7FF9F800001E03FFFFFFFFF80E00FFFFC9F3F02FFFE4800FFF3FFDF800000C03FFFFFFFFFDC701FFFE14FBF87FFFF2C007F63FFCF80E00E103FFFFFF8FFC0380FEFE06FDFC37FFF9C003C63FFEFC0201F003FFFFFF00E401F0FEFF027FFEF7FE06A003C01FFFFC0E01F003BFFFF1007040F0FEF3D17FFFB3F800F003401FFFFA0801E0033FFFC0023800707E7383BFFFDBF800F0002003FFFA0001E0060FFF80061C00383F3383DE7DDBFC00B800203D7FFC0003E00E07FFC06003803C1F1B837E7CEB7F01DC01203FDFFD0007E00C07F6477000023C0F19827F3A6B0000DC00203CF7FE0007E00087C78F7C61963E0719C03F9A1B0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "000EE00703DCDFE800FE0017FE7F3FD667A3F030DC03FC91B00005E00503DC4DC800FE002FFE7FC3C7E7C3F818CC63FC10F80002F0009F1E47E401FE003FCEFC81FFF393DC0CCE01BE1878200170009F1E07F403FE0027F6310073FF99FE026E019F1C3800009800FF1E07F003FE001FF43B2063DFD80F012F019F8E1E00005800FF1E026207FE003FFC3B0190FFF007008F010F861F00002800C31E0A0207FE00FFFF1B0097FFF00380478107870F00001800815E1DFE03FE03DFFF9C00E6FE301BC0078101830F80004C00015E1C0201FE070EE3FD0E0CFCFF19E023810001C3C0003400005E1A82007E0F0FDF07A44EBDF71CF013C00001E1C0001400405E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "09C1001E18080EE78A1FDFF43C781BE00000F0C0003C00401E09E0001E0018030300EFDFFC3C3C09E000005AE001C800000C26E0001F60FE0A11B1EFDFEE383C09E087F00E6000C000200427E0001EDFFE077B67FFFFFC181E04F0183E07602060002004F5F8001E0FFD187FFFFFBB00300E04F0200F01B03830002005FDF80C1F0FFDC1E7FFDFE00018070270000FFFF8381A001806EFFC030063FECC1DFFFE60000E078070000F80FE180C781C06FFFE00030FF0C4E9E7FFE0000383C170000C003F000C781E009FFD01FFF3F468FF35FEF00001C3E0F00018003F0006800F01FFFE01FE0EEA5B3FFBFEF0000071E0B0003E003F0003800F013FFF007E11E3";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000BF8C47FE7FFEFD019E07001FFFFE7FFFFFFFE0000000000001FFE07DFEFFFEFE81F0FF000FFFFE7FFFFFFFE000000000000177FFF6E3FFFFFE81F9FF000FFFFFFFFFFFFFE0E00000000012F2FFFE1FFFFFFFC0FE7F008FFFFFFFFFFFFFE0F80000000033FFBFDFFFFFFFFF20FFFF800FFFFFFFFFFFFFE03800000000197FCD6FDFFFFFDF70FDBFF01FFFFFFFFFFFFFE0100000000002DFD61027FFFFE398F09FF00FFFFFFFFFFFFFE0000000000006871B1431FFFFF810724FF01FFFFFFFFFFFFFE00000000000068011003A7FFFFF2066DFFE1FFFFFFFFFF1FFE00000000000060014103EE0FFFFF0609FFF3FFFE7FFFE71FFE00000000000060";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00400030001FFF062FFFFFF8FCBFFFFF7FFE0000000000036008000003FFC3FE028AFFFFF0FFFFFC1FFFFE0000000000016000000007FFFAFE02147FFFF67FFFC00FFFFE000001000001F00000000FFFFEBE03C4FFFFFE7FFF0000FFFE000001801E00F00000001FFFFF6F00EB7FFEDC007820007FFE000003807E00F0000000FFFFFFF001DFE7F980004000001FFE00000380FE007F8A0007FFFFFFFCE0BEC001000000000000FE000003C1F8023E7BC07FFFFFFFFCE8508001C000000000007E000003C3E0011783FAFFFFFFFFFEF07C000FFFE0000000001E000003C7F0018F83F7FFFFFFFFDFE02D0001FFE00000000000000003CFF000C883FFFFFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "8D78760000E1800000000000000003FFE0003F47FFFFFFDFFFC5E65C0003F000000600000000003FFFC000081FFFFFF8F9FF063E9800000000000000000000003E3FC000047FFFFFFCF67F08159000000000000000000000003C3FC00001FFFFFFFF77FF00089000F0000000000000000000061F800003FFFFFFFDBFFF00203FFFF000000000000000000001FF190007FFFFFFF8FFFFFB805FFFE0000000000000000000001C0E0007FFFFFFFCFDFFF9A0BFFFC0000000000000000000000000000FFFFFFFF5EFFFFFF24FFF80000000000000000000000000003FFFFFFFF3F3FFFFEA6FFF00000000000000000000000000007FFFFFFFFFFAFFFFE26FFE0000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000003E647FFFFFFFFFFCFFFFF27FFE0000000000000000000000003FFC5FFFFFFFFFFFFFFFFF5FFFE000000000000000000000003FFE0FFFFFFFFFFFFFFFFFBFFF8000000000000000000000003FFE07FFC7FFFFFFFFFFFFFFE70000000000000000000000001FFE03FFC07FFFFFFFFFFFFFC200000000000000000000040000FF01FF807DFFFFFFFFFFF002000000000000000200001E00003F81FFC0FFFFFFFFFFFFC006000000000000701E00000000003FDFFFE03FFFFFFFFFFF007F000000000001FC3E00000000003FFFFFE03FFFFFFFFFFC007F80000000000FFC1E00001000001FFFFFC1FFE7FFFFFFF0001F80000000003FC43E";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "293FFBFEF887E17CF07000F8C03F0C00D007037FFF8830200300BFF7FCF8F818FFF8780200607F0C00002F0F3FFF80001002053FFFF8F1F3FE1FFC38080730FF8700004F0FFFFE58020000011FCFC3F3F3FFC3FC1C7004B0FF8E00000003FFFFC806030047F08F1FE1E3FFF1FE0FC007B3FF8F80000001FFCC080F7E000E51047FC3E300FFFF000006F7C38F60080001FFCC000FFC009ED901FD83E30C1FFF000007FF0082EF7C0401E7CC001F780080FC819E0FE30071FF000003FC3805E77E04E1C7E0001FC0000100041A2FE7001E3F80000239E001FE0721E043E0003F00000200403CAFF7F003CF000007F78009E03B03C003F000FEC0A08400401FFEF8";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00FFFB0000007E00186C3603C083F801FFF160B000600FDE7E0FFE1F803C12B0601C301C014407F80FFFEFE0C0002007B7058BFC19C003D20FF01C3008012007D80FFFFDC7C00010076FFEDBF80837FE2807D0047500010000001FFFFFFFE00018017FFFFFF01FC01CF801CC065000010000E07FFFF9FFC0800000FFFFFD603F8BF8F0120002508C000180E7FFFE31FFC1C000019FF7FFC03F9BFFF0100003D3CC0001A0FFFFFE01F7E7C000033FF0EEC03F97BFE0100003EE3B021DE03FFFFE03BFBFE000037FF9F6F01F8EFFC0400C03FFD70001807FFFFE01FF787808077FFF86F00F99FF83601403D9DF130100FFFFFE020FDFE1080BFFFF9DFFE677FC03";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "70030719FC100030EFFFFE0013CFFF0017FFFEFFFFF1ECFC07F63B0C780008207C001FFE0065FA7FC03FFFF3FF7FFB77DE07EA1B09F7001800FC1E03FE000BB71FE077F07FFF7FFFFFCC0CEE021BEF8000007E0000FE000F639FFCEC01FFFBBBF7FFF86A7E3399CE004000FF80007E000EC5FFFFD003FFF51FFEDEACAF7E7B4E0E004E00FFF000FE000D26FFFFC003FFFBEDEB7F9F8E3F1B4D0E000200FFFF07FE07FBEF7FF70003FFF605777FCF800F0B5D08040D00FFFFFFFE0FEDD1D9980003FFF75D2FFEF7800607FC2001E700FFFFFFFE01C70073C00007FFFD5DFFDF7B800F07FC8001F7D8FFFFFFFF000F001FC0007FFFFD5BB83FE188AF07F98001E0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00FFFFFFFE801C000E0000FFFFFF6FFEDFE1802787EBC00042017FFFFFFEE07000006100FFFFFC7F7FE7F0ED0783FCC00000003FFFFFFE7E3F8000F7C1FFFFFAFC7FFD60241F83ED00002000FFFFFFFE31FE0000FFF3FFFFFEFFFFFF112A1F03E960002000FFFFFFFE000000007FFFFFFFFEF4FFFF8F061E052C60000600FFFFFFFE000000001FFFFFFFFFEFFFFFEE0467048EE0000F94FFFFFFFE000000000FFFFFFFFFDBFFFFFB1131844FA0303F0EFFFFFFFE00000000000003FFFE3FFFFFFE98EC443C007FFE3F3FFFFFFE0000000000000701C57FFFFFFF4C7CC421007FFF0C3FFFFFFE0000000000000DA5DA7FEFFFFFA03AB63001FFFFC3FFFFFFFE00";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N24
cyclonev_lcell_comb \IR|G[6]~21 (
// Equation(s):
// \IR|G[6]~21_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[6]~21 .extended_lut = "off";
defparam \IR|G[6]~21 .lut_mask = 64'h058D058D27AF27AF;
defparam \IR|G[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N30
cyclonev_lcell_comb \IR|G[6]~22 (
// Equation(s):
// \IR|G[6]~22_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( (\IR|G[6]~20_combout  & \IR|G[4]~1_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \IR|G[4]~0_combout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  & \IR|G[4]~1_combout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[6]~20_combout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\IR|G[4]~0_combout  & ( (\IR|G[6]~21_combout  & \IR|G[4]~1_combout ) ) ) )

	.dataa(!\IR|G[6]~20_combout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(!\IR|G[6]~21_combout ),
	.datad(!\IR|G[4]~1_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\IR|G[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[6]~22 .extended_lut = "off";
defparam \IR|G[6]~22 .lut_mask = 64'h000F005500330055;
defparam \IR|G[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N36
cyclonev_lcell_comb \IR|G[7]~23 (
// Equation(s):
// \IR|G[7]~23_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout  & 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[7]~23 .extended_lut = "off";
defparam \IR|G[7]~23 .lut_mask = 64'h03440377CF44CF77;
defparam \IR|G[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFC07FFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F83FFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800009FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF0F0007FFFFFFFE0000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFCE7FC03FFFFFFFFEC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFF39FFFFFFFFFC0027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9EFFFFFFFFFE00F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFDEFFFFFFFFFE00DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFFFFFFC019BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFF1FFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFE01DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFC01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFDFC01F8FFFFFFFFFFFFFFFFFFFFFFFEFFFFFE0FFFFFFFFFFFFF7C00387FFFFFFFFFFFFFFFFFFFFFFE7FE1FF0FFFFFFFFFFFFF9E001CFFFFFFFFFFFFFFFFFFFFFFFC7F81FF0FFFFFFFFFFFFFCF003CFFFE7FFFFFFFFFFFFFFFFFFC7F01FF807FFFFFFFFFFFE7007DFFFFFFFFFFFFFFFFFFFFFFFC3E07FDC1FFFFFFFFFFFFF3003DFFFFFFFFFFFFFFFFFFFFFFFC3C1FFEE07FFFFFFFFFFFF90001FFFFFFFFFFFFFFFFFFFFFFFC380FFE707FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFC300FFF377FFFFFFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FE000FFFFFFFFFFFFFFFFFFFFFFFFC001FFFC0FFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFC0003FFFF7FFFFFFFF07FFFFC07FFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFF0FFFF7E87FFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFF8FFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFC7FFFFC07FFFFFFFFFFFFFFFFFFFFFFFFE00FEFFFFFFFFFFFFC3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFBE3FFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF1FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFC1FFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03BC0";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFF000000000F8FFF073FC000000000FFBFFFFFCFDFFFFFFFFFFF0007E0000787FDFF9F8000000000FFFFFFFFFFFFFFFFFFFFFF000C000003C7F7FBCF0000000000FFFFFFFFFFFFFFFFFFFFFC000C000003E38FFB4F0001000007FFFFFFFFFFFCFFFFFFFFE0001C000001F03FF84C0000000007FFFFFFFFFE81FFFFFFFF80001CFF0000FFFFF9080000C00007FFFFFFFFFE03FFFFFFFE02001CFFE000FFFFF8000001E00003FFFFFFFFFE07FFFFFFFE60001CFFFE00FFFFFC000003F000031FFFFFFFFE3FFFFFFFFBFC1018FFFFC07FFFFC000007F000021FFFFFFFFEFFFFFDFFFFFF70080FFFF0FFFFF8000007F000003FFFFFFFFE3F5F7BFFFFFFE107";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFCFFFFFF800007F000003FFFFFFFFE0E9F4FFFFFFFE181FFFFFC7FC3FF000003F80000BFFFFFFFFE101F3FFFFFFFC8FA77FFFE3FFFFC000003F80000DFFFFFFFFE02383FFFFFFF900127FFFFFFFFD0000003BA0000FFFFFFFFFE00001FFFFFFF800003FFFFFFE000000001BF0000FFFFFFFFFE00003FFFFFFF000003FFFFFC0000000001BF0000FFFFFFFFFE00003FFFFFFE600801FFFFFC00000000003C0000FFFFFFFFFE00001FFFFFFCC00F01FFFFF84000000000100401FFFFFFFFFE00004FFFFFFC800601FFFFF1C0000000000028FFFFFFFFFFFE000087FFFFF8800079FFFFE7C0000008002620FCFFFFFFFFFE0000201FFFF000007EFFFF8F8000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "001C00FE03FFFFFFFFFFFE00003000FFE00001FFFFFE1F0000000403FFFFFFFFFFFFFFFE000230003FC0000FFFFFFC382000100607F8FFFFFFFFFFFFFE000478001F880FFFFFFFF8703003101F07F07FFFFFFFFFFFFE0000FC000313FFFFFC7DF8E01001800F07F1FFFFFFFFFFFFFE0001FE00002FFFFFFBFCF1E01040800781F1FFF1FFFFFFFFFE0003DF00003FFFFFF7FEF4800071C00783F1FFFDFFFFFFFFFE00071F8000FFFFFFFFFECF80007FF00783F7FBF2FFFFFFFFFE001E3FE007FFFFFFFEE6DFC0007FF80303DFFFF8FFFFFFFFFE0038FFFC3FFFFFFFFEE63FE0007FF00003FFFFF827FFFFFFFE0000FFFFFFFFFFFFFEA47FC00077F00007FFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFF0003FFFFFFFFFFFFFF90FFE0007FF80007FFFFFFFEFFFFFFFF000FFFFFFFFFFFFFFF80FFF80013F80007FFFFFFFFFFFFFFFF80007FFFFFFFFFFFFF03FFFE801BE00006FFFFFFFFFFFFFFFFCE01FFFFFFFFFFFFFF07FFFFE01DE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF00FE00203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF003F80301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC00FE0381FFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF001783C3FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF800383FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFE5FE7FFFFFFFFC001C1FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N27
cyclonev_lcell_comb \IR|G[7]~24 (
// Equation(s):
// \IR|G[7]~24_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[7]~24 .extended_lut = "off";
defparam \IR|G[7]~24 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \IR|G[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000FC7801F1FF99FF000007F07F807FFFFFFFFFEFFFFF0001FC00FC7C00F1FF99FF800003E0DFC07FFFFFFF99C3FFFC00003E007C1E00F0FFD807E00001A191C03FFFFFE00000000000001F807C0F0078DFD801F000014740601FFFFFE00000000000000FFC5C0780384FD800B800000D60301FFFFFE00000000000000FFE4803803845E0001C00011830001FFFFFE000000000000007FF0801801C07F0000C00003030000FFFFFE000000000000003FF0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "000000C07F00006000060800607FFFFE000000000000001FF0000300C0FD00003000000C00207FFFFE000000000000000FE0001E80407800001000009C00307FFFF00000000000000007F0001F80203C80000000039C00103FFFE00000000000000000F0000FC000108000040003FE00003FFFE00000000000000000F00002E00000C000000003FE00001FFFE00000000000000000F80007C000004000000001FFC0001FFFE000000000000000007C0007C000204000000001FFF8001FFFC000000000000000003E0007C800304000000001FFFE000FFF8000000000000000003F0007D800184000000001FFFF800FFF8000000000000000001F8003FC001E40";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000FFFFE007FF0000000000000818000FC003FC000E4000020000FFFFF007FF00000000003C18180007E003FC000F00000100007FFFF803FE00000000007E000C0003F001FE000780000080007FFFF803FC0000000000FF80000001FC01FE0003C0000060007FFFF803FC0000000000FF80200000FE00FE0001E0000020007FFFFC01F80000000000FE00000000FF00FE0001E0000010007FFFFC01F80000000000FF080000007F807E0000F0000000007FBFFE01FC0000000001FF1901C0003FC07E0000F0000000007FBFFFFFFE0000000000FFF30300001FC07E00003C000000007FBFFFFFFF80000020F85FFFC200000FE03F00001E000000003FBF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFE00007F1187DFFE0000007E01F00000F000000003FFFFFFFFFE00007FCFDFFFFE0000003F01F000005000000003FFFD9FFFFE00001F5FFFFFFE0000003F01F000001800000001FFFD9FFFFE12001F8FFFFFFC0000001F80F87C000800000001FFF0FFFFFE1F003FFFFFFFFC0000001F80FDFF000400000001FFE0FFFFFE0F003FFFFFFFF80000000FC0FFFF0000000000007FF1FFFFFFE1C01B3EFFFFF800000007E0FFFF07F0000000003FF1FFFFFFC000F3B1FFFFF000000003E0FFFF3FFC000000001FF7FFFFE00000FFF3FFFFF000000001F0FFFE7FFC000000000FF3FFFFE01F01FFFFFFFFF000000001F0FFFC1FFC000000000FFFFFFFF81EE1F";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N42
cyclonev_lcell_comb \IR|G[7]~25 (
// Equation(s):
// \IR|G[7]~25_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\IR|G[7]~23_combout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\IR|G[4]~1_combout  & ((\IR|G[7]~24_combout ) # (\IR|G[4]~0_combout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\IR|G[7]~23_combout  & \IR|G[4]~1_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & ( (\IR|G[4]~1_combout  & (!\IR|G[4]~0_combout  & \IR|G[7]~24_combout )) ) ) )

	.dataa(!\IR|G[7]~23_combout ),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\IR|G[4]~0_combout ),
	.datad(!\IR|G[7]~24_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[7]~25 .extended_lut = "off";
defparam \IR|G[7]~25 .lut_mask = 64'h0030111103331111;
defparam \IR|G[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E1301493A51749188118ADE41401CA9A3B921F6C82F5F55268E4934BDF80C3E8908A733F18619EA31052FBAA2E114D65B739F05CD269B6894B5D1E99C261BEBBC48081FF468399206EBD4188C2CE2ED81DF1646177806D86AF2CC5DDBAC6C5FB169CACCCED4721C601683D52BF02227F015C46E4B66C7DFE457720907946CFD0E727C6A8C45B1C25EDC9F240F94D892460CEFB3ACF469B58FA2A94D52D4812DB4F82026019C33563B29C6F08BD8C906A3CB7232EF221622F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "9ACC557AE36A3099D14C69A9286DE441B6B1C3626165EDB532359539D87299106D739B386920C1BC24EBC9E23F3F7045E481386A6B61373696A547F8EC3D0D24C9F9941F099E9080DFD5FF9A4602CC76820FDC19071162868435F9A715ADF09F94E8F12CBE7A4FF07BEFAFCA06D133131AD5CBA1CE9BBCD72487A6F085EC6562BD4D666F621D076CF7345FA80E939CED5402C30690B7DD13F468692CFDDE8DF6686325F1C8EF50598A36E03ECF89FB68CA5320E981F08EEDB304165986452A5A697B8D32DE191DE19B229B95D7CD02DD567CE2966A9042639602D09B4420B2B322FC22685C692697261E447426F5F9021A6C0CE27AB3C8D4452FEB85918273CF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "93B92932F91F5E060D2BE46BA83BE77A6CAE2E7E52C3E6053D6AF246DDD9B5B6150EE0CE059071BDEF1E8968AAF8D77FF7018751C0264CBDC8561ECA3CBB01D613EA8406D68AE7682C9FB78B101C719D2AB616B281686D9E07D59CA9910C59828CC3AA63E6359C0C6DF93906A0BD6A8FB8C75966DEACF28E0D67B441CAFBFFDAA32F5B016C982D0A85F79F1961CD0E78F93D6346137F70EEF286EBFB156BB27AC567706CEEDAA2740BD38AADE743D5D158FE93AE77EC7F9B00D2DB4572914EDF5A4C2AB1FF602BAB9099380652905133CC755EC893D66B97FD6F8D68FA9736BF8B0E5F1988E4FA8E941091AE3F85AC3D9703A11F36BA6B7AC4A2D855A2AEFD0B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "7BBC8DCAB4A25E17769E1FC25EE6B2CEA18EF4CE850F5F496DBD76138DCF37F24A2A01862FCB84F828EECC1C3BEC3B6ABA42905083BABF0AB78DD7FA1E8DEC6EEDDFB6F82CA304E67123A238CAFA53C1CA66FF3A636CF3F8D56F84A9D9523021E44022EF54807B041CD2EA6182F86B7999076F7383A9ED19847CF53977BB1D96F0A599F14265520762775410B116AEF68E7B1A3226B2E1F54488E72FC9295F149419B37F6C1CA664AE70AA8000FA8EB36CD4323772288C58393DE5E6C12E8F1C4F5F7E3F565F7BFDDD3CB34B6A5E807A379C348F31F983BADEEED9629E9B30EB7138D8E28FC015C9A0818F5C5F5A43106E14E3EEF87C614D3EAD2FC84B7B5D5B";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N48
cyclonev_lcell_comb \IR|B[0]~0 (
// Equation(s):
// \IR|B[0]~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a168~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a168~portadataout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout )) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[0]~0 .extended_lut = "off";
defparam \IR|B[0]~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \IR|B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "7C355DF34C30C5769828B39E3A51638D11A1E2CC01F7203C373B04838FD4653C2FCBEC39FC017752B529A09D8AE068F60B0BC7E6F3EB06C954AED72D82B7D43242E64FD3E452028CB26C3676E6285BD3D7F99560DEE39FDE17EB2757703895BE9D406E59AC0A1CF38D6EF8467464F684DABAB9151788253238460D0A856F506024D680508B521C1122FCBBAC9ADCE6E992D7E130AC2BBEDAE23E7B4C04C7F514502C7CB36C3E36EA4060BB735CADD4FBFB257CD883CE6F93B6C7041214694F2CF800B0832324A0E7A5CFC517DAAB6A2F0747AE7B889756621F0823C66861A6F9B983D19564A0AC1869E30DB2E63064D65FB7252CF7EEF6F876921DD6515A1FC4";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "EA3F4F363234B4F3C578019962C31EEC1C3BCE85A80AEDC80F99AE39009456ED5E65F8FB007F69DC028299A844A270B0981B1E7B215D6264736C66DE0F1FC30646324CC22941B718C37337EA5A7471EC782DFDBC1BACF7A0374A3B8766E5FE581252EBA82C251A645ADF5403AE47A90CE6F6ABDCE3D9CD0287522CB73B0FD51E66D2246898DF591A69D02457313A65033AF4D8D5F781AC6F6D3A13121A8F75587D8844AE510C54013C5B6F5D0103CD0DA03B18F21071D4CB589F5011E8F7B903B9BE88C17F087BA2A0731D796A0F2BB02409F425C0F690709F25BE9ECFCD6BC7500ACD9B01EE1E678C809CCF464FD032038C506D24CC1C6273C115790409D12D";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "9827026E3E20C7826370FC08B683E3ED0CDE4C7F9DAB3122862BBFEE04F6F06AEBD925F8F909E622F82762966A96A365F303B9F4D6C8C0EFA94D658E07B597D3F5059259324BA82BBF7ACAE339FB2D963ADF83E447FC8E5106514CB8ACDEFD865CD5079DDBEAEDEB7E0BECEF882717C4D5ECB6147EEA71A6C0D9CF922955D7AECECBAC7167A0B1870226DBC576FEDF300F7916694798A185654E87CC0C285E0F07E429F22292F893191FE13141F1EB59367B0DF17031550000600C259EA612BFB16D1F880041A60F4932CE7C96703EA131CE0DB93E367C74783E161FF70057B91E2FC713821328188010C386A96EA5F79682170A1E09407A4C5D19F1F3EC3B31";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "4C203E38F381C1BAF549C2596BD0384F13E84E8BE707EC0FC08007DF8C010DD24DBEBF6DDC08981C47AC2E09FA92624463EC0F804981800035F297963684C348FD20D40FCCEBBA47101443C4E0E4FF800413407B206E636D608B474C0DFF7C79582B70F47C3C1FEDE6B68A7E01DDF5A552A3805BAD994464096F58341F83DFC26CE038913B357689AEFD1F81F19127781FA8DE584979E7AEC0873E0FF5D8548911076330E541D333587C66AC37F1DE7F33853AB7F0ADC71899DFF43DA4D2CD6F11B95B12E117A8B9E863717E23D05E2168F785CC1F12E6804F20DFC4DAD5D9C62841FC9310600A7267796659BB8F37252C2C0839014A4B0466DC06F9608033D4";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "1232A2EB16B2C0A31C156741BFB4B5B9E606E91F58ABD15C4327541F9CB4C942BEFE6A3C661EF6F171368A9754A84D3E08CC8165BAA8C7F44AF95157375EC69305C767B37BDB9C2CC19FBFD3102FD49218F9A015E5C3C8CEFFA8B4738EB6178F52EFE9AF68B754A530E7CFD2525317E86AC31CA741590707F37B05B2A47AD436F4DD1886968C6DC4DEEA33338313AA54736835A0F044FA6C504CD927101F55CF4E414E18322C30D7EC32F7736A4177BC35B28A85582FAE071FA2B8401547B228E381AEC335AF50802F005C921C9F0B0FF2712692DD42D8AC342BEE42A0B0F085041BEC53F7882A13393EFD624D26B3A9ED42A9CDDCA40D1450E6F1F6672AD5B5";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "798C2A4C75CF98FEDC681271A787AD11DBCF79631276A1F39505EC9662B9936866595CDD7AD53C5B3CA3ABE7408BF64A433AE885C1C8D51DEDBD1D8B87762C55DE3D927AD57DB6FF2353F4756CD7BA2D9D07E79B232F7D5AD9DAFC13F6E2B69234891FACEFBFFA2020A6ECF63A5273ACBB63AC75263893EBD2565A895FA53D703F32AEA74AB2568FBB340126244CB4CD195B2B7C7BB46085CB2212898D76B0E1972AD27AE80CF44404AFA0D0CB3F3A53A3DD34D3E42DA28C96DA22BD7616A644530D7E081CC9CC65C65FCCC80B0A3683E5455295396146DEEAE3EDE39A156AFD828591D114B495432B4275DB4799E466D770BA1E21DD5C966EAEB65CF0EA8970";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "70ED6630E781783FEC86CD7DEB022971A971FD7B060F5F862E6F8B1377B41691B455358DF196439478BCA26E904CA055391F5D3E455D69DD6CFE676903CE31C48F5723CE75EDB1E07C8B6FD2396ECFD532F2D88505745D61724847A424ABE21869E0EDD64C074DE671B1653F86C2DEC52966F9E18D3F3EFEDA88051325D1E05EF67650A947A4B4CB14311DBB97505A790AE518181F959C8271312E676A5D1A2065A9E9B887A21F00DBBCE410E46F3F0477D44C84687ED1F5A0F9986E00B1700561801383A314792EA6271F5205F60DAECFEE87DE329B18A1D8359F643360F643B3B34F706F11E56F00CF4786EFD8A3FDC3DFA51BF454B2508EB5133663727EC2";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "37996E4299863F16B4C8A0A0D6217BED833DF27EB98D45E0AD0E5F803F489C5491491C4538FF12805A7FFD98E57BC484441E70C27FFE63F3259D84C5971D61DAEAB7741A24789501CAB02936A3194F736FAFA1D84B0487F939805797C04304E4CAA6A01EAD59F750B0823B7707102129E4BA897424DA65DFE1D7A51509F126FA9A7FC902EE5FA67F0582BBC0FDB40904BC046BA4CC67188BE7B2D0D1AEFF19256410A8507EFA6668D2C0A00D21ECEACDFD017605E823A5A45557DF6C85A43EFC663F07C12C9781BBBD6223FF9E5F60D110EFCBCCF7B6B951D0B4C0FD6313B64F078028D917D48CC14B5D95CE44FBD5561DDFC935537B0E5F7C4EA22D46B68ADD";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N9
cyclonev_lcell_comb \IR|B[0]~1 (
// Equation(s):
// \IR|B[0]~1_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ))))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[0]~1 .extended_lut = "off";
defparam \IR|B[0]~1 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \IR|B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N54
cyclonev_lcell_comb \IR|B[0]~2 (
// Equation(s):
// \IR|B[0]~2_combout  = ( \IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|G[4]~1_combout  & \IR|B[0]~0_combout ) ) ) ) # ( !\IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// (\IR|G[4]~1_combout  & \IR|B[0]~0_combout ) ) ) ) # ( \IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( (\IR|G[4]~1_combout  & \IR|B[0]~1_combout ) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\IR|B[0]~0_combout ),
	.datad(!\IR|B[0]~1_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[0]~2 .extended_lut = "off";
defparam \IR|B[0]~2 .lut_mask = 64'h0033111103030303;
defparam \IR|B[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N48
cyclonev_lcell_comb \IR|B[1]~3 (
// Equation(s):
// \IR|B[1]~3_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] 
// & ((\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[1]~3 .extended_lut = "off";
defparam \IR|B[1]~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \IR|B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "E437A6537015E90DCD1B6C415FFA14575C4973C8A1486259DE292776E0B78852707ABA8EDBC74E829D29D494264D51B6593BC54670849C2FBF4FBC83B2DF9137B6705052BA1BF5AC2816188ACC91F0F021493B92E777D6930ECDE25FBAD439E514D5DC7DC844C07B04FC95D0D5CB21D180D311DC243983A0D7DC3EF357E5B740C02805D1F23477FD3878ACD0E1B777E3306CC20AF0C3924467340DBCC679C01404250CC6DE59FF061C13C3AB65CEF77491AC68E1C8928A98FFC915C5599C0312F2ECC51FE1213AE014C6DFBC36DDDAFA4785AB326C4D3B73E93498836D0A6FA8735E894326D7256BC596923B3AEDC024A09B5267DEB25D97E8902CD689C7A37B";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "C45F7C082C5CAFECBD8F849EBE63CD8FC3EDAD119D5E9C0239B696A0B5810AC9D99B51B814AFA2925885C2B58AE1223666FA9AE31866F650DD20E776620FDB1EF5825D612F03378C771591B8D92B4FFBB78F88A9AF976E67EF3B1EB93A726DD7AEFA6EF1FA05269E253490C83EA36F775E3DCAAB7C65DC318188A1BEF7543D621ED594EF8C3ECE55EF1238331B82B252E15424A548E7BFAB828812C7C7DD6FCC4EE20F73CDA0077B58C7E92263595FA1C1B57D1F3B5B7E807B8C503677585260B545F6C0E6B654E902DB50B1F8366DB0CD0BAB7B05A3A7953248A4A14E3D549DE268C8336B33078190A6575A08BC1A325052702CA0002059D6519D90462A6C87";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "0559B987E6A1037B0C74DF42C0FE946237208F1F1F335690F65DCB5928889CA203EC66336B02CB0EF0BEBF0CECF5778B8123757CC47E2FF42B5E3C7485A8F224439F0F7189FC8D17DEC338420AB4AB9A15341CF4798C06A8064013D426801F231E111EC858F1FC7D8A279D83D66A88E4C3F49C483F99FEFF19F268E8C855043E3D7712A51817671CA1726938B880736037D2DF8FC6C6B4111D6F361F0C7C30F05BBBA9033A836E233B8C49ED669FA8BBB412E69C70CAD407BDB088626A62332730E01678025FB9BBB4C677FE54427EFB294DF76DA839D2A04EF7809623ADDD47A329FF1DE100882E2E0DD0B6AE7DE76FA0E600E80F5E3F581E245DE7353A3BAC";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "55597FB92BC4D7EE4CB578B81E038A64DE7EDA7AA8B7CE15F432807FC087A11ED02D3AB23FFF0A4737B0BA85E36E36698F5687DDFFFFFF81A2FE689B956331C03250DF5B0B6E134FE8F295017B19CF72FF547E153E017E21F14112C0248AE21DBC3A81B2627E07C03163F53F211A99E80778210EA499ED5200A31AC52272A1034007EBB67860623FFF83DA3602B47301FCF9788875807D1001813BF3C8B79D0366122F40DD019E1B48A8E4F236E77C44DCCE89F9E87D8D135E7DAF7ECE5B0EFFE9A1D0527052843F6181BBC1FC4231C9FE9A8D3F3A5684A7FFFA65A004A6D7C37F9790F86A46B260A9E09D7186F7929633FFE199816BDB697FBD949126CD32AB";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "7C99D7407D433479F6E7A07868C82F8BCCFE1C90FFF8D7F81F20D145FC0B011BB743D9E99038AFED2618BF61E4FF801E3FF697B251ECFE6C0701996F8334F90C921866EC03A61D009E7F7BA61993BBA34E58E088D5FC1949D28501C6403F064001B29CE58E0E7823EC12745143EC08ABFDD550FBAE3FD83C3807BA1FAB2F2BF4675BBB58C770940113FC571A6FA31809BCD7FFC3401AFE591BFFC54011C4A04C50148150F0FE2E0FFFFDFF80C14D99F88019F9E1693E6838A687029F65F7C17C7FFEE3FC20E9BE3663B03993E973C56436FDB47B14B02AA2C6F000E98860563ECE413DDF67CD893CA35A046643E71AF63FA334F9B80EFE0907059D3DBCBFDCB3";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "C78FC83C678A89E71DE005FD9C94E3F43D03D6426A73DE024BC9614160A2DC61EDBCDFFBE945FF9FFE25812FFD62E49111AC1BD86BA9F89632BB69FDF7D28003780E803B4083E3AE92F6F270C9DCE6F3E1DB96CA5C1316F8CFB007289AD3FE45FB71DEC6CDB1DAE426A97A477281E527807871238C25F70083983D0FB21C1820B6695D67300C99FD85FF4440CED6016504F430E9443FF2FED32989DEB4D5F79FD9B3BB783E018861463C6B8EDB3D2FE030ABE80EECA966DC1F733BFE67F780035BAD4F07659C7F88257EAE0099C42CB1F1CE01BAFFC1E0009F37BF5F04A7F5E685617D691FE1BA91D40918C0F9EFFE3203F3F1EEE7027160C82F83B5C17CA837";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0B4D26303EC07840EB7F000778643E869DFF8C296916F76305C34267E4F007910A46DA00FBF018752A56FE8176BCFAF5044711189CF6BFFE17A5E07007FDE0001B0FD9E5AE9A1B18896331F6CC0E4DF1FC449F1404FCF26001E7BCCCB209005133A8BCE3839833E911F3E349C03FEFF8E003B7881BB7277F8C86B0B7DC841906622BCFF012A0CF7FFC31A7F0ED969DFEFF54C95BA7FECBEF94F97A0FFC215FFFF81E37FE25C2B6E83BFFE08C8DFC1C688CA0F1E27FF1F77FFF80023D9E673FD93C58FFF97F9B40904F64B968D87FFF7FFFF00FF83836FD73B77D0BFFF178035C80CF3BAFFC80AFFF7FFF03F9C66124F9121C4331F006FFEA7081E0049FF13D7E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "9FFFC03F0000C7C1E1840969541FC97F9C804F003647F197BF7FF81FF0000CCED306C402679BF7F27FB48EBE07C6B078859FF000760180000C9E88339198BAA7F33F9C0FBF678507E1C47C00FF00FF8004302DC15BA12E0ADFBF3873FE0B8C002FC877047FC01FFDE7B727D003E72C3F4037F09E02013064010F9BB81FFC1FFE5CFFFEF5470F8B20D7963FF8976D94981F8F106BD179983FC0F9C1F0720523816F6139B0FC002F88B87C78CFF1E1FF803386C1000134C3FB3C7EB2D500D9C2600FB95BE3307AF0FE0863FC8000026251E88863A10B10FC407F101FC71CE7B7287400FF6000000C5DE3693DE1F1FF313D003667D80E738C2FE8E000FE00800018";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N36
cyclonev_lcell_comb \IR|B[1]~4 (
// Equation(s):
// \IR|B[1]~4_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[1]~4 .extended_lut = "off";
defparam \IR|B[1]~4 .lut_mask = 64'h025702578ADF8ADF;
defparam \IR|B[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DA5B37A24BA5CED77198A0ABB320B749623FC54B69F5D3989168045B36DB9AA36E9B45765893D4B339727B1CCD8865B2DDF8696449EBB8873F3FED24D97BF9BD30EB2AA97B58198CEE69CE0641F9EDBB177AC959AE7DAB297062D4F34D11046BC69D76BA859681FA0173FE04853A5E08A406C3177861C362A1B86F35FD310BD79882B74DDFE57B2C5E2900DBAF65E2F9C11F824E4108058F974F8670348AD38FD28F89E74955F174A3BF722AD32F9D0828579B6B78B560D6";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "3C234FB012F814264F6DC94E81BC3D2AF529A6C3D2B34793CA72FF809223393AA9B141DB567D724CFD5250C0A488D034379F4341EE737B6BE050577D946971A59D7C1B2CFB966654D5D90ADAE5933D57ABFD13C70D75F522FCE406017D6FC12ECE2B1CE6F154D925AB15F4B5C651FC591C937C5F7509AC1F8EF3A69CDE27A5BB5E174433D8134C16E41D16D1FF50D200FAB88976C86729BD5E8314024A0F53850D4A2BF9DD489A0EED037E9A54E390C1566C35DBC0A10EFCB7C23D8169DB62CFABFEC84214FD79E74AD608BBE5B2DC75DAD3C24E51261DC27D57A668FB90C98E70165CE3EC7D7B760250FD6FED8757516B29016FE52520B3A1540D7A6ACEAC47";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "7C8311D432754FE70978DF4CFEE598C94A0E89093D4B5D9F9C62CC438AD2660A69409CA332F3F5D44567F5E3625BA5DD03A1C0277074ACE9E5B40AC842306C6EDAC76C0C3A03D20054A13EA0486C8AC3372CB9B996CC33BA9762D06BA38AF0CF96B17BD7BE00BCC4830316835E2973395385B05ED72484F6F93BEA33710FFFDA7114FE508C3FB86216334B333B348AB6897768F7BC4AE8F9BA6800285C155FADC6C7FDF603589E5DFCC40A13C362C82A48CC75DE2CE99B9A17B3B04583E8DAFB2907B85A700E21689E23325A2A6DACA60385A34C0F19E04274243D5275560042D31B9F1B3935A27C9F006FB492B050DC83BEA7640828F3B7B0BD7DA929DC5B63";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "BB9B9275B1A8D62142568249EA223FFF66F302013752B1AE5677FACF8B4D206BC3FEC5736F80F5CDBDE2D13D8D289511219052010C274B3BA37F67BA9452DB7AA4DDF877E7F4B05459F224774608DEA0CAC1CDCCF5F941BCEF2C91ACFA7A900570C88CE07A74177995D81674597EC524978802E6025F2FE1A72DE68A1BCEDE5B8F22E7C7DF52D60353D17799F465D4BAD4918916940BD22C715F7EBDB21C74683D286C9241E48E2F9541E40B94B75BD9A2EB3EABB56F5291860AB60AEA92B83F462D12427C6717CB3453696B00A2B4F9B93E3E9000A0E75D652BED500589153496A33184DA8DE3384D7141AA18BA82AF39BCBA005612CDBD3B4C47C1A5651539";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N54
cyclonev_lcell_comb \IR|B[1]~5 (
// Equation(s):
// \IR|B[1]~5_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\IR|B[1]~3_combout  & \IR|G[4]~1_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\IR|G[4]~1_combout  & ((\IR|B[1]~4_combout ) # (\IR|G[4]~0_combout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (\IR|B[1]~3_combout  & \IR|G[4]~1_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\IR|G[4]~0_combout  & (\IR|G[4]~1_combout  & \IR|B[1]~4_combout )) ) ) )

	.dataa(!\IR|B[1]~3_combout ),
	.datab(!\IR|G[4]~0_combout ),
	.datac(!\IR|G[4]~1_combout ),
	.datad(!\IR|B[1]~4_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[1]~5 .extended_lut = "off";
defparam \IR|B[1]~5 .lut_mask = 64'h000C0505030F0505;
defparam \IR|B[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "971B5C125267C64D189D48D9B57C169BAF671E7A30B6ACEC43D97BCDF1048EB41FEB5B2C90A53A4D20198FA3E130D45FAA76DED7F2E6253625878A0FF1C8C48BB882036BF41CBE89EE38C6E9BFF26DAE2084A87BDC07C5B94087055EB323F864DDC4C9424402B56E9A45C54656EDF069561367F516303500A84D5F2065E7983D5B60BE9E1D58F8C2A2474C71995DFCEA47807273A995BF5A0D708B341D4E3DC506BC637673D1775E5C49E7C4DF79E135D7F87BE6FF633FB1260DDEAB32EB6853FCEFA13E43904079FA9EAC35965CF21BB329CC226070C5B206DF3B50219761BE4E1EC4CDE991FD9388C14DB3A3EB07EAA64F9AA632F8C309F021A3E274F8DCDD";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "ACFDAEB14965AE093BAF0B7FC1D34AF93D7EBB717A5A2A2D5D4611F7592E6ABB5E30684FFF36EAE38E7822375C352E8A79BB53ECAEC8C2C688E10AEE0BED918277F81EBAC48D1037A50B1F9EB72DA17636E38CF14DA48E06E5BD8F26350636E02BFB391EE923ED3250E9FC1E19FE45E7778ACE0243B3D75CC1D50D77231CA3681A5DC9E08864FF7FD62682E48000F1D37AC63D130591719F9D78B6181A3F9B3875F4AAAA063C02E80A90340076E4C2ACD949AE205FDE3E5FF9EBC93A4647F18309BBA1690468751EE06BBF53E7FAD57270FB988B809BC7B3C253E7E0E2C6CC6A5746C6B266711B63F03A5D302BD945A2006DE6F2F570C8E3E1F5A2F3F6355071";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "0A6DF3E9C54AFA123CC4E0A9CCB37FB167C07E5DA73ADBDCAE94CE1E6FDE681BB4011DDC6A64D55F831C01A8FD69FA48B0EB59C417F0737E1D34118520F63563D7CC770A31F81CEC00819BC877886CA68C724AF3FB7DE3B685AC3D14308002EA791EB5A0FF0E00261661FDF919D9B987F9CF74948CC5FEE867440458250C4C86E9EC9EAE1527ED462AD8C1476A0DBC600334FE7D078E66B075CEA8FA9EE9DF153895FFEEDB5F848A5B8A112D13391216E79791DEABDF89F9947B9CDDA6FE0FD20080174B0464483052E6C29DA3621FAC12239DEC79B897C974C1800F3E48BD85F957F361E2CF9F94CFF2305D6FD4DF3C1DBB9808044ACC4E054364B5D1DA4737";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "8D668007C7176CD1D083F5401E0721119457655BBEFCD5BCC384FFFFFFFF0D0410F156333FFF0360E056653F2AB31D61D1EBB89FFFFFFF582FDEF078EF7F31CAE1086370DE18579E0A4EFB248319CF7268EC7EE386BBFE21F2F4117F420BF68C667722827B8007C030702AFF3CB679E807FB41005B87C04990B10AE108702003C007BD8A078091FFFF83D03681CB81AD938757CE67B46998018003D00F701E7098119041D500C1D90303CF105796F0B59C000001EAF0621BD0799B4CB5010E4012C6B0FEF58ACBC2260034000043000E1FDCF1BEEC78B7C7A0076F32EE05233C8277E0F781B8823FB8F9667FFCFCE559CBC021BFC4D60F394001E3811903FC8F";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "3C74D1947C646902410B9FE85A94835CACC0008500000FFE18BFC4C1C7F9845015DF9819982B37B22A94C001E300000E0FF8186632CFFECAEA83156C7C98E8F7E17AF18003FDE0008E5F83B9F3827B85F6D0D79DDC0049C211A0F82B403FE000018F6F6631FA10E38942BF29C69C0097115A9C0599FFFFC0380787C0DF90F807E7DA8C18AA0EEC010C6D018C08237FF640D7FFC3FE9D01D803FFFC57AD4F755C50007E29DAFFC2700001FFFFC4F2EF078001F9FEED47DA317E87011BDDCEBF7C800103FFDFE640981F801193F6FADABF5534B87B777F9F1D4A00018FF79FF1C1503F022167F2FF1CC6F8DE24C3EBE986005032FBDFF101F8F8586303FEFFE2C4";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "0C123973AAC37B43716001FEFAC7FC03FCFD99FE167D3FFA0C1FCE3BAB45956315BB7FFBE03DFFE001987ECFFC1E7971EAD3FEC91D9CD9C9B4518FFFFFD27FFF8001BFFCF0001FB3438E3FF8E1CDEB07128083BE5FFFEF470000009FFDE001BCA319874331A6CA0C15644F37D11E1E58800001005FFFDCFF7C419DBB1CB83FED69DD3C42085B660505FF04200031FF7CFF098283E3FF1A5635987C30EBB391601CFFFFF80000011F5DFF91C88444660D7F9EA7FEE138E28B600713FFE007800345B3CFFEA379EEFE66EE5ADFF8063E63A8F00E401FC000009F17BFDFFE7A103A5502ECA33FE03CFC58D320C0000FC03203FFF1EFE7FD3AD00138BAA354FA7039";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "F68763003E007FC8657FFFFFFFE7FE8405FF0A6054ADF2F006ED338C04F007FFC04EFFFF07FFFFAB2BD7FF31591DD9E43AC5F5E670FEFFFFFFE1EDFFF803FFFF38C0D9FDA47599C789C0BD33B30B8C0FFFBF9FF7FB03007FFFC82B8ABE607FB24F87D4FD5073FA170FFC1FCFCFC00000FFFFB6759D3EA8FFC73F8D89FEE3964621EBF00FF3BF0000003FFFF3C090DCFFFF6ABCC552FF0F45843803F003DF600000003FFE244C3FC7F2FFE4785E20FF8F54600E03800E08800000003D9E1BFED137C1FFFCF8528BFF8F004F9F1F80000000000FF83836018E38973DFFF4FFC216FF0F3DA7FF00D000000003FFFE602401EFE19343F005FFF0737E002DA7FE0140";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "0000003FFFFEC00019FDF2F54BF0037F98F870000ED7FE67C000001FFFFFF2C1E0E2FDE4EDC0100A7FBCF240003E207FF7C000007FFE7FFE03A19831B7932E100B3FE3F000607DC7FFB38000FFFF007FFA0F3326861F176DD044FF80000403FE8FF778047FFFE00218481FE2BE7D839C4A480FB800010F9BFE8FE6C01FFFE0018300010D9D9F1680528CC00797020407E0701F86A179FFC03F0000018F618096FF31564F03000000078380F00E81FFFFCC78000001CE83DA3E019E42FF27C0600046A403C0FF40FFF79C000000027C8A4F0E009368EF03C07F0FE0381F077FB07FFF000000000F9E942ECA008BE0CEC3003E1FE7F07C0F1FB0FFFF000080001E";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N12
cyclonev_lcell_comb \IR|B[2]~7 (
// Equation(s):
// \IR|B[2]~7_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout )) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[2]~7 .extended_lut = "off";
defparam \IR|B[2]~7 .lut_mask = 64'h11BB0F0F11BB0F0F;
defparam \IR|B[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N6
cyclonev_lcell_comb \IR|B[2]~6 (
// Equation(s):
// \IR|B[2]~6_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout  & (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout  & (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[2]~6 .extended_lut = "off";
defparam \IR|B[2]~6 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \IR|B[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A9241FB6FB395321B054DE477FC8CFC54CE2375152961A9CFF9D5C97936EE212313A1AA13B6452CCCF9A63FB46B56E2419F98C2CC3B7A908A8285C8357F74D98A7B933BEE90575E41C51C06BFE6C00DEE79DD86952BBEB8ED7C93A1E9E20A8F0FDABAD875AE081F0FB7FE040AF2A8B7F14FCAEAA7E013AC3ED49C5FC7B44FF08808438FB43674BE785C991D96DDB50BFCFD1AEE954781D8BD5340D2FC11F15DDA1B6F2AFBAD9C190CA05B335D80B54CC178E7E6DB8454999";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFA695BC6CB8598F8E923E8EA663FDF8442CE01A6D94C7C6A18A732E59DA783B9A3C0929DEBA24D6D825591E63B80AE9C6248225603AADC1A138733DC54F920BBF5430F137A9FE398606261D5D4A2B0BA60A99F91E584101AEA9CC61661A81BB25B7975238AF5B0F1E8C784BFF941E859578C1CD3E4E0838CBF958DB7327265EC62D31424BEEC4E8C9F4C421EC0FC48273005D8B2A44EE1BB798E9698F792E7DA09FB045B37B26D0BBB384E5EC118E284E2C5DA5C487E40359A9B75DA4BD09E7E09B8A7B9282826426B1A477B88817E46118EC7C7FE1F8804CFD180E388B45A754AAD9BA95ED3C0BC9A1398095381C36D869F5984DAF329042977B9FF60C5927";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FCD9802A0B1419D51334E13D4F21D8E4BE2BB95BBF8C873BAB9DEC3226545181FE59087D3E0E0C959EE8A248D94EFC03E2BE3FF8C09DADA9FF1E19C9F3F1C832CD51348BF116D7F265B00327BE9410B9FAC620479420FF97CE3A6F7F66A563060B66FE01C1FF4415FEBD5BAF74356D7C53027B58FFF4CFA730536F1E90F0002A22AA6E72422E306F449CF18585BE49E4B8F8B378ACE81F072E2B46E98673F8318386C5500275508AEF58E9A3F7994287A7563A8A08AB71BC19FEBB2ABCA41EA4933AEE3781E88539A1D49E1385DAF8E3267A64ACA3E221737F85F1E961DDCF4858BC710B01CE07840D8A5A6C013303F5BC711B4B4D6AC57066BAB566A9F50B21";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "6735CF591A78BAFB6DB130E7ECBFAEF95A00715D4C3394782CD2A98F3322A500E0B3B6D0A6AFE429226963DF12698205D9FA44C59C973D978020618BE63B75CD529FDD14E12E766B05C1DCCECD04B2959E1455F56FE595BB19FF2F48BAF9259BB914ED03DAA28CA8D0BA79C230359CA91CF0588D7642D8707F9992D7E51D3AAF69C4AAE278D84C140465F71FC9F3C74063E1A1CCF324C8390B78587D003F974DBFA81BB40D1FC194BB7A86A752F0E7C3EA6EDC81EE009B4EB7BFD807D4E7FB3FCDF46DFD23BB6133DFB1AA123D642C53CE173D420AC0C97D06950BDFF70BFD481715481378FFC97ED57ACF8ACC31FDD52D59CF6ADF1195E9039D5DC0A15D07B1";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N48
cyclonev_lcell_comb \IR|B[2]~8 (
// Equation(s):
// \IR|B[2]~8_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\IR|G[4]~1_combout  & \IR|B[2]~6_combout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\IR|G[4]~1_combout  & ((\IR|B[2]~7_combout ) # (\IR|G[4]~0_combout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (\IR|G[4]~1_combout  & \IR|B[2]~6_combout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\IR|G[4]~0_combout  & (\IR|B[2]~7_combout  & \IR|G[4]~1_combout )) ) ) )

	.dataa(!\IR|G[4]~0_combout ),
	.datab(!\IR|B[2]~7_combout ),
	.datac(!\IR|G[4]~1_combout ),
	.datad(!\IR|B[2]~6_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[2]~8 .extended_lut = "off";
defparam \IR|B[2]~8 .lut_mask = 64'h0202000F0707000F;
defparam \IR|B[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N0
cyclonev_lcell_comb \IR|B[3]~9 (
// Equation(s):
// \IR|B[3]~9_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[3]~9 .extended_lut = "off";
defparam \IR|B[3]~9 .lut_mask = 64'h3030505F3F3F505F;
defparam \IR|B[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FB4B5C80AF49EDE0EB928E6D46566D1ED43F3BDD4296E29E513BD2B97ADDC08AFEF1A836CB665574C1F8CFA51A47A12DD12AA4D277917F0A1EBB0D93D9CE46D535FE7E53C574C02224015653B6C23FFA0303E5421057C1FD950880527BE6AE4FC85411F79F4DD9055818110888037070AB448540B2B1E98F6C44DECA6CC32281423BBC62A57F0940C5B5CB87C39A7927DCBFD5D376E50E178F8AF706FE10A1BB073E29718935B65BBBF693A3CFDEA0E60FA9740C963FE70199F1E311600A6199DCE85E782F10C3D7E17ED48238DCF754C79E0FC0DA4E0EC37898391F6C7E80438FE1DE9CB6BF8FA978E9BE3C3D1E6F380FFD3B213DDAC88040615E0D33A8FEFD";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "747528FE71BAA8563475D57F00FCFB07018C5680DF7694380F938A6DC1CE135A4B5B89ADFFCBAAEDFC00D036B22917EA9DE17A6DE8EF234DC8CFD385F06CEF8BCDF81E5D854B2417EEAC27896BCFF4DB74E4D367D3D6AF7648078FC19A2E47ABEB0C30389C2F0E8D2383F154FACB3F27777445DC7ED2F86115C506B8A2CCFF71D7B68FE1139DE9F7C6305B0CFFFF4ADCF54C3D0FFF2916FFD04596BF038687CEEDE6AA02CFC3FE05E43A3200B95D215E9156C5FFDF03B418CA12C124678FF001067B4A30050820290683C01BA069499524BF50D676A9E78FFC4AEE08471536903113214D439110F1B5E2F6C26C6663CDF07FEB1511281ABB100C89871BC3BC9E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "6A6421E04553FEE2CFDCFFE79049032C656006A3D8DA9150ECE17E9ED646CADF78010FE1991EC4C004297F79029E014D4EB722B61870B0DE30D80E013F03F7D830007A076E05F3173AAEBEF6690C50908396ACF007020176761BFE38D37FF25A8040146B3C3407C8047D5A121FC78602225B0CE55C0C0114AD3E69B56E45F8C01E681E1199C7E33FD406FB001EB4959FFBECE5221401C38CD82F25317F71E00CF968141E190DF59FE47ED1D1DBF9856B6D26D181DFB711FE73F8FBBB71E98B791F7FE30A61EC09904E659AE968954330001F9C512178500DFB5A7FF2E9F05F33147E77B44E31F0720FFFF01D36A8FF11DEBFA7F7FC6D7D562DEB63BC1F9C70D0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "3300000000E5288FC6FFBE7FE1FD3F13C316C91F711A12747C5BA00000001A280FFE9E974000F848EF96F35690F7EC3DA897CEC0000001A07541FF480580CE31BFC78689CAE352E200A429C27CE6308C71C701FF318801DE0D256F7E2ADC830E0836CBCEA9FFF83FCE582400C38E0617F8168E7E7F243F4544D304CACF6F5FFC3FF9C08200005000007C3FFEFFFFD9A14F8546F253CC0CE7FE7FFDF10FF01F5000107EBB65FFFFEF56C445E4E5105008E3FFFFFFEAFFE01C8F8186200632F1FFFFAA2257E318CF4387FFCFFFFE43BFF01DBF019614A318387FFFCBE9E7CC4F0000D91F0FFFFE8340580407805E7F7D60143FF9CBB643C8B2C00143FEFFFFFE8D";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "BC0C2E187CCBDA3A203C7FE84C0C707937000095FFFFFFFE1D3FCC3E17FEBE97E1A00FF9983A15634B278001F7FFFFFE0FFD1FEE0C8FFF930D1CC8F3FF98F651DF83400003FFFFFF7E7FF53FF7837B82C964FB3EE3FFD9FBC6C00949C03FFFFFFE7FF398BFF9E0E38BE0A796F503FF77FBBAE00ED1FFFFFFC7F87FCF17BFF807E7DBECAC519003FEF9F19A500FB37FFFFF280039FF237FD803FFFC9E3D75FF23AFFF39E060FEC37FFFFE000039FEEFFF8001F9FE191173F6C978FF43F6ACFED0FFFFFC00001FFEDFFF800193FEF27DF40ED5BF84F4981DFFD1FFFFF000000FFF9FFF000167FEA7009FD204323C1FD7C0FFF1CF0780000007FF9FFF0000FFFDE7";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "ECFCFCF8D9840626EE9FFE0C0208000003FF1FFE0181FFFA4FE7CFF899062B9B0A05800411840000007FFE8FFC0001F1F8D3FEC9FB7BC60D35209B800021800000007FFE800000C3C3FD4BECE6C7E7EE0868ADFD200010000000007FFE0000004330FC5C31AF3E1C0E1C5BF66CE00100800001003FFE1C000320F7389DC60FE4E03EFC87E08CC001B9FF0400000FFEBC0003214D01890F760C87FFF0B9E62F400337FFF8000000FE9C0001ABAED1F74840799FFEE1EA54F88004B3FFE00780033E403007A07CF3E8F971C63FF807D4314E0000001FC000009F08402007D090C117357398FFE03F0B196C80C0000F80B203FFF0101804801000F0C53F33F8003E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "0C7B6C003E007FF9617FFFFE0018020AADFF67DB9C63F740071CFEB004F007FFE540FFFFFE00001CCCE7FF8BB7DC47E8384606F010FEFFFFFFE1E1FFFFFE0000D1C399FD868FD8BF88A37E0C48F3F3FFFFFF9FF7FFFFFF800043F468BE26FFD13F81E0FE2C107C00FFFFFFCFCFFFFFFF000059F3FC3E65FFE37F836DFF0028161FEBFFFFF3BFFFFFFFC0000E03D31C75FF787FC1F0FFF09BDBF803FFFFFF7FFFFFFFC001DB3E870089FFE3FFC5C4FFF0C2400003FFFFFFFFFFFFFFC261FC01ADCF3BFFFBFFCB26FFF0D6D0001FFFFFFFFFFFF007C7C9FE0140F0FBFFF3FFC011FFF0E8A80000FFFFFFFFFC00019FDBFE017E0CC7F003FFF87F7FFFF0B800017F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFC000013FFFFE0343FEC7F0077F98F97FFFF9880007FFFFFFE00000013FFFE503580E77F0067FBCFF7FFFF97F8007FFFFFF80000001FFBF83CF086229F0073FFFFFFF9FFC980007FFFF0000000001FF3F1BFE80FA643003FFFFFFFFFFFE70007FFB800000000001FFFE7C7C807C46200067FFFEFFFFFFF000FFE0000000000001FDE341E1803202400068FFFBFFFFFFE000FE86000000000001FF835E9FFF110F0000FFFFFFFFFFFF0000FE00000000000001FF01443FFF8EF600003F9FFFFFFFFC00007F000000000000027F06D00FFF8F5800003F80FFFFFFE007003F8000000000000E1F0D100FFF87E00000FFC1FFFFFF800F003F0000000080001E";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N39
cyclonev_lcell_comb \IR|B[3]~10 (
// Equation(s):
// \IR|B[3]~10_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[3]~10 .extended_lut = "off";
defparam \IR|B[3]~10 .lut_mask = 64'h025702578ADF8ADF;
defparam \IR|B[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1E58FB6AF3EF8BF70C847302469E0237101096F937FE39F009A7A44EB86FC779F7AF9999D5190201BE260B981DE49CF61F82A40C63F55F164573C46A0ABB046180DC3BC1EA355E8083E3E13169940A50774E999046C47414940E79F9E7C2788F84763801180DC241EFFEB84BF2388AF88DBF1A2BE7F28148C7CC3F6F85EB75BB1B8FFFD928F66E255E798671F1FBF757B9FFC75B6F918A391BCF4DFFE2F7FFC40F782A80623FE0FE6BC3D3E19E2EDA503FFE99F57FA8287";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "CF09FED3B906FF50014CBC711F21E8C6EA2F1FE90FDAB865E7CDD97F6F2DA76C00308CB6618779CDD128FC01DC4FE6DE3E83C8408F6088BF9A34737BB270CFA881760498305009F0B81821D7D815C2DFFE0F1DF956297EC7689E47811C18618012401BF9F7C6BCE062DC4003FF97CC1EB7CB3E38EEF40A9F20F0071CE0E00CB821155183C3FFFB160EF794FE37FEEC405400D9040A30289E5C7A8AD90FE77FC2077CDFA0E0ADBF2E00D3FFBD80037428DC3125E4FCC7E6FFC3E7E5EDC1734CFF084513804E7C027A2ECDDB40E0B7E7FDBFC38BB407DA8EA47CAB810BF127C1829EAE32BDC48C9003F9BFE3FAF563E9F9EC6A947C683387752460AF5D168C8887";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FCE57FE417A75029F3B8C09297C533D8EA8CF26F2146EAC88FFFF75DE41D4F3805D27003635FBE50FB6C646D970F0DC11747FFFE7FF1BBE7B4A5B2340D72070304BFB1143241B8DC3C954FFFFE0BF103A695B5996C1D7E1A095BC5723A41F496B8077003FFFF7BF56E764C3749C11EBCCCC2B759508E40CC6FCDB2ABA7FFFF95D360A50A2207C09C26FF2561410D705B2D406DFF358BFFFFE5DBBAD2E270E3C03977766E3B57B1B9FF92ABEEB6DDC57FE071CBB312C5CE67E00225AF7D546FDCD0D0CD642C96AE5A3FC745EB79CA9647BA800FFF5389EDFBECB86072E9F080FD3F7FDED2F9F976835DFC5A2F324B9EEBFA1F275389DF10F00F7FCDFF1C3DFDD0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "DA167C601CB37AE62ACB922D53C4C0E83E06B0C37C366DDE7B3E62FC3CB2A58D0AA79CCE0B527955C8558002FCEBF4FD9F5257193F3A1F44C977CE2D7C22060EB314C5B06FCF585CFDFF55AE890F044CBA941940A8C97B5C214A347CD53D43A1A31CF3589D0CD030C64FE0AB78A20C71281F0CF451975D48BB5806C140E420CFF16E807A3DE3DC1487FD07BB344FEC5D8C666AC6D1898F38433B051185775DDEDE1FE4885C32002C7D834115DAE1864C414C7AB53552706F78FFAFF5F72CD6C067065A44893B70C7D003AC43D28415816BF61C63F898E6A4F8CEF277FEE3B150597060EC78D4A9B9DE13FA28EFC8FC1282E15BF3756705CB2B10D660EEBC6D09";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N12
cyclonev_lcell_comb \IR|B[3]~11 (
// Equation(s):
// \IR|B[3]~11_combout  = ( \IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\IR|B[3]~9_combout ))) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|B[3]~10_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|B[3]~9_combout )))) ) ) ) # ( \IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\IR|G[4]~1_combout  & \IR|B[3]~9_combout )) ) ) ) # ( !\IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\IR|B[3]~10_combout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|B[3]~9_combout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\IR|B[3]~9_combout ),
	.datad(!\IR|B[3]~10_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[3]~11 .extended_lut = "off";
defparam \IR|B[3]~11 .lut_mask = 64'h0123010101232323;
defparam \IR|B[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AE0490AC0313F0FCCEC1107905FF88000814D341FFC60011EC1743C2501EDFF05D3EC095DE99FF80260798BEC4FF701F9C6671E3F6600E30703E3D62B6019807A03BC2F17ABE8EEFFFE490B1E7FA6070DBA06E1E707EF2CD05D1F9E0E5F06FCC0E07E339F1BEA337FE6B8E0C8EB8BB0CC1F8FBE7F74BF0C7C3FF206B380D38944BFFB4D808EC7C7BCF27F05DFFF15051FBE03F2072EA46E3F05DFFD648018CF77DADA3E019FFF93413F3E27E602312C00160F3FFEAB70";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "1A3A3EDDC63E1FDFFF04437F0FFFE400CB3000048FCF7F53101E151FCEE82F0FF7CF844C7FDF1E3C1E5B8000200FE77FAFC01AB75F42703F83C78CE8F47FCFBE7EA6EFC030200FF63FD7500F2A6FA32C3E0FE606C9627FC7E67FA9CE4418018FF3FFF8902FDF07C1131C7FFC0050D91FB7EBFF907144085FEF09FFEC803FFE37E64C91FC39003B5B0FF7E1FF96A14D0017FF25FFF28437542BFFA799F01D803CCC0FFFC67F9FC196C0940063FFFD46371D973EB19CF811003FEB01FDE6E0DF0177C99C0621FFFF2331343B1CC8DFF817403E4A0A7FEB6EB7834455F405003E7EB0B19605A8E5DFFC1F401DFB9CBFF91F0F9693BFF0BFC00BFC50F09B78BAD548";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "0302A01C0A408FF15CBF3C500E467FDE4374A870FB2AD5EDC00003201F2C540FF51C7FFC47627FABDC48DC4458D508DAE9880002D00E7FA207BD7DFFFD88CDFC37CC8CBC26E445A56976C83000300E66EF6BBD7DFFFDDD56F12FF32DDE0B0263816D99640000280A6EE863BD3FFEFF84A929AAABAE19C5B50AC1D6D0420000200C52C82FFC1FFFFF590E2B617233903A90CAE20BCD2900002004428CB98D5FFFFE40A55A80938FD01D4C61638EA69C801F9C04C02498C7B9FFF9B08DE9E23E6DEFF1A6156081D3CA4038EC0482C49C07FDFFF3A6FE5C18D73F6160D76CB18003A34020580640F8829CBF19DAFCEDBAE958EA27C35BAAB0F001B3C2007602000E";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "ED143F81F75855B3DFD12C4643ADCA597E01F7E083E402418ECF83FFC1E1501B9273AF0031C3D4F358BC00F56017F40240F080E1BFC2A1572A45921CC911C7DA654C37D8187021600220F22B313FE7E4C039D5347CCBBDDFEB396C8B1A05F07D30E300FEEF28F7C13F8923A643596961CFF533AC0FE542907C53F900FE106CF600138560E4DB13ACF826F280AC7FF6FEC8242F3930B36F767107607B790335A09FF0117AC3AE00377E4226165D10B76F92421C2540CD5E0A971F700C8D616E007507903B0ABC80B4CFC83043F2BDEC6DCDC67DFC0625A1CC00EA03980602CEB8A57F859078DAC4E0205789CBF00792B0C801BE839A880196F3525982203C7E1A";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "C3FC001F83D0F72080080007AB672F3E3EFFFF4200000001E1C03C0018019A40A220000677CD3B206C3F7FFE00000001F001E01E00F000A7CD152150006F013BBFFC7E7FFC18000001A00EC00F83847D1A0CD3074000262E3887EE71BFC000000000480DC007FF1C763F5FA1220000040704FBFDE080000000000030044007F81827A0C2F9610000031A85B5F0C2800000000000000F0027FC0003D1FE1482000000A8A4C0018280000000000000F0007FFE060123D016B3C00000297C34005D00000000000000E0007FFE6C012DDC5B828840001247D1005F00018000000001E000FFCE980170FC90B6256E00023FB900080003C000000001E000FFFF000010";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "0BE00402F850021E1000000902A000000001E001FFFE0004A81AF0078707D60215C480000B040000000000F003FFFE0E043C0F360707C00E4817F0000019000000000001FFFFFEFC3E026C1F1F3C1FE00439922B400011000000000001FFFFFC7CC4830BE25FF9FC000372096E400100800001000001E3FFFFFF0C436953FFE3E00003D087468001B5FF0400000001C3FFFF3E1DF98680760380000F6D21C7801C47FFF800000001E3FFFFB57FDC13D3800780011E0751EB801633FFE007800301FFFFF9DAFFFE4593803E0007F800A8AF8000001FC000009F01FFFFF9959FFE63438078001FC00020EF80C0000FE0B203FFF1FFFFF9AA77FF6943C0F007FFC0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "02550C003E007FFEE17FFFFFFFFFFBA89200D787E3E00CE7F803C9FC04F007FFFB40FFFFFFFFFFFDF9C800630FE3C014B73817D1C0FEFFFFFFE1E1FFFFFFFFFF782C6602607FE780776B000C2FC3FFFFFFFF9FF7FFFFFFFFFFD01C5741E1FFEF007E6F00080FBFFFFFFFFFCFCFFFFFFFFFFFEE0FC3C1E3FFFF0078AA000027C9FFEBFFFFF3BFFFFFFFFFFFFC7FBA63F3FF78003AD70000404FF803FFFFFF7FFFFFFFFFFFFFAC6CFF87FFE0003E4700002DD00003FFFFFFFFFFFFFFFFFFFFFF81FF07FFF80030FE00003F50001FFFFFFFFFFFFFFFFFFFFFFF00F007FFF00035E9000012300000FFFFFFFFFFFFFFFFFFFFFF00003FF00000038780001E0000017F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF3C003FF000806707000000000007FFFFFFFFFFFFFFFFFFE7FF3FF00FF001804300000001800007FFFFFFFFFFFFFFFFBF83FF7FFC27F000C00000000003A00007FFFFFFFFFFFFFFFF3F03FE7FFC63F00000000000000100007FFFFFFFFFFFFFFFFFFE007C7FFE41E0000000000000000000FFFFFFFFFFFFFFFFFDFF3E007FF301C0000000000000000000FFFFFFFFFFFFFFFFFFFF3F6000F18100000000000000000000FFFFFFFFFFFFFFFFFFFF3FC0007E8E000000000000000000007FFFFFFFFFFFFFFC7FFE3FF0007F78000000000000000007003FFFFFFFFFFFFFF01FFCFFF0007FE000000000000000000F003FFFFFFFFF7FFFE0";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "D3C2C469C57BD3D758980F49479B8FE1FBFF0E20815324FCD07C115539E3A8E5F3A83039B6E79A8FFE075F8CA1E7C3586195769A7D0E7B930579A427E435271BC80181E3CCF2D44BD8C1DF9397FBECE701FF5C562B8035EE1BF003ADCBF25CD70BF362FF730EF889E419E6EE0A1F2F808C61FA43CDC9E77FD3AFF0806C19FCB1C386440339150F3F076977F08C0C85E53CB3C7E504E511F3667A80FE404F0480F839438FFCC16CA3FD1C939FD1C8E005D99DF913288179C48001FD86DBFA88A224EB161C1F4E3CD0001C6CAE7F0DF13322800FFC27F9F103FA4439960E0F1FFC9000157C6CAF9267053A803FC24ECFD28F3CE620B0DB387F7E8E01E7B0671F31";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "53C250807E1B8D6FD4BE6D8003F2C3F3FEA12F0F8F50F03C57AFEC1A41F145B3FCBE1A62020DB567F1FE42963A11219BFC734EB813AFEB3B01183B8310920C78A3F7E0FD6243A8181DEFF949F80E3C3F071F181F3109D186167F80002591984C1406FFD70B600FCB390C0E9904D100D88707A0007E75B01FE632007F97B26000603F801E9101F14438C0377A7FFE31A6CD17C200D760EC00A42C06B8FC7D02B15A18520997FFFE030D463BFF1FF4EC2D1E68AC9FE0FC799A2BD43DD84ABFF00002781A35FFD383E62C0C50691FD7FE6CBE7E2C4BF8B0A7800146E2CDCEE7F977F0C308A0686E4CB25A3BCAA4EFFEE1100F81E7F6631BFB382FFC23876952012F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "6785331E3133F1A2003301E04C14FE0BA2DFFC8080195BCCD841A51C1659208A80010401F89BEC3FEFC700EC008006BF4CD654EC0FA01F3CCBE000033FFE0BD40FD7FEFFE00190000E9EB56D7E18E08F1F0970F000FFFF1D9007FAABF10006950E67CE438B831E300FE2BB1C1FC07EFE1040030193FC0001A2088608202E0793906760629E07E0FFF1F64880035BC20010032FC8136CD5870DA023321D7E0003F9EF0DDE98EC7BA20018DC221231312F62584E839CB11E000FF8E1E9DFFFE07F44000100B80EA9158762C10E2118C13FFFFF9D746887DE117F000002FBD08E6F2B677005ABC0FFF10FFFF01CBE7980F1E03E300003854A16BA4E0B34AB7B803F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "D980000001C4E2003300B8000001115249F850EBB7E09B842DA1E00000003130A000415B000004D4A03A8469E4B2C679F04F0DE00000018DEA0000B7E4000006B08004A27C6C10B014FFA90180000001EF838000FF84000003AF008112193448A354FB872180000001A2EE00001E0000000E2D8180348F94476817F8057C000000000082000030000000000C000017FF5E0734D5302BDB000000000B0FF01F30001001044200000E49E887D9D0FFAF0E8000000014FFE01FBFFE7EA1F848000002B476D5E2ADF3BC3880000001BC3FD01D80018C3335E0300000C2B845910C7FFD9E000000017C7FC80207FFC96F0700000016465129DD3BBFFE600000000171";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N54
cyclonev_lcell_comb \IR|B[4]~13 (
// Equation(s):
// \IR|B[4]~13_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[4]~13 .extended_lut = "off";
defparam \IR|B[4]~13 .lut_mask = 64'h058D058D27AF27AF;
defparam \IR|B[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N18
cyclonev_lcell_comb \IR|B[4]~12 (
// Equation(s):
// \IR|B[4]~12_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a148~portadataout ) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a148~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[4]~12 .extended_lut = "off";
defparam \IR|B[4]~12 .lut_mask = 64'h535300F053530FFF;
defparam \IR|B[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N30
cyclonev_lcell_comb \IR|B[4]~14 (
// Equation(s):
// \IR|B[4]~14_combout  = ( \IR|B[4]~13_combout  & ( \IR|B[4]~12_combout  & ( (\IR|G[4]~1_combout  & (((!\IR|G[4]~0_combout ) # (\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a 
// [2]))) ) ) ) # ( !\IR|B[4]~13_combout  & ( \IR|B[4]~12_combout  & ( (\IR|G[4]~1_combout  & (((\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & \IR|G[4]~0_combout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) 
// ) # ( \IR|B[4]~13_combout  & ( !\IR|B[4]~12_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~1_combout  & ((!\IR|G[4]~0_combout ) # (\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout )))) ) ) ) # ( 
// !\IR|B[4]~13_combout  & ( !\IR|B[4]~12_combout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|G[4]~1_combout  & (\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & \IR|G[4]~0_combout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(!\IR|G[4]~0_combout ),
	.datae(!\IR|B[4]~13_combout ),
	.dataf(!\IR|B[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[4]~14 .extended_lut = "off";
defparam \IR|B[4]~14 .lut_mask = 64'h0002220211133313;
defparam \IR|B[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF807FFFF2000E3F00048C0E18003FF000007E826814000001E1012BFFF4001FDF0017CC064E007FFC02600614504C0701F80667C1C0A0001F170001E62469E07FFA03BC102811EAF1FFFF87E3F780F807038C0000D70065F0203D1F9E105006FF001FFF876018138C7FE180C008738834303F9EBE7F00800F7C3FF1FF0F60238F033FF8C0100E2BC43B0C7F035FFF1D021E3F7FF1FE4760003C041FFCE3101C29F619043E00BFFF83013FDE3FE1FE5EE000000F1FFE6410";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "1E40FE1C003E1F4FFF06007F6F3FE3FE1CE000300FCE7F30101E227F0E102F0FB7FF80007FAF1E03E1BC4000300FE5FF9E101A16FF02143F83DFFFE0087FFF8FFFC7C84030000FF03FCF101F1BBF83123E0FEBFFC09C7FD797FFCEA0C418018FF3FFF7903FCFDFC1091C7FF5FFD3321FB7D2FFDEA0C4081FEFF9FFFB883FE3DFE00011FFFFFFFAF00FF7F8FFD940CC8017FFFDFFF9803FD44FF8C119FFFEFFFEE6AFFFD8FFD0009E3097FFFFFFFCC43FD4073CA01CFFF57FFDFE51FDE87F90001F819FFFFFFFFEE23FFC031CE01FFFF6FFFD59F97FE47138011799FFFDFFFFFE703FFE198CC11FFFF3BFFC696D7FFE607000BBA3FFBFFFFFFC30BFF77C8ED30F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFF57FFCF9BBCFFE20C002E4F3C7FFE7F97C985FD70CC7F88FFFFA5FFEFFBEC7F22080038C5DFFA7E74F7C5C0FF36EC3E90FFFFC3FFF622647BE01000267C7FF0AFFBE3C2E0FF38661FC8FFFFF6FFFECE603BA0000025B70FF40FF1E7E0707F18261F447FFFFBFFF60E183BC02000062F9EF74373FBFC387F9C3F0F663FFFFD7FF7CE1C3FF040000DA4FEC7FFFFE1FF981B9E3F8FB39FFFFC7FF7EF14FFC4400013A45BF7EFB7FEFFCC0D8E37EFD94FFFFEFFFFE71773E02000527FC9F36C09C2FF0606CE07FFED27FFFF3FFFF8977FE01000FE0FE1FF8EA9C52603054707FFF7F7FFFDBFFBFA963E1006604F71CB2BBB5B850433826710FFF9DFFFFFFFFBFA1";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "192A800017FF5503C93DC870439C1E3981FFE6FFFFE7FFFFD209BD80001FE4048E68F4B83DC3CC173883FFFF7FFFF7FFFFC6017EC002BFE90DB976E1D52DC7C60F3C0C1FFFFFFF7FFFDFCC2CBEC0073CE40C5DC3C376C1DFE70B1CE7E3FEBFFEBFFFDFC4F7EF0801FFEE1C1DD1FFF261CFF3079C7FF9BE5FFFDFFFDFC6F2271400FC7392B1063F44FFE7F1819C7FF8C0CFE7EFFFEF84F0738980DF83CAC4EF775FFFF1F9C39E0038FF83E7F7DFEF82E0038180D289FA432931DFFFFCFCE0DE007B07E0FFFBBFEF844003F0421E4B810C078B9DFFFE3C61DC00F603E0F9FBFFF784A001D07923A65C634AFF0BFFFF9E705801D983E0FFFDFFF4D10000D03D8023";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "2E3138FC07781FC738880FB187E0FFFFFFF8F9200074230333849FE8F20798F7F398683F8E87E0FFFFFFD8636057FE879E5A0D9FE8F48F73F9F99C0FFC0B57E1FBFFFFF423F217EC05FE31A80B04590EE4007C4E27F0014FE1F67FFFFC11FE77EC06FC0EF0E7E28E1DCDF80E0610E0055F81F1BFFFFE1CFE4788067192ECC3923C3DC803C1130F0001FE7FF31FFFFA1CE707C81F031BFF0DA387FBE63F900380003C9DFFF831E7F804FF27802FC71FFB2CF601F7EE7F0A038001FD1BC3FC0883FF16F9A000DFFF2FFFF6B367DFCA0F0D41800FFDD6EFF513F8DFC77FB0013FFF6FFFE2C3E10F851F0391803FFF2A8FF78FFCFDDF5F6406FF3F5FFFFC6FE01E31";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "303E85807FFCDE7FF277CDFDFF1D040AFE9EBFFFB0EF703D9F607E00C1FF3003DFF92BE3FFF3B8E007FE3D56F20E6FF8FC01C1DC026FE6D5F9CFF8CFF3FFF3FEE01FFE02E78C1FE7F8EFFFCF980FFC024003FFFCBAFFFEF9F0005FFFC1B82F8FD7FEFFE0E9800F3FA28801EFFD7F7FFEF8E93FBF8177801F47E7FFFF844F2001DF2788006FFC5FF7FEFFE9D80001FF86BCA7FFFFC71E818081C239300003FE1FF3FEFDE1600001FF0C51E3FFFFC41F84A0434820700007E615CCFDFFA1800FFFFE78A5D9FFC3801FD7E047C120600007C2003FC3FF67987FFFBEE2E434E007F00FC0FF3FAFC0634C07C63B79EFFFDF0FFFFE1FF680F86FCFE0039F787F5741C3";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FC21C8A3CCF3F662000FFE1FCD9C013FCFC0027EFFED4ED904D83FEAB911E084800103FE079B18004BDF001BFFFFF9B0F10A4D0CF57FFFFC08800000C001F26C003BBE011FFEE3F6A153484D9EF1FF7F9F0080F0000000F0600001380EFFF9E2F7082FFE89E677FFFFBE04601FC00101F0840001F001FFF2DFEF280D3E0DFFF01F9F3EFD6007E0000FF12E0003C011FFEBDE47EC0F3D9D777B4FDF32F98000000618CEB1580C0039FFE62C8C283378AF9BF76F7F9FB9E00000071796602FE7809BFFF45EDF92496D079EC7EFDF1FC1C00000638C1400244180E3FFFCB79F300760878A80C3FFFFF1F0000FE3C1F9800E00C0CFFFFD51339F5E7773CEBDC3FFEF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "E07FFFFFFE7BE4000C00C07FFFFE106C0E1E4EF3CE7993FBFDC09FFFFFFF5F14E0002062FFFFFB435FD90711F8CF75F1FFC00C5FFFFFFFB1E74000600AFFFFFC257FFA03DBF06D6FE8FFA6007FFFFFFE610280006073FFFFFF17FFFEF2DF387746E8FB802E7FFFFFFE2B12000061FFFFFFFE4FFFFF80E2D67F0B98F8039FFFFFFFFE0C8200000FFFFFFFFE9BFFFFF5FE813F8638B01F4BFFFFFFFE030FF01F0FFFEFFFFDBDFFFFF64DEDBF8858F05F717FFFFFFE00FFE01F800001DFFAF7FFFFFD261EAFEEF0707EC03FFFFFFE003FC01D800183B2B3BFCFFFFF838D7F81F0BFFEE13FFFFFFE007FC80007FFC5EDB37FF7FFEFEFC44BAFC57FFFBDFFFFFFFE01";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFC001FFFC839EDFFF7FFEFFFE4CF2FC0FFFFFBFFFFFFFE01FFFC001FFF8239237FC7FFFFF7B064FFC1FFFFE7FFFFFFFE01FFFE00FFFF97C96481AFFFE7E3F0EFEF81FFFFE7FFFFFFCE00FFFF83FFFEB954CD2D3FFFF7DFF1CFFF807FFFFFFFFFFF86037FFFFFFFFF84F181B1FFFFFBE7F08FF5017FFFFFFFFFFFFE05FFFFFFFFFDA3FD79FCFFFFFCEDF1C3FE02FFFFFFFFFFFFFE0E7FFFFFFFFF1CC106817FFFFE9150B3FE02FFFFFFFFFFFFFEFFFFFFFFFFFFEB2196301FFFFFBB4D02FF1CFFFFFFFFFFFFFEFFFFFFFFFFFFA7DD6E814BFFFFE4FD56FF8CFFFE7FFFFFFFFFFFFFFFCFFFFFA7FDBE71D4E1FFFDFD55FFEBFFFC3FFFFFFFFFFFFFFFFFFFFFA7";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "EFBFFC0307CFFDFCF3FFFFF6FE1FFFFFFFFFFFFFFFFFFFFCAFF3FFFF80F81DFFFED07FFFFCFBFFFFFFFFFEFFFFFFFFFFFEAFFFFFFF003FF5FBFE537FFFEE7FFFFFFFFFFFFFFFFE7FFDFE2FFFFFFC001FFF0D7C73BFFFEE7FFFFFFFFFFFFFFFFF7FE17F83F3FFF803FFFF45FF143FFEFF7FFFFEFFFFFFFFFFFEFF9CFEC4D3FFE01FFFFF87FEE37FFBC200FBFFFFFFFFFFFFFEFF5CFFC03076007FFFFFC83FC4FFE6B00007FFFFFFFFFFFFFE3FFDDD516000007FFFFFF697EBFFE5CC001FF87FFCFFFFFFFE7FFBFDCC300001FFFFFFFB4FAB7FFFFFE03FFFFF60FFFFFFFE7F97FEB8000007FFFFFFFDDFCCFF3FFFF01F4DFC000FFFFFFE5E7FFF2EC0000FFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FD392BFFC1FF803C1E800001FFFFFC748FFFA600001FF96FFFF36DBBFB0FF8001EBF000001FFFFE201DFFFF100003FF8CAFFE415EF010000001E1E000001FFFFA61FDFFFE000007FFA937FEBE39C000000006008000001FFFF9C03FFFFE00000FFFC9FFFEFE7E0000000003030000001FFFFF400BFFFE00000FFFE1BFFFFCFC0001400000C40000001FFFFFE8170FFF00087FFFD2DFFFFFFA007FC00000080000001FFFFFFCDEDFF80001FFFF5D9FFFF9FCFFFFC00000000000001FFFFFFFF81FF000007FFFBF3FFFFCFBFFFE000000000000001FFFFFFFF00F000000FFFFBF2FFFFE7BFFFFF00000000000001FFFFFFFF0000000FFFFFF7F8FFFFFDAFFFFE80";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000000001FFFFFFFF0000000FFFFFFFFCFFFFFF9FFFF800000000000001FFFFE7FF0000000FFFFFFFFFFFFFFEDFFFF800000000000001FFBF83FF0000200FFFFFFFFFFFFFFEBFFFF800000000000001FF3F03FE0000600FFFFFFFFFFFFFFFFFFF8000000000000001FFFE007C0000401FFFFFFFFFFFFFFFFFFF0000000000000001FDFF0000000C003FFFFFFFFFFFFFFFFFFF0000000000000001FFFF0000000E00FFFFFFFFFFFFFFFFFFFF0000000000000001FFFF0000000101FFFFFFFFFFFFFFFFFFFF80000000000000007FFE0000000087FFFFFFFFFFFFFFFFF8FFC0000000000000001FFC000000001FFFFFFFFFFFFFFFFFF0FFC000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N57
cyclonev_lcell_comb \IR|B[5]~16 (
// Equation(s):
// \IR|B[5]~16_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[5]~16 .extended_lut = "off";
defparam \IR|B[5]~16 .lut_mask = 64'h025702578ADF8ADF;
defparam \IR|B[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N6
cyclonev_lcell_comb \IR|B[5]~15 (
// Equation(s):
// \IR|B[5]~15_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a173~portadataout )) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a173~portadataout )) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a149~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a149~portadataout ) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[5]~15 .extended_lut = "off";
defparam \IR|B[5]~15 .lut_mask = 64'h000FF0FF35353535;
defparam \IR|B[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N42
cyclonev_lcell_comb \IR|B[5]~17 (
// Equation(s):
// \IR|B[5]~17_combout  = ( \IR|G[4]~0_combout  & ( \IR|B[5]~15_combout  & ( (\IR|G[4]~1_combout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( \IR|B[5]~15_combout  & ( (\IR|G[4]~1_combout  & ((\IR|B[5]~16_combout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \IR|G[4]~0_combout  & ( !\IR|B[5]~15_combout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  & (\IR|G[4]~1_combout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( !\IR|G[4]~0_combout  & ( !\IR|B[5]~15_combout  & ( (\IR|G[4]~1_combout  & 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & \IR|B[5]~16_combout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IR|B[5]~16_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\IR|B[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[5]~17 .extended_lut = "off";
defparam \IR|B[5]~17 .lut_mask = 64'h0030101003331313;
defparam \IR|B[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "F93FF5FEF887E038F8F80FF9C7FF00000007F85FFF8821FFCFF83FFDFCF878F80C78583F8EE7FF00000027E05F880001FFC7F83FF1F8F0F3FE067C3FFC0C77FE0700000FE00DE81003FFF67DFEE781F1E9FF83BE3FF005FFFE0E800007F00188000FFFF80DF9370FE3C1FFF1FE1FE007FFFE0F400007FC018B800FFFFEE07C5C7FC3C003FEEF0F00079F800EE00007FC03CBC00EFFFFFFDFC3FF07E6001FFF80003FFE0005CE1807FC1BCB801E3FFFFF1FDFFE0FEE00F3FF8001FEFC3C05E77C03FE1BC0003FFFFFFFF83FE43FCE00FE7F800FFE39F00CEC0723FF1DC000FFFFFFFFF79FE18F8700FFDF803FFCF6F00E600303FF1D8001FEFFFFFFFF7FE01E31";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "0FFF07807FFCFF800E183203FF1D8005FF7FDFFF9F5E703C1F1FFC03C1FF02FC20070C1C01FFBB600FFFFFB6F20F0FF8FC01C7F803EFE186063007C80C01FFF8E00FFFFF27C00FD7FBEFFFCBF00F83FC78000003FF0001FFF0003FFFFE7FE00FDFFEFFFFEBF00F403C70000003BF8001FFE0C07FFF887FC087E7FFFF87FDC0008BD870000003BF8801FFE0E7FFFE007943C7FFFFC700FDC0839BFFC0000001FF8C01FFE0FFFFFE00F3CFC3FFFFC4003DC04797BF80000001FE3F03FFE07FFFFE0187AFE1FFC380001EF04F8FFF80000801FFFFC3FFE07FFFFE011DE3F8E807F0003AF02FB5BF80001401FBFFEFFFC0FFFFFE0009C007600FE0007DFF8667FE00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "0002079BFDF3F01DFFFFFE0033EC00C00FC001FF7FF1ACDE03261A067711E0807FFEFFFE0067FC00301F0007FF7FFB57DE07B21B0CEFFFFC087FFFFFFE000BB400003E00FFFF7FFFFFCC05A2120BDFFF9F007F0FFFFE000F6C00003801FFFBBBF7EFF801F6138DBFFFBE00FFE03FFE000EEE0001F003FFF51FFECFEEC1720B8E1FFF3E00FFF81FFE000DA70003C013FFFFEDEF6FFEF3E20B040FFF3200FFFFFFFE07FBEF980C003BFFF70777BBCEFFD0038C4FFF9F80FFFFFFFE0FEDDFCFE0001BFFFFDDEFDFF6FDF8073DEFFF1FC0FFFFFFFE03C77FF83E0007FFFDCA7FDFF8E3F8077C03FFFFF0FFFFFFFF00077FFFFF007FFFFD5EBC1FE1CF7C034483FFE0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00FFFFFFFE801DFFFFFF00FFFFFFFFFFEFE1CCFC0383D3FFE2007FFFFFFE60F31FFFFF82FFFFFC3F7FE3F8FCFF0188B1FFC00C3FFFFFFE3E1F3FFFFFF1FFFFFADD7FFC3C3E7F83CF00FFA000FFFFFFFFA1FE7FFFFFFFFFFFFEF8FFFF1D333F83FF00FB8020FFFFFFFFC401FFFFFFFFFFFFFFF4FFFFC7141783FE60F80600FFFFFFFFF37DFFFFFFFFFFFFFFEDFFFFE60461C3F0E03007B4FFFFFFFFFCF00FE0FFFFFFFFFFDBFFFFFBB3D2C3FFA0003F80FFFFFFFFFF001FE07FFFFFFFFE3FFFFFFED9F943E6803FFF007FFFFFFFFFC03FE27FFE7F31C57FFFFFFF7C74C3B8007FFF00FFFFFFFFFF8037FFF8003FE0DAFFEFFFFFB03AB7B000FFFFC3FFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "0003FFE0003FF8C57FE7FFFFD01BEF7001FFFFE7FFFFFFFFFE0003FFE0007DFF24DFEFFFEFE84F8FF000FFFFFFFFFFFFFFFE0001FF00007036FBEE1FFFFFF40FD7F000FFFFFFFFFFFFFFFF00007C0000672B3E8CFFFFFFFC0F97F000FFFFFFFFFFFFFFFF80000000037BFA7C7FFFFFFFEA0F5FFA00FFFFFFFFFFFFFFFB8000000001D7FEA3FFFFFFFFF50E5BFF03FFFFFFFFFFFFFFF180000000001FFFE9FEFFFFFF7F8F89FF03FFFFFFFFFFFFFF0000000000004CFFA8CF3FFFFFC58325FF9DFFFFFFFFFFFFFF0000000000004823B0FF87FFFFF9037DFFEDFFFFFFFFFFFFFE0000003000004803400FE41FFFFF0309FFF7FFFE7FFFFFFFFE00000000000048";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "104003FC003FFF023FFFFFF9FDFFFFFFFFFE000000000000400C00007FFFE3FE020AFFFFF0FFFFFFFFFFFF00000000000050000000FFFFF8FE02047FFFF6FFFFFFFFFFFE00000000000058000003FFFFFE7C03E4FFFFFFFFFFFFFFFFFE000001000000F80C0007FFFFFFCF00EB7FFFFFFFFFFFFFFFFE000003801C00BC3C001FFFFFFFC801DFFFFDBFFFFFFFFFFFFE000003805C007F8F89FFFFFFFFEEC0BAFFF90FFFFFFFFFFFFE00000381FC20AF3FFFFFFFFFFFF4E850FFFBFFFFFFFFFFFFFE000003C3F801138FFFFFFFFFFFFAF06CFFFFFFFFFFFFFFFFFE000003C790008F1FFFFFFFFFFFFDE03D7FFFFFFFFFFFFFFFFE000003CE700068FFFFFFFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFEE7FFFFFFFFC3FFFFFFFE000003FC8000397FFFFFFF9FFFFDF667FFFFFFFFE1FFFFFFFE00003FF9C00000FFFFFFF8F9FFF3CE5FFFFFFFFFFFFFFFFFFE00003FFFC0001FFFFFFFFCF4FFFFCC3FFFFFFFFFFFFFFFFFFE00001FFFC0001FFFFFFFFF77FFF7F05FFFFFFFFFFFFFFFFFFE000007FF80001FFFFFFFFDBFFFFFD07FFFFFFFFFFFFFFFFFFE000000FF0C000FFFFFFFF8FFFFFF805FFFFFFFFFFFFFFFFFFE0000000C1E007FFFFFFFFCFDFFFFE07FFFFFFFFFFFFFFFFFFE000000007E00FFFFFFFFF1EFFFFFF04FFFFFFFFFFFFFFFFFFE00000000FF0FFFFFFFFFF3F7FFFFE86FFFFFFFFFFFFFFFFFFE00000000FFFFFFFFFFFFFFFAFFFFE27FFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFE00000000FFFFFFFFFFFFFFFEFFFFF25FFFFFFFFFFFFFFFFFFE00001800FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE00407C00FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00C0FC01FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FF83FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N36
cyclonev_lcell_comb \IR|B[6]~19 (
// Equation(s):
// \IR|B[6]~19_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[6]~19 .extended_lut = "off";
defparam \IR|B[6]~19 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|B[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DFFFFC0FFFCF3FFFFFFFFFFFFFFFFFB0FEBFFFFFE000100000BFFFFE0FFEFF3FFBFFFFFFFFD9FFFF7C7B7F8FE060667C0003FFFFF18FFFFF9DF99FFFFFBFC43FFEFF215000001F81C0FFF1FF8FF8FFFFFF8FF9DFFFFFDE061FFDFFF02000001F81FE7FC7F801F80FFF7FC77CCFFE07EC180FFBFF3823FF001F01FFC70FFC007C01FF1EC3BC7FF80FF6000FB7FE1C17FF001F01FFFC3FBE003E01FE3EE09E7FFC1FFA0007FFDC0E13FE001E01FFFFFF0E001E01F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "E1FF01E3FFC1E0D000FFFF80F0BFE001E01FFFFFF03180F01FE1FF80F1FFD0F078007FFF80709E0000C03FFFFFF01B807E1FE5F780FDF7C07C38001FFF80300E0006103FCFFFF00FC03F1FE0FBC07CF3C1F01C003FFF803846000F103BE7FE700C000F9FC03FE03EF9E3800E002FF3E04802001F003BF7E0100600078FC01FE01FFCEE00060006F3F00820001E0033FFE80002000787C02C70077FE600030002E6300020001E0061FF6800000003C7C02C38C37FE3000B8003E1860200001E00E04E6000000001E3C00C3CE32FE00009800247818010003E00E85E0002000001F0C00E3E7326E0000CC00267824008007E014C7C0040000003F0C00F7F7132F0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "000EC00207C4100800FE011FFC3800181F8378600F0F3819700007E00103C0080800FE003F7E006418AF83BC100F0F3C19F00002E0000138004401FE003FFE0083007FC3DE080F879E0CF0000170008DF8044401FE00276F000080FF81FF040F839E0C780000B000EDFE044003FE001EF6110040FFC03F8607C20F0E7C00005800FDFE000207FE003E70130180FFE0078107E207073600002800FFEE020247FE00FE7A01008CFFF003C087E201039B000018007F6E09FE03FE03DFF30100A6FC300FE043E10001DD80000C007ED6080001FE071FE1E106CEFC7F9FF063F10000FC800024007FF61802007E0F0F13BDA556387FBCF831F100007E000000007FFE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "04C100000808ABE4430ED87FBC7C11F9000017000018003FCC064000000013F7846209D83E3C3C18F800000F800008003FCC0680000340F8FB0547CF9D3E383E08FC83E007800080003FC02FC00007FCFDF72721FFBFFE201F0CFC9FFC03C00040003FC0F2D00001FFF5FA732FFFBF9E300F047C7FFE01E00020003FC0FDD80801FFFDFB67BFCFFB00180F827C7FFF3F301810001F82EF8C06003FFEBE1DFECE60000E07C27E003FFFFC1808201F80FFFC00010FF84FAAECCEE0000303E13E007F07FF0004401F84DFFC3043E1F879D33EFCE20001C3E13C00FE03FF0004000F84DFFE1079FC63FB7FB2FDF4000061F0B801E783FF0002000FD07FFF003DFFE7";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y74_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N48
cyclonev_lcell_comb \IR|B[6]~18 (
// Equation(s):
// \IR|B[6]~18_combout  = ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) ) # ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a150~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[6]~18 .extended_lut = "off";
defparam \IR|B[6]~18 .lut_mask = 64'h353500F035350FFF;
defparam \IR|B[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N24
cyclonev_lcell_comb \IR|B[6]~20 (
// Equation(s):
// \IR|B[6]~20_combout  = ( \IR|G[4]~0_combout  & ( \IR|B[6]~18_combout  & ( (\IR|G[4]~1_combout  & ((\RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( \IR|B[6]~18_combout  & ( (\IR|G[4]~1_combout  & ((\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\IR|B[6]~19_combout ))) ) ) ) # ( \IR|G[4]~0_combout  & ( !\IR|B[6]~18_combout  & ( (\IR|G[4]~1_combout  & 
// (!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & \RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout )) ) ) ) # ( !\IR|G[4]~0_combout  & ( !\IR|B[6]~18_combout  & ( (\IR|B[6]~19_combout  & (\IR|G[4]~1_combout  & 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\IR|B[6]~19_combout ),
	.datab(!\IR|G[4]~1_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\IR|B[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[6]~20 .extended_lut = "off";
defparam \IR|B[6]~20 .lut_mask = 64'h1010003013130333;
defparam \IR|B[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1387w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y75_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1354w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1365w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N42
cyclonev_lcell_comb \IR|B[7]~21 (
// Equation(s):
// \IR|B[7]~21_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a151~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a151~portadataout )) # (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a175~portadataout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (\RAM|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  & ( !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  & !\RAM|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[7]~21 .extended_lut = "off";
defparam \IR|B[7]~21 .lut_mask = 64'h0F000FFF55335533;
defparam \IR|B[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1321w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFBFF000000000707F00638000000000007BFFFFFDE003FFFFFF3FF000700000787C0711800000000001FBFFFFFFE003FFFFFFFFF000C000003C003F38800000000001FFFFFFFFE000FFFFFFFFE001E000001C00FFA0000010000000FFFFFFFFE0007FFFECFF0003E000001E01FF800000080000003FFFC7FFE00011FFFEF80003FFC0000F0FFF8000001C0000003FFFC3FFE000000FFFC000019FFE0007FFFC0000003E0000003E7FC7FFE000000FFE0000011FFFC007FFE00000003F0000001E7FFFFFE0000000FC0180031FFFF807FF000000003F0000000E3FFFFFE0000000C601E7078FFFFE07FC000010001F0000000E3FFFFFE00000000C01FE1CE";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFF87F8003000001E0000000E3FFFFFE00000060E18FC3E0FFFFFC3E00FF000000F0000000479FFFFE00090DF0F00703FE3FFFFC101FF800000030000000071FFFFE00183FF03807100037FFF07FFF80000000000000000FFFFFFE00001FF03801000017FFF0FFC000000000000000001FFFFFFE00003FF81800007803FFFFFC0000000000000000001FFFFFFE00003FF8000038FF03FF7FFC0000000000000000001FFFFFFE00003FFC00003BFFC3FFBFF84000000000000000001FFFFFFE00005FFE003C7FFFE1FFBFF0C00000000000003C001FFFFFFE00001FFF1FF80FFFFDFFDFC3C000000800040010003FFFFFFE00003FFF9FF01FFFFEFFFF8F8000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "001C007C020C0FFFFFFFFE000033FFFFF03FFFFFFFFE1F2000000401F8EE1F7FFFFFFFFE000033FFFFE0FFFFFFFFFC382000000603F00003F7FFFFFFFE00047BFFFFC1FFFFFFFFF8703002100F07E00060FFFFFFFFFE0000FFFFFFC7FFFFFC7DF8F01000000F03C00041FFFFFFFFFE0001FFFFFE0FFFFFFBFCF1F01000800701E000C1FFFFFFFFFE0003DFFFFC3FEFFFF7FEF0900000000783F000CDFFFFFFFFFE00071FE7F3FFC7FFFFFECFC40000000703B000607FFFFFFFFE001E3FF01FFFE7FFFEE61FE000020003021000E03FFFFFFFFE0038FFFFFFFFFFFFFE643FE0001C000003FC00000FFFFFFFFE0000FFFFFFFFFFFFFEA07FE00030800003FC001F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFF0003FFFFFFFFFFFFFF80FFF00033000007EC001FFFFFFFFFFF800FFFFFFFFDFFFFFF80FFFC0003000007CE003FF3FFFFFFFFC000FFFFFFFFFFFFFF02FFFFC001800004FF005FFFFFFFFFFFDE01FFFFFFFFFFFFFF07FFFFE00CC00001FF047FDFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF80FE80001FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF803FE0009FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFC003F0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF000780197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFBFFFFFFFF8003807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FE7FFFFFFFFC001C07FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1303w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFC07FEFFFFFFFFE00010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800D83FFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F00073FFFFFFE0006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE7FC03FFFFFFFFFC0027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFF1CFFFFFFFFFE0027FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9E7FFFFFFFFE0077FFFDFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFDF7FFFFFFFFE00DBFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFDF7FFFFFFFFE008BFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFBFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFE01CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFC01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFC01F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFE00187FFFFFFFFFFFFFFFFFFFFFFEFFFFFF07FFFFFFFFFFFFBE001CFFFFFFFFFFFFFFFFFFFFFFFC7FE3FF03EFFFFFFFFFFFFF003CFFFE7FFFFFFFFFFFFFFFFFFC7FA3FF807FFFFFFFFFFFF7007DFFFFFFFFFFFFFFFFFFFFFFFC7E03FFC0FFFFFFFFFFFFFB003DFFFFFFFFFFFFFFFFFFFFFFFC3C07FEE07FFFFFFFFFFFFD0011FFFFFFFFFFFFFFFFFFFFFFFC386FFF70FFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFC318FFF973FFFFFFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FE001FFFFFFFFFFFFFFFFFFFFFFFFC037FFFC0FFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFC0063FFFFFFFFFFFFF07FFFFE03FFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFF0FFFF7F87FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFF8FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFC7FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFC3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFBE3FFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFC1FFFFFFF";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1343w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N48
cyclonev_lcell_comb \IR|B[7]~22 (
// Equation(s):
// \IR|B[7]~22_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \RAM|altsyncram_component|auto_generated|address_reg_a [1] ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\RAM|altsyncram_component|auto_generated|address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[7]~22 .extended_lut = "off";
defparam \IR|B[7]~22 .lut_mask = 64'h1D1D1D1D0000FFFF;
defparam \IR|B[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\RAM|altsyncram_component|auto_generated|rden_decode|w_anode1332w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\mux_addr|C[12]~12_combout ,\mux_addr|C[11]~11_combout ,\mux_addr|C[10]~10_combout ,\mux_addr|C[9]~9_combout ,\mux_addr|C[8]~8_combout ,\mux_addr|C[7]~7_combout ,\mux_addr|C[6]~6_combout ,\mux_addr|C[5]~5_combout ,\mux_addr|C[4]~4_combout ,\mux_addr|C[3]~3_combout ,
\mux_addr|C[2]~2_combout ,\mux_addr|C[1]~1_combout ,\mux_addr|C[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file = "rom_init.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:RAM|altsyncram:altsyncram_component|altsyncram_gqo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 64000;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF0000000000300000000000000000004F007FFFFFFFFFEFFFFF00000000000000000000000000000083803FFFFFFF9983FFFC00000E00000000006000004000000100C03FFFFFE00000000000000700000000002000002000000200001FFFFFE000000000000007F0000000003000001000000400001C00FFE000000000000003FE000100000000000800000800000800FFE000000000000001FE000100000000000400000020000C01FFE000000000000001FE0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000200000000000401FFE000000000000000FE00000000000000000000000000061FFFE0000000000000001E00008000008000000000000000071FFF80000000000000000E0000400000C000000000000000039FFF0000000000000000060000000000600000000000C00003DFFE0000000000000000070000000000300000000010C00001FFFE00000000000000000780003800000000000000119C0001FFFE00000000000000000380003C0000000000000001FF8001FFFE000003000000000001C0003C000100000000001BFFE000FFFC000002000000000000F0001C0001800000000019FFF8007FF8000000000000000000F000080000C00";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000001FFFFE007FF000000000000000000078000F000060000000000FFFFF007FF00000080001800100003E000F000060000010000FFDFF803FE00000000007C00000001F0007800030000008000731FF803FE0000008000FF00000000F8007C00038000004000131FF803FC0000010000FF8000000078003C00018000002000031FFC01F80000018000FE000000007E001C0000C000001000011FFC01B80000018000FF000000003F001C00006000000000019FFE01FC0000000000FF1903C0001F801E00002000000000013FFFFFFE0000000000FF310380000F800E00000000000000001FFFFFFF800000E0405EEFC7800007C00E00000000000000001F";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FBFFFFFE0007F0183CFFE7800003E00600000800000000003FF9FFFFFE000FF8799DFFE7C00003E00700000000000000003FF9FFFFFC0007F4FBB9FFE2C00001F00300000000000000003FD1FFFFF80303F8FBFFFFC0000000F00300000000000000003F0DFFFFFE0003FDFFFFFFC0000000F80380000000000000003F0FFFFFFE0003FDFFFFFF800000007C0380000000000000007F1FFFFFFE0001F1EFFFFF800000003C01FFC00000000000007F1FFFFFFE0007B01DF7FF000000001E01FF80F800000000007B3FFFCFBC0007FE3FF1FF000000001E03FF01FC00000000007B3FFFEF86001FFFBFFDFE000000000F07FE007C00000000002FBFFFFFC2001F";
// synopsys translate_on

// Location: LABCELL_X35_Y62_N54
cyclonev_lcell_comb \IR|B[7]~23 (
// Equation(s):
// \IR|B[7]~23_combout  = ( \IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2]) # (\IR|B[7]~21_combout ))) ) ) ) # ( 
// !\IR|G[4]~0_combout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] & ((\IR|B[7]~22_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|B[7]~21_combout )))) ) ) ) # ( \IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|G[4]~1_combout  & (\IR|B[7]~21_combout  & 
// \RAM|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( !\IR|G[4]~0_combout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|G[4]~1_combout  & ((!\RAM|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\IR|B[7]~22_combout ))) # (\RAM|altsyncram_component|auto_generated|address_reg_a [2] & (\IR|B[7]~21_combout )))) ) ) )

	.dataa(!\IR|G[4]~1_combout ),
	.datab(!\IR|B[7]~21_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\IR|B[7]~22_combout ),
	.datae(!\IR|G[4]~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[7]~23 .extended_lut = "off";
defparam \IR|B[7]~23 .lut_mask = 64'h0151010101515151;
defparam \IR|B[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N4
dffeas \VGA|VGA_BLANK_N~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_BLANK_N~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_BLANK_N~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VGA_BLANK_N~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N12
cyclonev_lcell_comb \VGA|always1~1 (
// Equation(s):
// \VGA|always1~1_combout  = ( \VGA|LessThan5~0_combout  & ( \VC|v_counter [4] ) ) # ( !\VGA|LessThan5~0_combout  & ( \VC|v_counter [4] ) ) # ( \VGA|LessThan5~0_combout  & ( !\VC|v_counter [4] & ( ((!\VC|v_counter[3]~DUPLICATE_q ) # ((!\VC|v_counter [1]) # 
// (\VC|v_counter [9]))) # (\VC|v_counter [2]) ) ) ) # ( !\VGA|LessThan5~0_combout  & ( !\VC|v_counter [4] ) )

	.dataa(!\VC|v_counter [2]),
	.datab(!\VC|v_counter[3]~DUPLICATE_q ),
	.datac(!\VC|v_counter [1]),
	.datad(!\VC|v_counter [9]),
	.datae(!\VGA|LessThan5~0_combout ),
	.dataf(!\VC|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~1 .extended_lut = "off";
defparam \VGA|always1~1 .lut_mask = 64'hFFFFFDFFFFFFFFFF;
defparam \VGA|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N13
dffeas \VGA|VGA_VS (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_VS .is_wysiwyg = "true";
defparam \VGA|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y69_N18
cyclonev_lcell_comb \VGA|always1~2 (
// Equation(s):
// \VGA|always1~2_combout  = ( \HC|h_counter [6] & ( \HC|h_counter [9] & ( ((!\HC|h_counter [7]) # ((\HC|h_counter [5] & \HC|h_counter [4]))) # (\HC|h_counter [8]) ) ) ) # ( !\HC|h_counter [6] & ( \HC|h_counter [9] & ( ((!\HC|h_counter [7]) # 
// ((!\HC|h_counter [5] & !\HC|h_counter [4]))) # (\HC|h_counter [8]) ) ) ) # ( \HC|h_counter [6] & ( !\HC|h_counter [9] ) ) # ( !\HC|h_counter [6] & ( !\HC|h_counter [9] ) )

	.dataa(!\HC|h_counter [8]),
	.datab(!\HC|h_counter [5]),
	.datac(!\HC|h_counter [7]),
	.datad(!\HC|h_counter [4]),
	.datae(!\HC|h_counter [6]),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~2 .extended_lut = "off";
defparam \VGA|always1~2 .lut_mask = 64'hFFFFFFFFFDF5F5F7;
defparam \VGA|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y69_N20
dffeas \VGA|VGA_HS (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_HS .is_wysiwyg = "true";
defparam \VGA|VGA_HS .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
