
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010305                       # Number of seconds simulated
sim_ticks                                 10305428169                       # Number of ticks simulated
final_tick                               536492412933                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182322                       # Simulator instruction rate (inst/s)
host_op_rate                                   234677                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 237515                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380812                       # Number of bytes of host memory used
host_seconds                                 43388.58                       # Real time elapsed on the host
sim_insts                                  7910684334                       # Number of instructions simulated
sim_ops                                   10182301272                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        82944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       159232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       294784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       293504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       156928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       193152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       293632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       193024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1701248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       506368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            506368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2293                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1226                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1509                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1508                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13291                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3956                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3956                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8048574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       434722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15451275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       447143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28604731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       397460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28480525                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       459564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15227703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       347778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18742744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       422302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28492945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       335357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     18730323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165082709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       434722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       447143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       397460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       459564                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       347778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       422302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       335357                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3303890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49136047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49136047                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49136047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8048574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       434722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15451275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       447143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28604731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       397460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28480525                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       459564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15227703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       347778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18742744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       422302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28492945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       335357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     18730323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              214218756                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212119                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1841548                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202700                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846396                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808426                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237802                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9498                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19233122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12131883                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212119                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1046228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         565822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        983299                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1196120                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20577709     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154974      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          195154      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          310528      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130313      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168107      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195036      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89948      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284526      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23106295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089511                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.490906                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19120104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1107410                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516557                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1230                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360992                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336753                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          284                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14832464                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360992                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19139909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          61642                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       991507                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497925                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14741208                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7699                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        37790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20582716                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68547110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68547110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3394666                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3555                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           191636                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721466                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8073                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164717                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14388903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3571                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13792084                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        14054                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1769693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3620939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.318984                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17262508     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2665290     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089092      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611555      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826777      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255668      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250167      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134409      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10829      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23106295                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94722     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13062     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12333     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11618150     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188426      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1264840      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718963      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13792084                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.558084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             120117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50824634                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16162253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13430369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13912201                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266517                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11245                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360992                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47054                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5998                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14392478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383859                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721466                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13550415                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243512                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962381                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915716                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13430468                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13430369                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8046100                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21619317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543448                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372172                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2070175                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204204                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.541754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17528240     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644557     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960835      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477447      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437410      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183312      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181939      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86550      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245013      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22745303                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245013                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36892743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29146079                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1606963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.471325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.471325                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.404641                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.404641                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60966957                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18765686                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13713239                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1948208                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1596936                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       192866                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       817246                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          759924                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          200600                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8752                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18631876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11076066                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1948208                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       960524                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2435518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         546685                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        981882                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1149074                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       191373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19964406     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          263566      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          304930      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          168268      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191235      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          107433      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           73214      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          188606      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1138266      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22399924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078833                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448183                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18477662                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1139387                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2414457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19805                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        348611                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       316536                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2037                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13520218                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        348611                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18508248                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         386719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       668837                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2404690                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        82817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13510824                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         20374                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        38689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18778849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     62906947                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62906947                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16027005                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2751799                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3591                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2027                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           225186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1293111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       703012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17870                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       155418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13488951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12752702                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18649                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1682774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3884217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569319                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17026904     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2161497      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1162486      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       802171      3.58%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701404      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358775      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        88547      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56173      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41967      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22399924                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3242     11.69%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12022     43.34%     55.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12476     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10672759     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       198976      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1181836      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       697570      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12752702                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516027                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27740                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     47951717                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15175468                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12535714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12780442                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        32095                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       230758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        15604                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        348611                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         342471                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13492577                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1293111                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       703012                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111395                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       108375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       219770                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12560298                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1108627                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192404                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1805996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1757996                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            697369                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508241                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12535981                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12535714                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7451062                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19509902                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507247                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381912                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9412685                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11548428                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1944370                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       193762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523707                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341638                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17332617     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2188533      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917465      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       550164      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381373      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       247031      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       128247      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102720      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       203163      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22051313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9412685                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11548428                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1749755                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062351                       # Number of loads committed
system.switch_cpus1.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1652851                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10411365                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234987                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       203163                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35340883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27334258                       # The number of ROB writes
system.switch_cpus1.timesIdled                 287187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2313334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9412685                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11548428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9412685                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625527                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625527                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380876                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380876                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        56660622                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17399063                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12619255                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus2.numCycles                24713251                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1910847                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1562658                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       189299                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       813252                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          752578                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          196307                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8551                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18552443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10834806                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1910847                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       948885                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2269936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         548074                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        541041                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1142874                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       190407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21718132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.609711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19448196     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          123160      0.57%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          193633      0.89%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306963      1.41%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          129056      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          145534      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152901      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          100333      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1118356      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21718132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077321                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438421                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18383137                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       712169                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2262633                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5774                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        354417                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       313236                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13230679                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        354417                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18410445                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         208111                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       424965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2241469                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        78723                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13221085                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2599                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         22707                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        29098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4232                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     18351893                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     61496518                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     61496518                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15650588                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2701305                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3353                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1839                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           238183                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1262871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       677829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        20346                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       154152                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13201416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12491051                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16170                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1678603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3749697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21718132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267649                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16450295     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2114967      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1155049      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       789797      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       736633      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       212239      0.98%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       163913      0.75%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56522      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        38717      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21718132                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2976     12.83%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8863     38.22%     51.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11351     48.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10464129     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197010      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1513      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1155262      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       673137      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12491051                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.505439                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              23190                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001857                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46739594                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14883538                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12287291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12514241                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        36836                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       230104                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        21150                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          808                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        354417                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         144331                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11581                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13204803                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1262871                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       677829                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8652                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       109285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       217873                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12311226                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1086071                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       179825                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1758844                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1732582                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            672773                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498163                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12287514                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12287291                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7185704                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18768312                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497194                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382864                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9192777                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11267862                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1936976                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       193005                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21363715                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379651                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16786863     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2216573     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       863517      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       465592      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       347651      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       194606      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       120210      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107039      0.50%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       261664      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21363715                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9192777                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11267862                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1689446                       # Number of memory references committed
system.switch_cpus2.commit.loads              1032767                       # Number of loads committed
system.switch_cpus2.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1617292                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10153341                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       228925                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       261664                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34306837                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26764121                       # The number of ROB writes
system.switch_cpus2.timesIdled                 301528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2995119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9192777                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11267862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9192777                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.688334                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.688334                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.371978                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.371978                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        55514642                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17035434                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12338903                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3046                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus3.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1911361                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1563447                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       188887                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       791902                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          750894                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          195821                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8439                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18527407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10850896                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1911361                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       946715                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2272035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         549824                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        530831                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1141445                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       189944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21687186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19415151     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          123497      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          193910      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          308161      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          128187      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          144041      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152718      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           99277      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1122244      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21687186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077342                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.439072                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18356937                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       703073                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2264758                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5796                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        356620                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       312981                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13247009                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1595                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        356620                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18385394                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         183789                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       438714                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2242466                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        80201                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13237501                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1919                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22565                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        30121                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3836                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     18377061                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     61576439                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     61576439                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15643548                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2733499                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3344                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1831                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           243844                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1262296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       677537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20318                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       154376                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13217002                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12491298                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16172                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1699843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3824877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21687186                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575976                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16421428     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2112966      9.74%     85.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1154738      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       789115      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       737308      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       211636      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       164819      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        56223      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        38953      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21687186                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2949     12.79%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8811     38.20%     50.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11305     49.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10464499     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197606      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1513      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1154655      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       673025      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12491298                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.505449                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              23065                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46709019                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14920353                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12288042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12514363                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        37156                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       229961                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        21115                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          803                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        356620                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         118425                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11402                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13220375                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1262296                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       677537                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1830                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       108993                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       108775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       217768                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12311828                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1085443                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       179470                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1758141                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1731708                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            672698                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.498187                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12288250                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12288042                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7186423                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18773794                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.497225                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382790                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9188733                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11262881                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1957515                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3049                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       192558                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21330566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528016                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16757430     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2214857     10.38%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       862752      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       464957      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       346687      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       194137      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       120468      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       106816      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       262462      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21330566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9188733                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11262881                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1688754                       # Number of memory references committed
system.switch_cpus3.commit.loads              1032332                       # Number of loads committed
system.switch_cpus3.commit.membars               1522                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1616559                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10148884                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       228829                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       262462                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34288448                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26797458                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3026072                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9188733                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11262881                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9188733                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.689517                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.689517                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.371814                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.371814                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        55516885                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17036754                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12354556                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3046                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1946478                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1595499                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       192836                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       816457                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          759282                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          200270                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8725                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18624497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11068326                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1946478                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       959552                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2434358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         546781                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        988999                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1148596                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       191238                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22398716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19964358     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          263675      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          304613      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          168382      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          191125      0.85%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          107366      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           73245      0.33%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          188375      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1137577      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22398716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078763                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447870                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18470742                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1145973                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2413431                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19737                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348831                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       316227                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13512601                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10595                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348831                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18501205                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         355020                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       707132                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2403795                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        82731                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13503520                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20223                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     18768208                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     62875461                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     62875461                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16020455                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2747753                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2043                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           224610                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1292620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       702805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17725                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       155394                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13482814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3618                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12746495                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18281                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1682278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3882850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22398716                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569073                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260295                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17028701     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2160080      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1161552      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       802117      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       701176      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       358451      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        88438      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        56235      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        41966      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22398716                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3193     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12099     43.63%     55.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12441     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10667860     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       198993      1.56%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1561      0.01%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1180715      9.26%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       697366      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12746495                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515776                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              27733                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     47937720                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15168844                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12530819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12774228                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31969                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       230691                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        15656                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348831                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         312902                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12928                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13486460                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1292620                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       702805                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2044                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          8999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       111445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       108156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       219601                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12555102                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1107866                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191393                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1805048                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1757048                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            697182                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.508031                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12531074                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12530819                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7447809                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19503219                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.507048                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381876                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9408901                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11543768                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1942872                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3151                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       193776                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22049885                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523530                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.341514                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17333433     78.61%     78.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2187295      9.92%     88.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917079      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       550025      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       381167      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       246865      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       128056      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102809      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       203156      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22049885                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9408901                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11543768                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1749078                       # Number of memory references committed
system.switch_cpus4.commit.loads              1061929                       # Number of loads committed
system.switch_cpus4.commit.membars               1572                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1652154                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10407216                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       234904                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       203156                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35333304                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27322128                       # The number of ROB writes
system.switch_cpus4.timesIdled                 287137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2314542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9408901                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11543768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9408901                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.626583                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.626583                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380723                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380723                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        56638146                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17391885                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12610994                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24713257                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1806156                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1617981                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       144574                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1213064                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1196561                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          104369                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4265                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19184425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10273966                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1806156                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1300930                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2289277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         478930                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        453901                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1161555                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       141502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22261184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.514955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.750877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19971907     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          354707      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          171395      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          351040      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          106284      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          326379      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           49637      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           80642      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          849193      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22261184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073084                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.415727                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19021699                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       621338                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2284568                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1837                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        331738                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       164947                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1843                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      11442546                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4433                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        331738                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19040875                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         393978                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       167689                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2265252                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        61648                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      11425035                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8758                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        46275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     14919613                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     51701658                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     51701658                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12042905                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2876708                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1473                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          745                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           145391                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2107477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       323849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2204                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        73288                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          11365260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10623624                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7015                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2094507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4310676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22261184                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.477226                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.088372                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17607128     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1434952      6.45%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1591008      7.15%     92.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       910981      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       460815      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       115946      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       134465      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3179      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2710      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22261184                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          17276     57.11%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7123     23.55%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         5850     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8299818     78.13%     78.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        80231      0.76%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          729      0.01%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1922285     18.09%     96.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       320561      3.02%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10623624                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.429876                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              30249                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002847                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     43545696                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     13461276                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     10351126                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10653873                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8291                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       435911                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9215                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        331738                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         327312                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7434                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     11366746                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          396                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2107477                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       323849                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          744                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        97330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        55795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       153125                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10492857                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1896160                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       130767                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2216692                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1598712                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            320532                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.424584                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              10354075                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             10351126                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6271892                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         13478196                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.418849                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.465336                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8257011                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9256390                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2110800                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1470                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       143482                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21929446                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.422099                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.293040                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18503817     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1331168      6.07%     90.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       869303      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       271841      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       458771      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86955      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        54763      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49968      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       302860      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21929446                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8257011                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9256390                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1986200                       # Number of memory references committed
system.switch_cpus5.commit.loads              1671566                       # Number of loads committed
system.switch_cpus5.commit.membars                734                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1423741                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8077593                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       112023                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       302860                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32993750                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           23066390                       # The number of ROB writes
system.switch_cpus5.timesIdled                 434813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2452073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8257011                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9256390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8257011                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.993003                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.993003                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.334113                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.334113                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        48841785                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       13443158                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12225625                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1468                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   4                       # Number of system calls
system.switch_cpus6.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1906344                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1558904                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       189057                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       812606                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          751498                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          195853                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8460                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18521615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10813244                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1906344                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       947351                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2265035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         547199                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        526074                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1140926                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       190147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21666817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19401782     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          122327      0.56%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          192642      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          306904      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          128688      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          145117      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          152715      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          100959      0.47%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1115683      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21666817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077139                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437548                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18353113                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       696343                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2257826                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5732                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        353801                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       312522                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13206312                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        353801                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18380025                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         187712                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       428341                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2236965                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        79971                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13197692                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2491                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         22652                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5212                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     18319388                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     61389640                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     61389640                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15623195                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2696193                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3350                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1839                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           238797                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1260867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       676443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20327                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       154074                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13179397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3358                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12470579                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        16163                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1677280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3741925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          313                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21666817                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575561                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268202                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16408120     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2112154      9.75%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1152110      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       787576      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       735682      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       211989      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       164031      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        56622      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        38533      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21666817                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2987     12.87%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8882     38.28%     51.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11333     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10447433     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       196640      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1511      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1153086      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       671909      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12470579                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504611                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              23202                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46647340                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14860191                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12267817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12493781                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        36582                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       229882                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        20881                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          802                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        353801                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         125176                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        11403                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13182776                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1260867                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       676443                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1837                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          8482                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       109507                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       108053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       217560                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12291307                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1083779                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       179272                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1755339                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1728784                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            671560                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497357                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12268027                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12267817                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7172617                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18740896                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496406                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382725                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9176751                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11248186                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1934631                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       192753                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21313016                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527761                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.380290                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16745032     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2212202     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       862015      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       464176      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       347151      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       194038      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       119861      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       106862      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       261679      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21313016                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9176751                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11248186                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1686547                       # Number of memory references committed
system.switch_cpus6.commit.loads              1030985                       # Number of loads committed
system.switch_cpus6.commit.membars               1520                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1614451                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10135640                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       228530                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       261679                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            34234102                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26719469                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3046441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9176751                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11248186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9176751                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.693029                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.693029                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.371329                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.371329                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        55427029                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17007545                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12314697                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3042                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24713258                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1805109                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1617315                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       144535                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1211901                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1196193                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          104380                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4288                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19175791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10269371                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1805109                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1300573                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2288591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         478650                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        454227                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1161088                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       141451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22251952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.514985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.750916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19963361     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          354808      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          171276      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          350961      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          105933      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          326573      1.47%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           49540      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           80659      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          848841      3.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22251952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073042                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.415541                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19011730                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       623038                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2283860                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1820                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        331500                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       164691                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1843                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      11438268                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4432                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        331500                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19031095                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         400423                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       162363                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2264191                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        62376                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      11420583                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8795                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        46858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     14912994                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     51682627                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     51682627                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12039450                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2873544                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1475                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          748                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           146748                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2107027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       323571                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2313                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        73370                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11360239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         10620085                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7004                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2092121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4302437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22251952                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.477265                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.088376                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17599203     79.09%     79.09% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1434536      6.45%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1591163      7.15%     92.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       910155      4.09%     96.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       460434      2.07%     98.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       116298      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       134296      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3180      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2687      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22251952                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          17278     57.23%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7115     23.57%     80.79% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         5799     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8297241     78.13%     78.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        80196      0.76%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          728      0.01%     78.89% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.89% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.89% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1921571     18.09%     96.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       320349      3.02%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      10620085                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.429732                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              30192                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002843                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     43529318                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     13453871                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10347864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      10650277                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8476                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       435749                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9075                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        331500                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         332754                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7475                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11361727                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2107027                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       323571                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          747                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          3791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        97146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        55668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       152814                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     10489618                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1895731                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       130467                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2216053                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1597930                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            320322                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.424453                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10350722                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10347864                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6271171                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         13478501                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.418717                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.465272                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8254870                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9253917                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2108249                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       143441                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21920452                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.422159                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.293224                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18496148     84.38%     84.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1330475      6.07%     90.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       868880      3.96%     94.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       272031      1.24%     95.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       458502      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        86791      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        54780      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        49814      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       303031      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21920452                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8254870                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9253917                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1985774                       # Number of memory references committed
system.switch_cpus7.commit.loads              1671278                       # Number of loads committed
system.switch_cpus7.commit.membars                732                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1423415                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8075371                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       111988                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       303031                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32979561                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           23056105                       # The number of ROB writes
system.switch_cpus7.timesIdled                 434662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2461306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8254870                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9253917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8254870                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.993779                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.993779                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.334026                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.334026                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        48827374                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       13438652                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12220406                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1466                       # number of misc regfile writes
system.l20.replacements                           685                       # number of replacements
system.l20.tagsinuse                      4095.394030                       # Cycle average of tags in use
system.l20.total_refs                          252809                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4780                       # Sample count of references to valid blocks.
system.l20.avg_refs                         52.888912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          122.394030                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.895561                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   313.155150                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3626.949289                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029881                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.076454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.885486                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999852                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2961                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l20.Writeback_hits::total                  933                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2977                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2979                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2977                       # number of overall hits
system.l20.overall_hits::total                   2979                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          648                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  685                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          648                       # number of demand (read+write) misses
system.l20.demand_misses::total                   685                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          648                       # number of overall misses
system.l20.overall_misses::total                  685                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303223391                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353897497                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303223391                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353897497                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303223391                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353897497                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3609                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3648                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3625                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3664                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3625                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3664                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.179551                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.187774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.178759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.186954                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.178759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.186954                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 467937.331790                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 516638.681752                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 467937.331790                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 516638.681752                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 467937.331790                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 516638.681752                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 398                       # number of writebacks
system.l20.writebacks::total                      398                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          648                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             685                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          648                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              685                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          648                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             685                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    256677366                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    304694625                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    256677366                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    304694625                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    256677366                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    304694625                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179551                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.187774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.186954                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.178759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.186954                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 396107.046296                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 444809.671533                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 396107.046296                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 444809.671533                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 396107.046296                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 444809.671533                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1279                       # number of replacements
system.l21.tagsinuse                      4095.426932                       # Cycle average of tags in use
system.l21.total_refs                          345887                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5375                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.351070                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          149.355227                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.942613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   563.577132                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3352.551960                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.036464                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007310                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.137592                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.818494                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3909                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3910                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2233                       # number of Writeback hits
system.l21.Writeback_hits::total                 2233                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3924                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3925                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3924                       # number of overall hits
system.l21.overall_hits::total                   3925                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1242                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1277                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1244                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1279                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1244                       # number of overall misses
system.l21.overall_misses::total                 1279                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30060385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    618890759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      648951144                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       837483                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       837483                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30060385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    619728242                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       649788627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30060385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    619728242                       # number of overall miss cycles
system.l21.overall_miss_latency::total      649788627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5151                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5187                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2233                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2233                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5168                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5168                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.241118                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.246192                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.240712                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.245772                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.240712                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.245772                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 498301.738325                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508184.137823                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 418741.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 418741.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 498173.827974                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508044.274433                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 858868.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 498173.827974                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508044.274433                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 813                       # number of writebacks
system.l21.writebacks::total                      813                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1242                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1277                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1244                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1279                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1244                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1279                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    529139399                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    556674044                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       693133                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       693133                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    529832532                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    557367177                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     27534645                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    529832532                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    557367177                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.241118                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.246192                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.245772                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.240712                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.245772                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 426038.163446                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 435923.292091                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 346566.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 346566.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 425910.395498                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 435783.562940                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 786704.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 425910.395498                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 435783.562940                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2340                       # number of replacements
system.l22.tagsinuse                      4095.605340                       # Cycle average of tags in use
system.l22.total_refs                          324661                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6436                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.444531                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.336379                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    24.764062                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   884.120262                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3149.384637                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009115                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006046                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.215850                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.768893                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999904                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4369                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4370                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1396                       # number of Writeback hits
system.l22.Writeback_hits::total                 1396                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           12                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4381                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4382                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4381                       # number of overall hits
system.l22.overall_hits::total                   4382                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2303                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2339                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2303                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2339                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2303                       # number of overall misses
system.l22.overall_misses::total                 2339                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     34529732                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1174789615                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1209319347                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     34529732                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1174789615                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1209319347                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     34529732                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1174789615                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1209319347                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6672                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6709                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1396                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1396                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           12                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6684                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6721                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6684                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6721                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.345174                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.348636                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.344554                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.348014                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.344554                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.348014                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 959159.222222                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 510112.729049                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 517024.090209                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 959159.222222                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 510112.729049                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 517024.090209                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 959159.222222                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 510112.729049                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 517024.090209                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 504                       # number of writebacks
system.l22.writebacks::total                      504                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2303                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2339                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2303                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2339                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2303                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2339                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31944932                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1009434215                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1041379147                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31944932                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1009434215                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1041379147                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31944932                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1009434215                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1041379147                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.345174                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.348636                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.344554                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.348014                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.344554                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.348014                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 887359.222222                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 438312.729049                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 445224.090209                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 887359.222222                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 438312.729049                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 445224.090209                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 887359.222222                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 438312.729049                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 445224.090209                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2326                       # number of replacements
system.l23.tagsinuse                      4095.608869                       # Cycle average of tags in use
system.l23.total_refs                          324665                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6422                       # Sample count of references to valid blocks.
system.l23.avg_refs                         50.555123                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.384337                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.889521                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   873.638105                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3160.696905                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009127                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005832                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.213291                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.771655                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999905                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4370                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4371                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1399                       # number of Writeback hits
system.l23.Writeback_hits::total                 1399                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4382                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4383                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4382                       # number of overall hits
system.l23.overall_hits::total                   4383                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2293                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2325                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2293                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2325                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2293                       # number of overall misses
system.l23.overall_misses::total                 2325                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     28381179                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1182419903                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1210801082                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     28381179                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1182419903                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1210801082                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     28381179                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1182419903                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1210801082                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           33                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6663                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6696                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1399                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1399                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           12                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6675                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6708                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6675                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6708                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.344139                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.347222                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.343521                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.346601                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.343521                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.346601                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 886911.843750                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 515665.025294                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 520774.658925                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 886911.843750                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 515665.025294                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 520774.658925                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 886911.843750                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 515665.025294                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 520774.658925                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 493                       # number of writebacks
system.l23.writebacks::total                      493                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2293                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2325                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2293                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2325                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2293                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2325                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     26081604                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1017676759                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1043758363                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     26081604                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1017676759                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1043758363                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     26081604                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1017676759                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1043758363                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.344139                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.347222                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.343521                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.346601                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.343521                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.346601                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 815050.125000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 443818.909289                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 448928.328172                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 815050.125000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 443818.909289                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 448928.328172                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 815050.125000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 443818.909289                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 448928.328172                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1263                       # number of replacements
system.l24.tagsinuse                      4095.464892                       # Cycle average of tags in use
system.l24.total_refs                          345877                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5359                       # Sample count of references to valid blocks.
system.l24.avg_refs                         64.541332                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          149.343429                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    30.559665                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   561.809021                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3353.752777                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.036461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007461                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.137160                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.818787                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3902                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3903                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2230                       # number of Writeback hits
system.l24.Writeback_hits::total                 2230                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3917                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3918                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3917                       # number of overall hits
system.l24.overall_hits::total                   3918                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1224                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1261                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1226                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1263                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1226                       # number of overall misses
system.l24.overall_misses::total                 1263                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28865080                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    616591713                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      645456793                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1165579                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1165579                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28865080                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    617757292                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       646622372                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28865080                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    617757292                       # number of overall miss cycles
system.l24.overall_miss_latency::total      646622372                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5126                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5164                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2230                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2230                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5143                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5181                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5143                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5181                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.238783                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.244191                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.238382                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.243775                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.238382                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.243775                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 503751.399510                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 511861.057098                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 582789.500000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 582789.500000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 503880.336052                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 511973.374505                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 780137.297297                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 503880.336052                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 511973.374505                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 802                       # number of writebacks
system.l24.writebacks::total                      802                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1224                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1261                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1226                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1263                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1226                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1263                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26205716                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    528664194                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    554869910                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1021979                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26205716                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    529686173                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    555891889                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26205716                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    529686173                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    555891889                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.238783                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.244191                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.243775                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.238382                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.243775                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 708262.594595                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 431915.191176                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 440023.719270                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 510989.500000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 510989.500000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 708262.594595                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 432044.186786                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 440136.095804                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 708262.594595                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 432044.186786                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 440136.095804                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1537                       # number of replacements
system.l25.tagsinuse                      4095.854169                       # Cycle average of tags in use
system.l25.total_refs                          179388                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5633                       # Sample count of references to valid blocks.
system.l25.avg_refs                         31.845908                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.632420                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.678634                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   821.674003                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3196.869112                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005781                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.200604                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.780486                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999964                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3832                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3833                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             655                       # number of Writeback hits
system.l25.Writeback_hits::total                  655                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3838                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3839                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3838                       # number of overall hits
system.l25.overall_hits::total                   3839                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1509                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1537                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1509                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1537                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1509                       # number of overall misses
system.l25.overall_misses::total                 1537                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     18325847                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    640608575                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      658934422                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     18325847                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    640608575                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       658934422                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     18325847                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    640608575                       # number of overall miss cycles
system.l25.overall_miss_latency::total      658934422                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           29                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5341                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5370                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          655                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              655                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           29                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5347                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5376                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           29                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5347                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5376                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.282531                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.286220                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.282214                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.285900                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.965517                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.282214                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.285900                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 424525.231942                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 428714.653221                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 424525.231942                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 428714.653221                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 654494.535714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 424525.231942                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 428714.653221                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 226                       # number of writebacks
system.l25.writebacks::total                      226                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1509                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1537                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1509                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1537                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1509                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1537                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    532243146                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    548558593                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    532243146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    548558593                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     16315447                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    532243146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    548558593                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.282531                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.286220                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.282214                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.285900                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.965517                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.282214                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.285900                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 352712.489066                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 356902.142485                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 352712.489066                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 356902.142485                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 582694.535714                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 352712.489066                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 356902.142485                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2329                       # number of replacements
system.l26.tagsinuse                      4095.601648                       # Cycle average of tags in use
system.l26.total_refs                          324658                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6425                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.530428                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.379026                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.617569                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   878.045396                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3155.559657                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009126                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006010                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.214367                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.770400                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999903                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4367                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4368                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1395                       # number of Writeback hits
system.l26.Writeback_hits::total                 1395                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4379                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4380                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4379                       # number of overall hits
system.l26.overall_hits::total                   4380                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2294                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2328                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2294                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2328                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2294                       # number of overall misses
system.l26.overall_misses::total                 2328                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     23706381                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1193727841                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1217434222                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     23706381                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1193727841                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1217434222                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     23706381                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1193727841                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1217434222                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6661                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6696                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1395                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1395                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6673                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6708                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6673                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6708                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.344393                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.347670                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.343773                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.347048                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.343773                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.347048                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 697246.500000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520369.590671                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 522952.844502                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 697246.500000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520369.590671                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 522952.844502                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 697246.500000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520369.590671                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 522952.844502                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 495                       # number of writebacks
system.l26.writebacks::total                      495                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2294                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2328                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2294                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2328                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2294                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2328                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     21263904                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1028915625                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1050179529                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     21263904                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1028915625                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1050179529                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     21263904                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1028915625                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1050179529                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.344393                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.347670                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.343773                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.347048                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.343773                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.347048                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 625408.941176                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 448524.683958                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 451108.045103                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 625408.941176                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 448524.683958                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 451108.045103                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 625408.941176                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 448524.683958                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 451108.045103                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1535                       # number of replacements
system.l27.tagsinuse                      4095.831950                       # Cycle average of tags in use
system.l27.total_refs                          179372                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5631                       # Sample count of references to valid blocks.
system.l27.avg_refs                         31.854378                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.632790                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    22.706168                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   822.463595                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3197.029397                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.013094                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005543                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.200797                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.780525                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999959                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3818                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3819                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             653                       # number of Writeback hits
system.l27.Writeback_hits::total                  653                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3824                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3825                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3824                       # number of overall hits
system.l27.overall_hits::total                   3825                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1508                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1535                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1508                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1535                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1508                       # number of overall misses
system.l27.overall_misses::total                 1535                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     14746697                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    644416397                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      659163094                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     14746697                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    644416397                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       659163094                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     14746697                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    644416397                       # number of overall miss cycles
system.l27.overall_miss_latency::total      659163094                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5326                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5354                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          653                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              653                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5332                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5360                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5332                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5360                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.283139                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.286702                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.282821                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.286381                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.282821                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.286381                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 546173.962963                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 427331.828249                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 429422.211075                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 546173.962963                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 427331.828249                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 429422.211075                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 546173.962963                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 427331.828249                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 429422.211075                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 225                       # number of writebacks
system.l27.writebacks::total                      225                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1508                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1535                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1508                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1535                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1508                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1535                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     12807522                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    536078573                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    548886095                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     12807522                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    536078573                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    548886095                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     12807522                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    536078573                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    548886095                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.283139                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.286702                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.282821                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.286381                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.282821                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.286381                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 474352.666667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 355489.769894                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 357580.517915                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 474352.666667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 355489.769894                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 357580.517915                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 474352.666667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 355489.769894                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 357580.517915                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.839506                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2026729.070850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.839506                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055833                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.784999                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196061                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196120                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196120                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196120                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38245.094821                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.293479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.706521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860521                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139479                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1818                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659279                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659279                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659279                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659279                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9223                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9223                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9298                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1291007669                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1291007669                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6124414                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1297132083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1297132083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1297132083                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1297132083                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       961836                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009589                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139976.978098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139976.978098                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81658.853333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139506.569477                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139506.569477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139506.569477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139506.569477                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu0.dcache.writebacks::total              933                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501806227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501806227                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1138795                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502945022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502945022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502945022                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502945022                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003752                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002173                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002173                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 139043.011083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 139043.011083                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71174.687500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 138743.454345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 138743.454345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 138743.454345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 138743.454345                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.862124                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999368774                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929283.347490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.862124                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049459                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821894                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1149029                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1149029                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1149029                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1149029                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1149029                       # number of overall hits
system.cpu1.icache.overall_hits::total        1149029                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33535053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33535053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33535053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33535053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1149074                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1149074                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1149074                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 745223.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 745223.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 745223.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30436840                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30436840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30436840                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 845467.777778                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 845467.777778                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5168                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158003067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5424                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29130.358960                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.616495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.383505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       809856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         809856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       683539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        683539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1493395                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1493395                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1493395                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1493395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17819                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          499                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18318                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18318                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4106719132                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4106719132                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    224268889                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4330988021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4330988021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4330988021                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4330988021                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       827675                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1511713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1511713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000729                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012117                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012117                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230468.552220                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230468.552220                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 449436.651303                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 236433.454580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 236433.454580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 236433.454580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 236433.454580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1642801                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 410700.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2233                       # number of writebacks
system.cpu1.dcache.writebacks::total             2233                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12668                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          482                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13150                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13150                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13150                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5151                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5168                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5168                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5168                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    885858946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    885858946                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1826156                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    887685102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    887685102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    887685102                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    887685102                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006223                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003419                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171978.052029                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171978.052029                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107420.941176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171765.693111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               517.748813                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003810505                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1904763.766603                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.942943                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   489.805871                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.044780                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.784945                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.829726                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1142824                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1142824                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1142824                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1142824                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1142824                       # number of overall hits
system.cpu2.icache.overall_hits::total        1142824                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     46176120                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     46176120                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     46176120                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     46176120                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     46176120                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     46176120                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1142874                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1142874                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1142874                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1142874                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1142874                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1142874                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 923522.400000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 923522.400000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 923522.400000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 923522.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 923522.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 923522.400000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     34921852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     34921852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     34921852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     34921852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     34921852                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     34921852                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 943833.837838                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 943833.837838                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 943833.837838                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 943833.837838                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 943833.837838                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 943833.837838                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6684                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166833013                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6940                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              24039.339049                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.963362                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.036638                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886576                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113424                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       790751                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         790751                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       653539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        653539                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1792                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1792                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1523                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1444290                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1444290                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1444290                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1444290                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17396                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17396                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17464                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17464                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17464                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17464                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4068105020                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4068105020                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5437869                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5437869                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4073542889                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4073542889                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4073542889                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4073542889                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       808147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       808147                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       653607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       653607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1461754                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1461754                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1461754                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1461754                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021526                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011947                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011947                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011947                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011947                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 233852.898367                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 233852.898367                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 79968.661765                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79968.661765                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 233253.715586                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 233253.715586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 233253.715586                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 233253.715586                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1396                       # number of writebacks
system.cpu2.dcache.writebacks::total             1396                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10724                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10724                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           56                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10780                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10780                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6672                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6672                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6684                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6684                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6684                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6684                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1481120055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1481120055                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       789783                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       789783                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1481909838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1481909838                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1481909838                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1481909838                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008256                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004573                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004573                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004573                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004573                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221990.415917                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221990.415917                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65815.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65815.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 221710.029623                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 221710.029623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 221710.029623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 221710.029623                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.537632                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1003809079                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   523                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1919329.022945                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.537632                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042528                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827785                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1141398                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1141398                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1141398                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1141398                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1141398                       # number of overall hits
system.cpu3.icache.overall_hits::total        1141398                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     33856820                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33856820                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     33856820                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33856820                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     33856820                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33856820                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1141445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1141445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1141445                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1141445                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1141445                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1141445                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 720357.872340                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 720357.872340                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 720357.872340                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 720357.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 720357.872340                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 720357.872340                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     28736720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     28736720                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     28736720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     28736720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     28736720                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     28736720                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 870809.696970                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 870809.696970                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 870809.696970                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 870809.696970                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 870809.696970                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 870809.696970                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6675                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166832058                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6931                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              24070.416679                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.904542                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.095458                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886346                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113654                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       790066                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         790066                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       653278                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        653278                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1783                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1783                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1523                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1523                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1443344                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1443344                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1443344                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1443344                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17282                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17282                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           72                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17354                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17354                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17354                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17354                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4037060769                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4037060769                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5807216                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5807216                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4042867985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4042867985                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4042867985                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4042867985                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       807348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       807348                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       653350                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       653350                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1523                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1460698                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1460698                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1460698                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1460698                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021406                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021406                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000110                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000110                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011881                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011881                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011881                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011881                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233599.164969                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233599.164969                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80655.777778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80655.777778                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232964.618244                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232964.618244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232964.618244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232964.618244                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1399                       # number of writebacks
system.cpu3.dcache.writebacks::total             1399                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10619                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10619                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10679                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10679                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10679                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10679                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6663                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6663                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6675                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6675                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6675                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1488820179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1488820179                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       774343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       774343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1489594522                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1489594522                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1489594522                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1489594522                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008253                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008253                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004570                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004570                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004570                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 223445.922107                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 223445.922107                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64528.583333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64528.583333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 223160.228015                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 223160.228015                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 223160.228015                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 223160.228015                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               513.173014                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999368291                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1921862.098077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.479183                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.693831                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050447                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.771945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.822393                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1148546                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1148546                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1148546                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1148546                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1148546                       # number of overall hits
system.cpu4.icache.overall_hits::total        1148546                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33304049                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33304049                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33304049                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33304049                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1148596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1148596                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1148596                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 666080.980000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 666080.980000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 666080.980000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29237906                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29237906                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29237906                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 769418.578947                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 769418.578947                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5143                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158002559                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5399                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              29265.152621                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.641767                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.358233                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873601                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126399                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       809609                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         809609                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       683282                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        683282                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1574                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1492891                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1492891                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1492891                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1492891                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17686                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17686                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          502                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18188                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18188                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18188                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18188                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4096315934                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4096315934                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    204882097                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    204882097                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4301198031                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4301198031                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4301198031                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4301198031                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       827295                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       827295                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       683784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1511079                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1511079                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1511079                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1511079                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021378                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000734                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012036                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012036                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 231613.475857                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 231613.475857                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 408131.667331                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 408131.667331                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236485.486640                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236485.486640                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236485.486640                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236485.486640                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       765598                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 153119.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2230                       # number of writebacks
system.cpu4.dcache.writebacks::total             2230                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12560                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13045                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13045                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13045                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5143                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5143                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5143                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    882974579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    882974579                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2156603                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    885131182                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    885131182                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    885131182                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    885131182                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006196                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 172254.112173                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 172254.112173                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       126859                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 172104.060276                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 172104.060276                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 172104.060276                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 172104.060276                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.781300                       # Cycle average of tags in use
system.cpu5.icache.total_refs               917888964                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1650879.431655                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.596804                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.184496                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.039418                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843244                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882662                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1161519                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1161519                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1161519                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1161519                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1161519                       # number of overall hits
system.cpu5.icache.overall_hits::total        1161519                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     20823991                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     20823991                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     20823991                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     20823991                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     20823991                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     20823991                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1161555                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1161555                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1161555                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1161555                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1161555                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1161555                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000031                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 578444.194444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 578444.194444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 578444.194444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 578444.194444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           29                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           29                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     18645720                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     18645720                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     18645720                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     18645720                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 642955.862069                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 642955.862069                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5347                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204731652                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5603                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36539.648760                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   189.880602                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    66.119398                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.741721                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.258279                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1738713                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1738713                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       313122                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        313122                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          736                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          736                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          734                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          734                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2051835                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2051835                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2051835                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2051835                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18496                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18496                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18526                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18526                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18526                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18526                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4238363408                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4238363408                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2503964                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2503964                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4240867372                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4240867372                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4240867372                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4240867372                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1757209                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1757209                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       313152                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       313152                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2070361                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2070361                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2070361                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2070361                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010526                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010526                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008948                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008948                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008948                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008948                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229150.270761                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229150.270761                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 83465.466667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83465.466667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228914.356688                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228914.356688                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228914.356688                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228914.356688                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          655                       # number of writebacks
system.cpu5.dcache.writebacks::total              655                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13155                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13155                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13179                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13179                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13179                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13179                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5341                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5341                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5347                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5347                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    904263918                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    904263918                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    904648518                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    904648518                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    904648518                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    904648518                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003039                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002583                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002583                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002583                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002583                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 169306.107096                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 169306.107096                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 169188.052740                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 169188.052740                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 169188.052740                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 169188.052740                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.755584                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003808554                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1912016.293333                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    27.755584                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.044480                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829737                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1140873                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1140873                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1140873                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1140873                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1140873                       # number of overall hits
system.cpu6.icache.overall_hits::total        1140873                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     29518922                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     29518922                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     29518922                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     29518922                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     29518922                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     29518922                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1140926                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1140926                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1140926                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1140926                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1140926                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1140926                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 556960.792453                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 556960.792453                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 556960.792453                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 556960.792453                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 556960.792453                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 556960.792453                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     24081705                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     24081705                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     24081705                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     24081705                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     24081705                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     24081705                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 688048.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 688048.714286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 688048.714286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 688048.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 688048.714286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 688048.714286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6673                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               166830339                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6929                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24077.116323                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.966440                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.033560                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.886588                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.113412                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       789202                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         789202                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652424                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652424                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1784                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1521                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1521                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1441626                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1441626                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1441626                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1441626                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        17359                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        17359                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           70                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        17429                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         17429                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        17429                       # number of overall misses
system.cpu6.dcache.overall_misses::total        17429                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4094767259                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4094767259                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      5704634                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      5704634                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4100471893                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4100471893                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4100471893                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4100471893                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       806561                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       806561                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652494                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652494                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1521                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1459055                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1459055                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1459055                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1459055                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021522                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021522                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011945                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011945                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011945                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011945                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235887.278011                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235887.278011                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81494.771429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81494.771429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 235267.192208                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 235267.192208                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 235267.192208                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 235267.192208                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1395                       # number of writebacks
system.cpu6.dcache.writebacks::total             1395                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10698                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10698                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           58                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10756                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10756                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10756                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10756                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6661                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6661                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6673                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6673                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6673                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6673                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1499880984                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1499880984                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       773394                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       773394                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1500654378                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1500654378                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1500654378                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1500654378                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008259                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008259                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004574                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004574                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004574                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004574                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 225173.545113                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 225173.545113                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 64449.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 64449.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 224884.516409                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 224884.516409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 224884.516409                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 224884.516409                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               549.809078                       # Cycle average of tags in use
system.cpu7.icache.total_refs               917888497                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   555                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1653853.147748                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.624697                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   526.184380                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.037860                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.843244                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.881104                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1161052                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1161052                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1161052                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1161052                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1161052                       # number of overall hits
system.cpu7.icache.overall_hits::total        1161052                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.cpu7.icache.overall_misses::total           36                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     17188790                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     17188790                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     17188790                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     17188790                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     17188790                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     17188790                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1161088                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1161088                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1161088                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1161088                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1161088                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1161088                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000031                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 477466.388889                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 477466.388889                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 477466.388889                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 477466.388889                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 477466.388889                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 477466.388889                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     15071056                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     15071056                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     15071056                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     15071056                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     15071056                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     15071056                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       538252                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       538252                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       538252                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       538252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       538252                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       538252                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5332                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               204731057                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5588                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36637.626521                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   189.496816                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    66.503184                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.740222                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.259778                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1738252                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1738252                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       312986                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        312986                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          739                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          739                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          733                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          733                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2051238                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2051238                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2051238                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2051238                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18474                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18474                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18504                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18504                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18504                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18504                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4269195955                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4269195955                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2498882                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2498882                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4271694837                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4271694837                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4271694837                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4271694837                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1756726                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1756726                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       313016                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       313016                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          733                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2069742                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2069742                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2069742                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2069742                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010516                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010516                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000096                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008940                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008940                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008940                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008940                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 231092.127043                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 231092.127043                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83296.066667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83296.066667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230852.509565                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230852.509565                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230852.509565                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230852.509565                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          653                       # number of writebacks
system.cpu7.dcache.writebacks::total              653                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13148                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13148                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13172                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13172                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13172                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13172                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5326                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5326                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5332                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5332                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5332                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5332                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    907062740                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    907062740                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    907447340                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    907447340                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    907447340                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    907447340                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002576                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002576                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002576                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002576                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 170308.437852                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 170308.437852                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 170188.923481                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 170188.923481                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 170188.923481                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 170188.923481                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
