################################################################################
#
#  NetFPGA-10G http://www.netfpga.org
#
#  File:
#        nf10.ucf
#
#  Project:
#        flash_configuration
#
#  Author:
#        Muhammad Shahbaz
#
#  Description:
#        UCF
#
#  Copyright notice:
#        Copyright (C) 2010, 2011 The Board of Trustees of The Leland Stanford
#                                 Junior University
#
#  Licence:
#        This file is part of the NetFPGA 10G development base package.
#
#        This file is free code: you can redistribute it and/or modify it under
#        the terms of the GNU Lesser General Public License version 2.1 as
#        published by the Free Software Foundation.
#
#        This package is distributed in the hope that it will be useful, but
#        WITHOUT ANY WARRANTY; without even the implied warranty of
#        MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
#        Lesser General Public License for more details.
#
#        You should have received a copy of the GNU Lesser General Public
#        License along with the NetFPGA source package.  If not, see
#        http://www.gnu.org/licenses/.
#
#        This file was developed by SRI International and the University of
#        Cambridge Computer Laboratory under DARPA/AFRL contract (FA8750-10-C-0237)
#        ("CTSRD"), as part of the DARPA CRASH research programme.
#

NET Peripheral_aresetn TIG;

NET RESET             LOC = AL24  |  IOSTANDARD=LVCMOS33  | PULLUP | TIG;
NET RS232_Uart_1_sin  LOC = BB23  |  IOSTANDARD=LVCMOS33;
NET RS232_Uart_1_sout LOC = BB21  |  IOSTANDARD=LVCMOS33;
NET CLK               LOC = AN25  |  IOSTANDARD=LVCMOS33;

#
# additional constraints
#

NET CLK TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz;

# Timing Ignore constraint on all signals that cross clk domains
NET "core_clk" TNM_NET = "CORE_CLK";
NET "control_clk" TNM_NET = "CTRL_CLK";
NET "dma_0/dma_0/trn_clk_c" TNM_NET = "PCIE_CLK";
TIMESPEC "TS_CLK_TIG_0" = FROM "CORE_CLK" TO "PCIE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_1" = FROM "PCIE_CLK" TO "CORE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_2" = FROM "CTRL_CLK" TO "PCIE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_3" = FROM "PCIE_CLK" TO "CTRL_CLK" TIG;
TIMESPEC "TS_CLK_TIG_4" = FROM "CTRL_CLK" TO "CORE_CLK" TIG;
TIMESPEC "TS_CLK_TIG_5" = FROM "CORE_CLK" TO "CTRL_CLK" TIG;

###############################################################################
# Timing Constraints
###############################################################################

NET "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out[0]" TNM_NET = "MGTCLK" ;
TIMESPEC "TS_MGTCLK"  = PERIOD "MGTCLK" 100.00 MHz HIGH 50 % ;

###############################################################################
# Pinout and Related I/O Constraints
###############################################################################

# PCIE #####################################################################
NET  "pcie_clk_p"      LOC = AT4;
NET  "pcie_clk_n"      LOC = AT3;
INST "dma_0/dma_0/pcie_clk_ibuf"  DIFF_TERM = "TRUE";
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = GTX_DUAL_X1Y5;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = GTX_DUAL_X1Y4;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = GTX_DUAL_X1Y3;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = GTX_DUAL_X1Y2;

# BlockRAM placement...
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"      LOC = RAMB36_X5Y20 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y19 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y18 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y17 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y16 ;
INST "dma_0/dma_0/ep/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank"        LOC = RAMB36_X5Y15 ;

# BRAM placement
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_dne/genblk10.genblk1.genblk2.genblk3.u_ram_lo/genblk1.u_bram/mem_mem_0_0" LOC = RAMB36_X3Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_dne/genblk10.genblk1.genblk2.genblk3.u_ram_lo/genblk1.u_bram/mem_mem_0_0" LOC = RAMB36_X5Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_cfg/u_x_cfg_fifo_0/afifo/fifo_mem/genblk1.u_fifo_bram/mem_mem_0_0/RAMB36SDP_EXP" LOC = RAMB36_X3Y20;

INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[3].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y21;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[2].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[1].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.low_mems[0].genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X2Y24;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[3].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y21;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[2].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y22;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[1].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_tx_pkt/genblk10.high_mems[0].genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X1Y24;

INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X4Y23;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_0/RAMB36_EXP" LOC = RAMB36_X5Y25;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_1/RAMB36_EXP" LOC = RAMB36_X4Y24;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_1/RAMB36_EXP" LOC = RAMB36_X5Y26;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_2/RAMB36_EXP" LOC = RAMB36_X4Y25;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_2/RAMB36_EXP" LOC = RAMB36_X5Y27;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk4.u_ram_hi/genblk1.u_bram/mem_mem_0_3/RAMB36_EXP" LOC = RAMB36_X4Y26;
INST "dma_0/dma_0/u_dma/u_iface/u_mem_rx_pkt/genblk10.genblk1.u_ram_lo/genblk1.u_bram/mem_mem_0_3/RAMB36_EXP" LOC = RAMB36_X5Y28;

###############################################################################
# FPGA Reprog signal to CPLD
###############################################################################

NET "axi_cfg_fpga_0_GPIO_IO_pin<0>" 	LOC = "AK17"  |  IOSTANDARD=LVCMOS33 | PULLUP; 

###############################################################################
# Flash constraints
###############################################################################

NET "axi_emc_0_Mem_OEN_pin<0>"      	LOC = "AM17"  |  IOSTANDARD=LVCMOS33 ;      
NET "axi_emc_0_Mem_CEN_pin<0>"      	LOC = "AL17"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_WEN_pin"       	LOC = "AR27"  |  IOSTANDARD=LVCMOS33 ;       

NET "axi_emc_0_Mem_A_pin<23>"    	LOC = "AJ18"  |  IOSTANDARD=LVCMOS33 ;
NET "axi_emc_0_Mem_A_pin<22>"    	LOC = "AK28"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<21>"    	LOC = "AM27"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<20>"    	LOC = "AK18"  |  IOSTANDARD=LVCMOS33 ;      
NET "axi_emc_0_Mem_A_pin<19>"    	LOC = "AL27"  |  IOSTANDARD=LVCMOS33 ;      
NET "axi_emc_0_Mem_A_pin<18>"    	LOC = "AP27"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<17>"    	LOC = "AR24"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_A_pin<16>"    	LOC = "AT24"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_A_pin<15>"    	LOC = "AN21"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<14>"    	LOC = "AM22"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<13>"    	LOC = "AW23"  |  IOSTANDARD=LVCMOS33 ;   
NET "axi_emc_0_Mem_A_pin<12>"   	LOC = "AY23"  |  IOSTANDARD=LVCMOS33 ;   
NET "axi_emc_0_Mem_A_pin<11>"    	LOC = "AL22"  |  IOSTANDARD=LVCMOS33 ;      
NET "axi_emc_0_Mem_A_pin<10>"    	LOC = "AK22"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<9>"     	LOC = "AN23"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<8>"     	LOC = "AP23"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_A_pin<7>"     	LOC = "BA20"  |  IOSTANDARD=LVCMOS33 ;      
NET "axi_emc_0_Mem_A_pin<6>"     	LOC = "AY20"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_A_pin<5>"     	LOC = "AR23"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<4>"     	LOC = "AT22"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_A_pin<3>"     	LOC = "AW21"  |  IOSTANDARD=LVCMOS33 ;   
NET "axi_emc_0_Mem_A_pin<2>"     	LOC = "AW22"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_A_pin<1>"     	LOC = "AR22"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_A_pin<0>"     	LOC = "AP22"  |  IOSTANDARD=LVCMOS33 ;     

#NET "axi_emc_0_Mem_DQ_pin<15>"     	LOC = "AV21"  |  IOSTANDARD=LVCMOS33 ;     
#NET "axi_emc_0_Mem_DQ_pin<14>"     	LOC = "AU22"  |  IOSTANDARD=LVCMOS33 ;      
#NET "axi_emc_0_Mem_DQ_pin<13>"     	LOC = "AU21"  |  IOSTANDARD=LVCMOS33 ;     
#NET "axi_emc_0_Mem_DQ_pin<12>"     	LOC = "AT21"  |  IOSTANDARD=LVCMOS33 ;  
#NET "axi_emc_0_Mem_DQ_pin<11>"     	LOC = "AV18"  |  IOSTANDARD=LVCMOS33 ;       
#NET "axi_emc_0_Mem_DQ_pin<10>"    	LOC = "AV19"  |  IOSTANDARD=LVCMOS33 ;      
#NET "axi_emc_0_Mem_DQ_pin<9>"      	LOC = "AV24"  |  IOSTANDARD=LVCMOS33 ;    
#NET "axi_emc_0_Mem_DQ_pin<8>"      	LOC = "AU24"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_DQ_pin<7>"      	LOC = "AM18"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_DQ_pin<6>"      	LOC = "AM19"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_DQ_pin<5>"      	LOC = "AP26"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_DQ_pin<4>"      	LOC = "AN26"  |  IOSTANDARD=LVCMOS33 ;    
NET "axi_emc_0_Mem_DQ_pin<3>"      	LOC = "AL19"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_DQ_pin<2>"      	LOC = "AK19"  |  IOSTANDARD=LVCMOS33 ;     
NET "axi_emc_0_Mem_DQ_pin<1>"      	LOC = "AP25"  |  IOSTANDARD=LVCMOS33 ;       
NET "axi_emc_0_Mem_DQ_pin<0>"      	LOC = "AR25"  |  IOSTANDARD=LVCMOS33 ; 
