<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="lab3_z1" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="inA" src_type="short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="inA" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="inB" src_type="short" src_isptr="0" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="inB" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="inC" src_type="short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="inC" hw_bitwidth="16" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="w" src_name="res" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="res" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_hs" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="int" src_bitwidth="32" offset="0x0">
      <hw hw_usage="data" hw_interface="Register" hw_name="return" hw_bitwidth="32"/>
    </return>
  </kernel>
</root>
