0.6
2019.2
Nov  6 2019
21:42:20
/home/incolore/corewave/src/cpu/ctrl.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/div.sv,/home/incolore/corewave/src/defines.svh,ctrl,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/div.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/ex.sv,/home/incolore/corewave/src/defines.svh,div,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/ex.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/ex_mem.sv,/home/incolore/corewave/src/defines.svh,ex,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/ex_mem.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/hilo_reg.sv,/home/incolore/corewave/src/defines.svh,ex_mem,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/hilo_reg.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/id.sv,/home/incolore/corewave/src/defines.svh,hilo_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/id.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/id_ex.sv,/home/incolore/corewave/src/defines.svh,id,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/id_ex.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/if_id.sv,/home/incolore/corewave/src/defines.svh,id_ex,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/if_id.sv,1684740910,systemVerilog,,/home/incolore/corewave/testbench/cpu/inst_rom.sv,/home/incolore/corewave/src/defines.svh,if_id,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/mem.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/mem_wb.sv,/home/incolore/corewave/src/defines.svh,mem,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/mem_wb.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/openmips.sv,/home/incolore/corewave/src/defines.svh,mem_wb,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/openmips.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/openmips_min_sopc.sv,/home/incolore/corewave/src/defines.svh,openmips,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/openmips_min_sopc.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/pc_reg.sv,/home/incolore/corewave/src/defines.svh,openmips_min_sopc,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/pc_reg.sv,1684740910,systemVerilog,,/home/incolore/corewave/src/cpu/regfile.sv,/home/incolore/corewave/src/defines.svh,pc_reg,,,../../../../../../src,,,,,
/home/incolore/corewave/src/cpu/regfile.sv,1684740910,systemVerilog,,/home/incolore/corewave/testbench/cpu/openmips_min_sopc_tb.sv,/home/incolore/corewave/src/defines.svh,regfile,,,../../../../../../src,,,,,
/home/incolore/corewave/src/defines.svh,1684740910,verilog,,,,,,,,,,,,
/home/incolore/corewave/testbench/cpu/inst_rom.sv,1684742115,systemVerilog,,/home/incolore/corewave/src/cpu/mem.sv,/home/incolore/corewave/src/defines.svh,inst_rom,,,../../../../../../src,,,,,
/home/incolore/corewave/testbench/cpu/openmips_min_sopc_tb.sv,1684740910,systemVerilog,,,/home/incolore/corewave/src/defines.svh,openmips_min_sopc_tb,,,../../../../../../src,,,,,
/home/incolore/corewave/vivado/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
