Running: E:\CPUISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o E:/CPU Project/Single_Turn_CPU/test_cpu_isim_beh.exe -prj E:/CPU Project/Single_Turn_CPU/test_cpu_beh.prj work.test_cpu work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CPU Project/Single_Turn_CPU/mips.v" into library work
WARNING:HDLCompiler:568 - "EXT.v" Line 33: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "IFU.v" Line 44: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "IFU.v" Line 67: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "IFU.v" Line 74: Constant value is truncated to fit in <32> bits.
Analyzing Verilog file "E:/CPU Project/Single_Turn_CPU/test_cpu.v" into library work
Analyzing Verilog file "E:/CPUISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module Controller
Compiling module ALU
Compiling module GRF
Compiling module DataMemory
Compiling module EXT
Compiling module mips
Compiling module test_cpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable E:/CPU Project/Single_Turn_CPU/test_cpu_isim_beh.exe
Fuse Memory Usage: 28172 KB
Fuse CPU Usage: 436 ms
