Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Sep 27 19:13:09 2023
| Host         : BrunoLaptop running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   53          inf        0.000                      0                   53       -0.592       -0.592                       1                    17  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    -0.592       -0.592                       1                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.592ns,  Total Violation       -0.592ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         1.000       -0.592     BUFGCTRL_X0Y0  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X1Y16    u_ctrl/stored_B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y15    u_ctrl/stored_B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X0Y15    u_ctrl/stored_B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X1Y19    u_ctrl/stored_B_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X0Y16    u_ctrl/stored_A_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 4.323ns (54.301%)  route 3.638ns (45.699%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.295     4.174    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.313     4.487 r  u_ctrl/stored_A_reg[4]/Q
                         net (fo=15, routed)          0.716     5.203    u_ctrl/alu_A[4]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.215     5.418 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_10/O
                         net (fo=2, routed)           0.601     6.020    u_ctrl/o_LED_Result_OBUF[1]_inst_i_10_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.247     6.267 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.485     6.751    u_ctrl/data4[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.097     6.848 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.848    u_ctrl/o_LED_Result_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I1_O)      0.167     7.015 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.836     8.851    o_LED_Result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.284    12.135 r  o_LED_Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.135    o_LED_Result[1]
    E19                                                               r  o_LED_Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.298ns (55.697%)  route 3.419ns (44.303%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.295     4.174    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.313     4.487 r  u_ctrl/stored_A_reg[4]/Q
                         net (fo=15, routed)          0.716     5.203    u_ctrl/alu_A[4]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.215     5.418 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_10/O
                         net (fo=2, routed)           0.609     6.027    u_ctrl/o_LED_Result_OBUF[1]_inst_i_10_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.247     6.274 r  u_ctrl/o_LED_Result_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.440     6.715    u_ctrl/data4[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.097     6.812 r  u_ctrl/o_LED_Result_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.812    u_ctrl/o_LED_Result_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I1_O)      0.167     6.979 r  u_ctrl/o_LED_Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.653     8.632    o_LED_Result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.259    11.891 r  o_LED_Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.891    o_LED_Result[0]
    U16                                                               r  o_LED_Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_Op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.224ns  (logic 3.807ns (52.707%)  route 3.416ns (47.293%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.225     4.105    u_ctrl/CLK
    SLICE_X12Y23         FDRE                                         r  u_ctrl/stored_Op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.393     4.498 r  u_ctrl/stored_Op_reg[1]/Q
                         net (fo=11, routed)          0.525     5.023    u_ctrl/uut/0
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.097     5.120 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_3/O
                         net (fo=10, routed)          1.208     6.328    u_ctrl/o_LED_Result_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.097     6.425 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.391     6.816    u_ctrl/o_LED_Result_OBUF[2]_inst_i_5_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.097     6.913 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.293     8.205    o_LED_Result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.123    11.329 r  o_LED_Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.329    o_LED_Result[2]
    U19                                                               r  o_LED_Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.008ns  (logic 4.058ns (57.908%)  route 2.950ns (42.092%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.296     4.175    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.341     4.516 r  u_ctrl/stored_B_reg[1]/Q
                         net (fo=14, routed)          0.861     5.377    u_ctrl/alu_B[1]
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.097     5.474 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.615     6.089    u_ctrl/o_LED_Result_OBUF[2]_inst_i_9_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.097     6.186 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.188     6.374    u_ctrl/o_LED_Result_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.097     6.471 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.471    u_ctrl/o_LED_Result_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.163     6.634 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.286     7.920    o_LED_Result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.263    11.183 r  o_LED_Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.183    o_LED_Result[3]
    V19                                                               r  o_LED_Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 4.074ns (58.186%)  route 2.928ns (41.814%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.296     4.175    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.341     4.516 r  u_ctrl/stored_B_reg[1]/Q
                         net (fo=14, routed)          0.861     5.377    u_ctrl/alu_B[1]
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.097     5.474 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_9/O
                         net (fo=3, routed)           0.605     6.079    u_ctrl/o_LED_Result_OBUF[2]_inst_i_9_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.097     6.176 r  u_ctrl/o_LED_Result_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.270     6.446    u_ctrl/o_LED_Result_OBUF[4]_inst_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.097     6.543 r  u_ctrl/o_LED_Result_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.543    u_ctrl/o_LED_Result_OBUF[4]_inst_i_3_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.181     6.724 r  u_ctrl/o_LED_Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.192     7.916    o_LED_Result_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.261    11.177 r  o_LED_Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.177    o_LED_Result[4]
    W18                                                               r  o_LED_Result[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.574ns (78.511%)  route 0.431ns (21.489%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.473    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  u_ctrl/stored_A_reg[4]/Q
                         net (fo=15, routed)          0.122     1.723    u_ctrl/alu_A[4]
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.099     1.822 r  u_ctrl/o_LED_Result_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.822    u_ctrl/o_LED_Result_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I1_O)      0.074     1.896 r  u_ctrl/o_LED_Result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.309     2.205    o_LED_Result_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.273     3.478 r  o_LED_Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    o_LED_Result[4]
    W18                                                               r  o_LED_Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.474ns (69.844%)  route 0.636ns (30.156%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.473    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  u_ctrl/stored_A_reg[4]/Q
                         net (fo=15, routed)          0.216     1.817    u_ctrl/alu_A[4]
    SLICE_X2Y18          LUT6 (Prop_lut6_I2_O)        0.099     1.916 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.966    u_ctrl/o_LED_Result_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     2.011 r  u_ctrl/o_LED_Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.371     2.382    o_LED_Result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.584 r  o_LED_Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.584    o_LED_Result[2]
    U19                                                               r  o_LED_Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.566ns (72.369%)  route 0.598ns (27.631%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.473    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_ctrl/stored_A_reg[2]/Q
                         net (fo=11, routed)          0.131     1.745    u_ctrl/alu_A[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.090     1.880    u_ctrl/o_LED_Result_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.925    u_ctrl/o_LED_Result_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y17          MUXF7 (Prop_muxf7_I0_O)      0.062     1.987 r  u_ctrl/o_LED_Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.364    o_LED_Result_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     3.637 r  o_LED_Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.637    o_LED_Result[3]
    V19                                                               r  o_LED_Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.520ns (67.150%)  route 0.744ns (32.850%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.473    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_ctrl/stored_A_reg[0]/Q
                         net (fo=6, routed)           0.187     1.801    u_ctrl/alu_A[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  u_ctrl/o_LED_Result_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.846    u_ctrl/o_LED_Result_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I1_O)      0.065     1.911 r  u_ctrl/o_LED_Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.557     2.468    o_LED_Result_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.269     3.737 r  o_LED_Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.737    o_LED_Result[0]
    U16                                                               r  o_LED_Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ctrl/stored_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            o_LED_Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.542ns (61.493%)  route 0.965ns (38.507%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.590     1.473    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_ctrl/stored_A_reg[1]/Q
                         net (fo=5, routed)           0.291     1.906    u_ctrl/alu_A[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.951 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.951    u_ctrl/o_LED_Result_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y19          MUXF7 (Prop_muxf7_I0_O)      0.062     2.013 r  u_ctrl/o_LED_Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.686    o_LED_Result_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.294     3.980 r  o_LED_Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.980    o_LED_Result[1]
    E19                                                               r  o_LED_Result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[8]
                            (input port)
  Destination:            u_ctrl/stored_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.303ns (33.958%)  route 2.533ns (66.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  i_switches[8] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  i_switches_IBUF[8]_inst/O
                         net (fo=1, routed)           2.533     3.836    u_ctrl/i_switches_IBUF[8]
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.919    u_ctrl/CLK
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[3]/C

Slack:                    inf
  Source:                 i_switches[15]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.304ns (34.106%)  route 2.520ns (65.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_switches[15] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.304     1.304 r  i_switches_IBUF[15]_inst/O
                         net (fo=1, routed)           2.520     3.824    u_ctrl/i_switches_IBUF[15]
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[5]/C

Slack:                    inf
  Source:                 i_switches[10]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.673ns  (logic 1.306ns (35.560%)  route 2.367ns (64.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_switches[10] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  i_switches_IBUF[10]_inst/O
                         net (fo=1, routed)           2.367     3.673    u_ctrl/i_switches_IBUF[10]
    SLICE_X12Y23         FDRE                                         r  u_ctrl/stored_Op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X12Y23         FDRE                                         r  u_ctrl/stored_Op_reg[0]/C

Slack:                    inf
  Source:                 i_switches[12]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 1.317ns (36.452%)  route 2.296ns (63.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_switches[12] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.317     1.317 r  i_switches_IBUF[12]_inst/O
                         net (fo=1, routed)           2.296     3.612    u_ctrl/i_switches_IBUF[12]
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[2]/C

Slack:                    inf
  Source:                 i_switches[11]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 1.312ns (36.321%)  route 2.300ns (63.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  i_switches[11] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.312     1.312 r  i_switches_IBUF[11]_inst/O
                         net (fo=1, routed)           2.300     3.612    u_ctrl/i_switches_IBUF[11]
    SLICE_X12Y23         FDRE                                         r  u_ctrl/stored_Op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X12Y23         FDRE                                         r  u_ctrl/stored_Op_reg[1]/C

Slack:                    inf
  Source:                 i_switches[14]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 1.303ns (37.194%)  route 2.201ns (62.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_switches[14] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.303     1.303 r  i_switches_IBUF[14]_inst/O
                         net (fo=1, routed)           2.201     3.504    u_ctrl/i_switches_IBUF[14]
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[4]/C

Slack:                    inf
  Source:                 i_switches[13]
                            (input port)
  Destination:            u_ctrl/stored_Op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.372ns  (logic 1.301ns (38.579%)  route 2.071ns (61.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  i_switches[13] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.301     1.301 r  i_switches_IBUF[13]_inst/O
                         net (fo=1, routed)           2.071     3.372    u_ctrl/i_switches_IBUF[13]
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.127     3.853    u_ctrl/CLK
    SLICE_X13Y23         FDRE                                         r  u_ctrl/stored_Op_reg[3]/C

Slack:                    inf
  Source:                 i_switches[9]
                            (input port)
  Destination:            u_ctrl/stored_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.266ns  (logic 1.300ns (39.809%)  route 1.966ns (60.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  i_switches[9] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.300     1.300 r  i_switches_IBUF[9]_inst/O
                         net (fo=1, routed)           1.966     3.266    u_ctrl/i_switches_IBUF[9]
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.919    u_ctrl/CLK
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[4]/C

Slack:                    inf
  Source:                 i_button_B
                            (input port)
  Destination:            u_ctrl/stored_B_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 1.289ns (48.845%)  route 1.350ns (51.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_button_B (IN)
                         net (fo=0)                   0.000     0.000    i_button_B
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 r  i_button_B_IBUF_inst/O
                         net (fo=5, routed)           1.350     2.640    u_ctrl/E[0]
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.919    u_ctrl/CLK
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[3]/C

Slack:                    inf
  Source:                 i_button_B
                            (input port)
  Destination:            u_ctrl/stored_B_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.640ns  (logic 1.289ns (48.845%)  route 1.350ns (51.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_button_B (IN)
                         net (fo=0)                   0.000     0.000    i_button_B
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 r  i_button_B_IBUF_inst/O
                         net (fo=5, routed)           1.350     2.640    u_ctrl/E[0]
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.193     3.919    u_ctrl/CLK
    SLICE_X1Y19          FDRE                                         r  u_ctrl/stored_B_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_button_A
                            (input port)
  Destination:            u_ctrl/stored_A_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.219ns (40.300%)  route 0.325ns (59.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_button_A (IN)
                         net (fo=0)                   0.000     0.000    i_button_A
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_button_A_IBUF_inst/O
                         net (fo=5, routed)           0.325     0.544    u_ctrl/stored_A_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[0]/C

Slack:                    inf
  Source:                 i_button_A
                            (input port)
  Destination:            u_ctrl/stored_A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.219ns (40.300%)  route 0.325ns (59.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_button_A (IN)
                         net (fo=0)                   0.000     0.000    i_button_A
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_button_A_IBUF_inst/O
                         net (fo=5, routed)           0.325     0.544    u_ctrl/stored_A_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[1]/C

Slack:                    inf
  Source:                 i_button_A
                            (input port)
  Destination:            u_ctrl/stored_A_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.219ns (40.300%)  route 0.325ns (59.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_button_A (IN)
                         net (fo=0)                   0.000     0.000    i_button_A
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_button_A_IBUF_inst/O
                         net (fo=5, routed)           0.325     0.544    u_ctrl/stored_A_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[2]/C

Slack:                    inf
  Source:                 i_button_A
                            (input port)
  Destination:            u_ctrl/stored_A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.219ns (40.300%)  route 0.325ns (59.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_button_A (IN)
                         net (fo=0)                   0.000     0.000    i_button_A
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_button_A_IBUF_inst/O
                         net (fo=5, routed)           0.325     0.544    u_ctrl/stored_A_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[3]/C

Slack:                    inf
  Source:                 i_button_A
                            (input port)
  Destination:            u_ctrl/stored_A_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.219ns (40.300%)  route 0.325ns (59.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_button_A (IN)
                         net (fo=0)                   0.000     0.000    i_button_A
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_button_A_IBUF_inst/O
                         net (fo=5, routed)           0.325     0.544    u_ctrl/stored_A_reg[0]_0[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_ctrl/stored_B_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.222ns (38.232%)  route 0.358ns (61.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  i_reset_IBUF_inst/O
                         net (fo=16, routed)          0.358     0.580    u_ctrl/SR[0]
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.987    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_ctrl/stored_B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.222ns (38.232%)  route 0.358ns (61.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  i_reset_IBUF_inst/O
                         net (fo=16, routed)          0.358     0.580    u_ctrl/SR[0]
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.987    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[2]/C

Slack:                    inf
  Source:                 i_button_B
                            (input port)
  Destination:            u_ctrl/stored_B_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.210ns (33.331%)  route 0.419ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_button_B (IN)
                         net (fo=0)                   0.000     0.000    i_button_B
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_button_B_IBUF_inst/O
                         net (fo=5, routed)           0.419     0.629    u_ctrl/E[0]
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.987    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[1]/C

Slack:                    inf
  Source:                 i_button_B
                            (input port)
  Destination:            u_ctrl/stored_B_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.210ns (33.331%)  route 0.419ns (66.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_button_B (IN)
                         net (fo=0)                   0.000     0.000    i_button_B
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_button_B_IBUF_inst/O
                         net (fo=5, routed)           0.419     0.629    u_ctrl/E[0]
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.987    u_ctrl/CLK
    SLICE_X0Y15          FDRE                                         r  u_ctrl/stored_B_reg[2]/C

Slack:                    inf
  Source:                 i_switches[0]
                            (input port)
  Destination:            u_ctrl/stored_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.221ns (35.070%)  route 0.409ns (64.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_switches_IBUF[0]_inst/O
                         net (fo=1, routed)           0.409     0.630    u_ctrl/i_switches_IBUF[0]
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.859     1.986    u_ctrl/CLK
    SLICE_X0Y16          FDRE                                         r  u_ctrl/stored_A_reg[0]/C





