#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jul 30 13:09:43 2019
# Process ID: 5568
# Current directory: C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.runs/synth_1
# Command line: vivado.exe -log DCT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT.tcl
# Log file: C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.runs/synth_1/DCT.vds
# Journal file: C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DCT.tcl -notrace
Command: synth_design -top DCT -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5180 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 310.406 ; gain = 77.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:23]
	Parameter IDLE bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/RAM.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (1#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
	Parameter reg_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'register' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
	Parameter reg_width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
	Parameter reg_width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
	Parameter reg_width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/modules_to_import/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (3#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_3i' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
	Parameter WIDTH_I0 bound to: 12 - type: integer 
	Parameter WIDTH_I1 bound to: 12 - type: integer 
	Parameter WIDTH_I2 bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3i' (4#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_3i__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
	Parameter WIDTH_I0 bound to: 16 - type: integer 
	Parameter WIDTH_I1 bound to: 13 - type: integer 
	Parameter WIDTH_I2 bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 14 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3i__parameterized0' (4#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
WARNING: [Synth 8-689] width (14) of port connection 'i0' does not match port width (16) of module 'mux_3i__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:65]
INFO: [Synth 8-638] synthesizing module 'mux_3i__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
	Parameter WIDTH_I0 bound to: 13 - type: integer 
	Parameter WIDTH_I1 bound to: 13 - type: integer 
	Parameter WIDTH_I2 bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3i__parameterized1' (4#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_3i__parameterized2' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
	Parameter WIDTH_I0 bound to: 13 - type: integer 
	Parameter WIDTH_I1 bound to: 14 - type: integer 
	Parameter WIDTH_I2 bound to: 15 - type: integer 
	Parameter WIDTH_OUT bound to: 15 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_3i__parameterized2' (4#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_3i.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder' (5#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder__parameterized0' (5#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder__parameterized1' (5#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'S' does not match port width (14) of module 'full_adder__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:71]
INFO: [Synth 8-638] synthesizing module 'full_adder__parameterized2' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder__parameterized2' (5#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder__parameterized3' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_adder__parameterized3' (5#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/new/full_adder.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'S' does not match port width (16) of module 'full_adder__parameterized3' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:74]
INFO: [Synth 8-638] synthesizing module 'full_subtractor' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_subtractor' (6#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
INFO: [Synth 8-638] synthesizing module 'full_subtractor__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_subtractor__parameterized0' (6#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'S' does not match port width (14) of module 'full_subtractor__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:77]
INFO: [Synth 8-638] synthesizing module 'full_subtractor__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'full_subtractor__parameterized1' (6#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/full_subtractor.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'S' does not match port width (16) of module 'full_subtractor__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:79]
INFO: [Synth 8-638] synthesizing module 'reg_mult' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg_mult.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg_mult' (7#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/reg_mult.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_2i' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
	Parameter WIDTH_I0 bound to: 12 - type: integer 
	Parameter WIDTH_I1 bound to: 12 - type: integer 
	Parameter WIDTH_OUT bound to: 12 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2i' (8#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_2i__parameterized0' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
	Parameter WIDTH_I0 bound to: 14 - type: integer 
	Parameter WIDTH_I1 bound to: 14 - type: integer 
	Parameter WIDTH_OUT bound to: 14 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2i__parameterized0' (8#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_2i__parameterized1' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
	Parameter WIDTH_I0 bound to: 13 - type: integer 
	Parameter WIDTH_I1 bound to: 13 - type: integer 
	Parameter WIDTH_OUT bound to: 13 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2i__parameterized1' (8#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_2i__parameterized2' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
	Parameter WIDTH_I0 bound to: 15 - type: integer 
	Parameter WIDTH_I1 bound to: 15 - type: integer 
	Parameter WIDTH_OUT bound to: 15 - type: integer 
	Parameter DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_2i__parameterized2' (8#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/mux_2i.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:100]
INFO: [Synth 8-256] done synthesizing module 'DCT' (9#1) [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:23]
WARNING: [Synth 8-3331] design mux_3i__parameterized0 has unconnected port i0[15]
WARNING: [Synth 8-3331] design mux_3i__parameterized0 has unconnected port i0[14]
WARNING: [Synth 8-3331] design RAM has unconnected port ce
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 350.484 ; gain = 118.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.484 ; gain = 118.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.484 ; gain = 118.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-4471] merging register 'code_mo7_reg[1:0]' into 'code_mo6_reg[1:0]' [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:67]
WARNING: [Synth 8-6014] Unused sequential element code_mo7_reg was removed.  [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:67]
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'DCT'
INFO: [Synth 8-5544] ROM "code_mo1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code_mo3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code_mo6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code_even_odd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "code_mo4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element STATE_reg was removed.  [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:42]
WARNING: [Synth 8-6014] Unused sequential element STATE_reg was removed.  [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             1000
                  iSTATE |                             0001 |                             0000
                 iSTATE0 |                             0010 |                             0001
                 iSTATE1 |                             0011 |                             0010
                 iSTATE2 |                             0100 |                             0011
                 iSTATE3 |                             0101 |                             0100
                 iSTATE4 |                             0110 |                             0101
                 iSTATE5 |                             0111 |                             0110
                 iSTATE6 |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'DCT'
WARNING: [Synth 8-6014] Unused sequential element STATE_reg was removed.  [C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.srcs/sources_1/imports/combinatoryDCT/DCT.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.484 ; gain = 118.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 10    
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mux_3i 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
Module mux_3i__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
Module mux_3i__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
Module mux_3i__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     15 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module full_adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module full_adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
Module full_adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
Module full_adder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module full_subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module full_subtractor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module full_subtractor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module reg_mult 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
Module mux_2i 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module mux_2i__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
Module mux_2i__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
Module mux_2i__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP m/mult_result, operation Mode is: A*B.
DSP Report: operator m/mult_result is absorbed into DSP m/mult_result.
INFO: [Synth 8-3886] merging instance 'r8/(null)[0].del/tmp_reg[12]' (FDRE) to 'r8/(null)[0].del/tmp_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r8/(null)[0].del/tmp_reg[13] )
INFO: [Synth 8-3886] merging instance 'r9/(null)[1].del/tmp_reg[12]' (FDRE) to 'r10/(null)[0].del/tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'r9/(null)[1].del/tmp_reg[13]' (FDRE) to 'r10/(null)[0].del/tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'r8/(null)[0].del/tmp_reg[13]' (FDRE) to 'r10/(null)[0].del/tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'r9/(null)[0].del/tmp_reg[13]' (FDRE) to 'r10/(null)[0].del/tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'r9/(null)[0].del/tmp_reg[12]' (FDRE) to 'r10/(null)[0].del/tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'r10/(null)[0].del/tmp_reg[12]' (FDRE) to 'r10/(null)[0].del/tmp_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r10/(null)[0].del/tmp_reg[13] )
INFO: [Synth 8-3886] merging instance 'r10/(null)[1].del/tmp_reg[12]' (FDRE) to 'r10/(null)[1].del/tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'r10/(null)[1].del/tmp_reg[13]' (FDRE) to 'r10/(null)[0].del/tmp_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r10/(null)[0].del/tmp_reg[13] )
WARNING: [Synth 8-3332] Sequential element (r11/(null)[0].del/tmp_reg[14]) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (r11/(null)[0].del/tmp_reg[13]) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (r20/(null)[0].del/tmp_reg[14]) is unused and will be removed from module DCT.
WARNING: [Synth 8-3332] Sequential element (r10/(null)[0].del/tmp_reg[13]) is unused and will be removed from module DCT.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 490.195 ; gain = 257.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|reg_mult    | A*B         | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 490.195 ; gain = 257.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'code_mo5_reg' (FDE) to 'code_mo3_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     1|
|4     |LUT1    |     3|
|5     |LUT2    |    31|
|6     |LUT3    |    48|
|7     |LUT4    |    41|
|8     |LUT5    |    89|
|9     |LUT6    |    67|
|10    |FDRE    |   419|
|11    |FDSE    |     1|
|12    |IBUF    |    14|
|13    |OBUF    |    14|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+-----------------------------------+------+
|      |Instance            |Module                             |Cells |
+------+--------------------+-----------------------------------+------+
|1     |top                 |                                   |   767|
|2     |  a1                |full_adder                         |     3|
|3     |  mo3               |mux_3i__parameterized0             |    14|
|4     |  s3                |full_subtractor__parameterized0_14 |     4|
|5     |  a3_r13            |full_adder__parameterized1         |     4|
|6     |  a4                |full_adder__parameterized1_0       |     4|
|7     |  a5                |full_adder__parameterized2         |    12|
|8     |  a6                |full_adder__parameterized3         |     4|
|9     |  a2                |full_adder__parameterized0         |    16|
|10    |  fabric_RAM        |RAM                                |   125|
|11    |  m                 |reg_mult                           |    19|
|12    |  r1                |register                           |    24|
|13    |    \(null)[0].del  |delay_37                           |    12|
|14    |    \(null)[1].del  |delay_38                           |    12|
|15    |  r10               |register__parameterized2           |    28|
|16    |    \(null)[0].del  |delay__parameterized1_35           |    12|
|17    |    \(null)[1].del  |delay__parameterized1_36           |    16|
|18    |  r11               |register__parameterized4           |    13|
|19    |    \(null)[0].del  |delay__parameterized2_34           |    13|
|20    |  r12               |register_1                         |    37|
|21    |    \(null)[0].del  |delay_32                           |    12|
|22    |    \(null)[1].del  |delay_33                           |    25|
|23    |  r14               |register__parameterized5           |    14|
|24    |    \(null)[0].del  |delay__parameterized0_31           |    14|
|25    |  r16               |register__parameterized5_2         |    13|
|26    |    \(null)[0].del  |delay__parameterized0_30           |    13|
|27    |  r17               |register__parameterized1           |    52|
|28    |    \(null)[0].del  |delay__parameterized0_28           |    13|
|29    |    \(null)[1].del  |delay__parameterized0_29           |    39|
|30    |  r18               |register__parameterized5_3         |    13|
|31    |    \(null)[0].del  |delay__parameterized0_27           |    13|
|32    |  r19               |register__parameterized2_4         |    28|
|33    |    \(null)[0].del  |delay__parameterized1_25           |    14|
|34    |    \(null)[1].del  |delay__parameterized1_26           |    14|
|35    |  r2                |register__parameterized0           |    12|
|36    |    \(null)[0].del  |delay_24                           |    12|
|37    |  r20               |register__parameterized4_5         |    28|
|38    |    \(null)[0].del  |delay__parameterized2              |    28|
|39    |  r21               |register__parameterized0_6         |    38|
|40    |    \(null)[0].del  |delay_23                           |    38|
|41    |  r22               |register__parameterized5_7         |    28|
|42    |    \(null)[0].del  |delay__parameterized0_22           |    28|
|43    |  r3                |register__parameterized0_8         |    12|
|44    |    \(null)[0].del  |delay_21                           |    12|
|45    |  r4                |register__parameterized0_9         |    13|
|46    |    \(null)[0].del  |delay                              |    13|
|47    |  r5                |register__parameterized1_10        |    26|
|48    |    \(null)[0].del  |delay__parameterized0_19           |    13|
|49    |    \(null)[1].del  |delay__parameterized0_20           |    13|
|50    |  r6                |register__parameterized1_11        |    39|
|51    |    \(null)[0].del  |delay__parameterized0              |    13|
|52    |    \(null)[1].del  |delay__parameterized0_18           |    26|
|53    |  r7                |register__parameterized2_12        |    28|
|54    |    \(null)[0].del  |delay__parameterized1_16           |    14|
|55    |    \(null)[1].del  |delay__parameterized1_17           |    14|
|56    |  r9                |register__parameterized2_13        |    24|
|57    |    \(null)[0].del  |delay__parameterized1              |    12|
|58    |    \(null)[1].del  |delay__parameterized1_15           |    12|
|59    |  s1                |full_subtractor                    |     3|
|60    |  s2                |full_subtractor__parameterized0    |    17|
|61    |  s4                |full_subtractor__parameterized1    |     4|
+------+--------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 494.203 ; gain = 261.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

94 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 568.867 ; gain = 344.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/lsneler/Desktop/Repository/DCT/combinatoryDCT/DCT.runs/synth_1/DCT.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 568.867 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 30 13:10:11 2019...
