	component system is
		port (
			clk_clk                          : in  std_logic                    := 'X';             -- clk
			reset_reset_n                    : in  std_logic                    := 'X';             -- reset_n
			sw_in_external_connection_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			sw_en_external_connection_export : in  std_logic                    := 'X';             -- export
			hex_0_conduit_end_export         : out std_logic_vector(6 downto 0);                    -- export
			hex_1_conduit_end_export         : out std_logic_vector(6 downto 0)                     -- export
		);
	end component system;

