Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  LAB2_AES_VHDL.vho
Sim SDF file          :  LAB2_AES_VHDL__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File LAB2_AES_VHDL_run_msim_gate_vhdl.do already exists - backing up current file as LAB2_AES_VHDL_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim Info: # Reading pref.tcl
ModelSim Info: # do LAB2_AES_VHDL_run_msim_gate_vhdl.do
ModelSim Info: # if ![file isdirectory vhdl_libs] {
ModelSim Info: # 	file mkdir vhdl_libs
ModelSim Info: # }
ModelSim Info: # 
ModelSim Info: # vlib vhdl_libs/altera
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera".
ModelSim Info: # vmap altera ./vhdl_libs/altera
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap altera ./vhdl_libs/altera 
ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:45 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_syn_attributes.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Compiling package altera_syn_attributes
ModelSim Info: # End time: 17:36:45 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:45 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_standard_functions.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Compiling package altera_standard_functions
ModelSim Info: # -- Compiling package body altera_standard_functions
ModelSim Info: # -- Loading package altera_standard_functions
ModelSim Info: # End time: 17:36:45 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:46 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/alt_dspbuilder_package.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Loading package TEXTIO
ModelSim Info: # -- Loading package std_logic_1164
ModelSim Info: # -- Loading package std_logic_arith
ModelSim Info: # -- Compiling package alt_dspbuilder_package
ModelSim Info: # -- Compiling package body alt_dspbuilder_package
ModelSim Info: # -- Loading package alt_dspbuilder_package
ModelSim Info: # End time: 17:36:46 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:46 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_europa_support_lib.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Loading package TEXTIO
ModelSim Info: # -- Loading package std_logic_1164
ModelSim Info: # -- Loading package NUMERIC_STD
ModelSim Info: # -- Loading package std_logic_arith
ModelSim Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim Info: # -- Compiling package altera_europa_support_lib
ModelSim Info: # -- Compiling package body altera_europa_support_lib
ModelSim Info: # -- Loading package altera_europa_support_lib
ModelSim Info: # End time: 17:36:46 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:46 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives_components.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Loading package TEXTIO
ModelSim Info: # -- Loading package std_logic_1164
ModelSim Info: # -- Loading package VITAL_Timing
ModelSim Info: # -- Loading package VITAL_Primitives
ModelSim Info: # -- Compiling package dffeas_pack
ModelSim Info: # -- Loading package dffeas_pack
ModelSim Info: # -- Compiling package altera_primitives_components
ModelSim Info: # End time: 17:36:46 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:46 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Loading package TEXTIO
ModelSim Info: # -- Loading package std_logic_1164
ModelSim Info: # -- Compiling entity GLOBAL
ModelSim Info: # -- Compiling architecture BEHAVIOR of GLOBAL
ModelSim Info: # -- Compiling entity CARRY
ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY
ModelSim Info: # -- Compiling entity CASCADE
ModelSim Info: # -- Compiling architecture BEHAVIOR of CASCADE
ModelSim Info: # -- Compiling entity CARRY_SUM
ModelSim Info: # -- Compiling architecture BEHAVIOR of CARRY_SUM
ModelSim Info: # -- Compiling entity EXP
ModelSim Info: # -- Compiling architecture BEHAVIOR of EXP
ModelSim Info: # -- Compiling entity SOFT
ModelSim Info: # -- Compiling architecture BEHAVIOR of SOFT
ModelSim Info: # -- Compiling entity OPNDRN
ModelSim Info: # -- Compiling architecture BEHAVIOR of OPNDRN
ModelSim Info: # -- Compiling entity ROW_GLOBAL
ModelSim Info: # -- Compiling architecture BEHAVIOR of ROW_GLOBAL
ModelSim Info: # -- Compiling entity TRI
ModelSim Info: # -- Compiling architecture BEHAVIOR of TRI
ModelSim Info: # -- Compiling entity LUT_INPUT
ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_INPUT
ModelSim Info: # -- Compiling entity LUT_OUTPUT
ModelSim Info: # -- Compiling architecture BEHAVIOR of LUT_OUTPUT
ModelSim Info: # -- Compiling entity latch
ModelSim Info: # -- Compiling architecture BEHAVIOR of latch
ModelSim Info: # -- Compiling entity dlatch
ModelSim Info: # -- Compiling architecture BEHAVIOR of dlatch
ModelSim Info: # -- Compiling entity PRIM_GDFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GDFF
ModelSim Info: # -- Loading entity PRIM_GDFF
ModelSim Info: # -- Compiling entity DFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of DFF
ModelSim Info: # -- Compiling entity DFFE
ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFE
ModelSim Info: # -- Compiling entity DFFEA
ModelSim Info: # -- Compiling architecture BEHAVIOR of DFFEA
ModelSim Info: # -- Loading package VITAL_Timing
ModelSim Info: # -- Loading package VITAL_Primitives
ModelSim Info: # -- Loading package dffeas_pack
ModelSim Info: # -- Compiling entity DFFEAS
ModelSim Info: # -- Compiling architecture vital_dffeas of dffeas
ModelSim Info: # -- Compiling entity PRIM_GTFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GTFF
ModelSim Info: # -- Loading entity PRIM_GTFF
ModelSim Info: # -- Compiling entity TFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of TFF
ModelSim Info: # -- Compiling entity TFFE
ModelSim Info: # -- Compiling architecture BEHAVIOR of TFFE
ModelSim Info: # -- Compiling entity PRIM_GJKFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GJKFF
ModelSim Info: # -- Loading entity PRIM_GJKFF
ModelSim Info: # -- Compiling entity JKFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFF
ModelSim Info: # -- Compiling entity JKFFE
ModelSim Info: # -- Compiling architecture BEHAVIOR of JKFFE
ModelSim Info: # -- Compiling entity PRIM_GSRFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of PRIM_GSRFF
ModelSim Info: # -- Loading entity PRIM_GSRFF
ModelSim Info: # -- Compiling entity SRFF
ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFF
ModelSim Info: # -- Compiling entity SRFFE
ModelSim Info: # -- Compiling architecture BEHAVIOR of SRFFE
ModelSim Info: # -- Compiling entity clklock
ModelSim Info: # -- Compiling architecture behavior of clklock
ModelSim Info: # -- Compiling entity alt_inbuf
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf
ModelSim Info: # -- Compiling entity alt_outbuf
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf
ModelSim Info: # -- Compiling entity alt_outbuf_tri
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri
ModelSim Info: # -- Compiling entity alt_iobuf
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf
ModelSim Info: # -- Compiling entity alt_inbuf_diff
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_inbuf_diff
ModelSim Info: # -- Compiling entity alt_outbuf_diff
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_diff
ModelSim Info: # -- Compiling entity alt_outbuf_tri_diff
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
ModelSim Info: # -- Compiling entity alt_iobuf_diff
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_iobuf_diff
ModelSim Info: # -- Compiling entity alt_bidir_diff
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_diff
ModelSim Info: # -- Compiling entity alt_bidir_buf
ModelSim Info: # -- Compiling architecture BEHAVIOR of alt_bidir_buf
ModelSim Info: # End time: 17:36:46 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlib vhdl_libs/altera_lnsim
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "vhdl_libs/altera_lnsim".
ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap altera_lnsim ./vhdl_libs/altera_lnsim 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -sv -work altera_lnsim {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:46 on Apr 27,2023
ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv 
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # End time: 17:36:47 on Apr 27,2023, Elapsed time: 0:00:01
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # vcom -93 -work altera_lnsim {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:47 on Apr 27,2023
ModelSim Info: # vcom -reportprogress 300 -93 -work altera_lnsim c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd 
ModelSim Info: # -- Loading package STANDARD
ModelSim Info: # -- Loading package TEXTIO
ModelSim Info: # -- Loading package std_logic_1164
ModelSim Info: # -- Compiling package altera_lnsim_components
ModelSim Info: # End time: 17:36:47 on Apr 27,2023, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlib vhdl_libs/cyclonev
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "vhdl_libs/cyclonev".
ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim Info: # vmap cyclonev ./vhdl_libs/cyclonev 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -vlog01compat -work cyclonev {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim Info: # Start time: 17:36:47 on Apr 27,2023
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # End time: 17:36:48 on Apr 27,2023, Elapsed time: 0:00:01
ModelSim Info: # Errors: 0, Warnings: 10
Info: NativeLink simulation flow was successful
