
*** Running vivado
    with args -log design_1_max_pool2_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_max_pool2_0_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_max_pool2_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_max_pool2_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 475.016 ; gain = 101.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_max_pool2_0_2' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_max_pool2_0_2/synth/design_1_max_pool2_0_2.v:59]
INFO: [Synth 8-6157] synthesizing module 'max_pool2' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state53 bound to: 15'b100000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:186]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_AXILiteS_s_axi' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_H_DATA_0 bound to: 6'b010000 
	Parameter ADDR_H_CTRL bound to: 6'b010100 
	Parameter ADDR_W_DATA_0 bound to: 6'b011000 
	Parameter ADDR_W_CTRL bound to: 6'b011100 
	Parameter ADDR_CH_IN_DATA_0 bound to: 6'b100000 
	Parameter ADDR_CH_IN_CTRL bound to: 6'b100100 
	Parameter ADDR_IN_R_DATA_0 bound to: 6'b101000 
	Parameter ADDR_IN_R_CTRL bound to: 6'b101100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 6'b110000 
	Parameter ADDR_OUT_R_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_AXILiteS_s_axi.v:224]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_AXILiteS_s_axi' (1#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_throttl' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_throttl' (2#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_write' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_fifo' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_fifo' (3#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_reg_slice' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_reg_slice' (4#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized0' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized0' (4#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_buffer' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_buffer' (5#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized1' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized1' (5#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized2' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_fifo__parameterized2' (5#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_write' (6#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_read' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_buffer__parameterized0' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_buffer__parameterized0' (6#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_gmem_m_axi_reg_slice__parameterized0' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_reg_slice__parameterized0' (6#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi_read' (7#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_gmem_m_axi' (8#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_fcmp_32bkb' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_fcmp_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'max_pool2_ap_fcmp_0_no_dsp_32' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/ip/max_pool2_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/ip/max_pool2_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'max_pool2_ap_fcmp_0_no_dsp_32' (19#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/ip/max_pool2_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_fcmp_32bkb' (20#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_fcmp_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'max_pool2_mul_64ncud' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max_pool2_mul_64ncud_MulnS_0' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_mul_64ncud_MulnS_0' (21#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2_mul_64ncud' (22#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v:38]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2217]
INFO: [Synth 8-6155] done synthesizing module 'max_pool2' (23#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_max_pool2_0_2' (24#1) [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_max_pool2_0_2/synth/design_1_max_pool2_0_2.v:59]
WARNING: [Synth 8-3331] design max_pool2_mul_64ncud has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design max_pool2_gmem_m_axi_read has unconnected port rreq_user[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 599.207 ; gain = 225.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 599.207 ; gain = 225.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 599.207 ; gain = 225.980
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_max_pool2_0_2/constraints/max_pool2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ip/design_1_max_pool2_0_2/constraints/max_pool2_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.runs/design_1_max_pool2_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.runs/design_1_max_pool2_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 922.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 924.246 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 925.688 ; gain = 3.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 925.688 ; gain = 552.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 925.688 ; gain = 552.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.runs/design_1_max_pool2_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 925.688 ; gain = 552.461
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'max_pool2_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'max_pool2_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'max_pool2_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'max_pool2_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_3_cast_reg_1323_reg[32:30]' into 'tmp_2_cast_reg_1318_reg[32:30]' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1915]
INFO: [Synth 8-4471] merging register 'tmp_8_mid2_reg_1431_reg[0:0]' into 'n_cast_mid2_cast_reg_1382_reg[31:31]' [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2083]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs4_fu_827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_933_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_1039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2181]
DSP Debug: swapped A/B pins for adder 0000026694F42570
DSP Debug: swapped A/B pins for adder 0000026694F41F70
DSP Debug: swapped A/B pins for adder 0000026694F40830
DSP Debug: swapped A/B pins for adder 0000026694F42150
DSP Debug: swapped A/B pins for adder 0000026694F40D70
DSP Debug: swapped A/B pins for adder 0000026694F40950
INFO: [Synth 8-5546] ROM "notrhs4_fu_827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_933_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_1039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_fu_422_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_9_mid_fu_595_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_mid1_fu_1202_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_1150_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'max_pool2_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'max_pool2_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'max_pool2_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'max_pool2_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 925.688 ; gain = 552.461
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/max_pool2_fcmp_32bkb_U1/max_pool2_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "notrhs1_fu_1021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_1039_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_933_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_827_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1897]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2_mul_64ncud.v:26]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2187]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2053]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2109]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2097]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2061]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:2079]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/Desktop/Vivado_prj/current_pool2D/current_pool2D.srcs/sources_1/bd/design_1/ipshared/b00e/hdl/verilog/max_pool2.v:1045]
INFO: [Synth 8-3886] merging instance 'inst/i_2_56' (FDRE) to 'inst/i_2_55'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_55)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\n_cast_mid2_cast_reg_1382_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[0]' (FDE) to 'inst/tmp_5_reg_1597_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[1]' (FDE) to 'inst/tmp_5_reg_1597_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[2]' (FDE) to 'inst/tmp_5_reg_1597_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[3]' (FDE) to 'inst/tmp_5_reg_1597_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[4]' (FDE) to 'inst/tmp_5_reg_1597_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[5]' (FDE) to 'inst/tmp_5_reg_1597_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[6]' (FDE) to 'inst/tmp_5_reg_1597_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[7]' (FDE) to 'inst/tmp_5_reg_1597_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[8]' (FDE) to 'inst/tmp_5_reg_1597_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[9]' (FDE) to 'inst/tmp_5_reg_1597_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[10]' (FDE) to 'inst/tmp_5_reg_1597_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[11]' (FDE) to 'inst/tmp_5_reg_1597_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[12]' (FDE) to 'inst/tmp_5_reg_1597_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[13]' (FDE) to 'inst/tmp_5_reg_1597_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[14]' (FDE) to 'inst/tmp_5_reg_1597_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[15]' (FDE) to 'inst/tmp_5_reg_1597_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[16]' (FDE) to 'inst/tmp_5_reg_1597_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[17]' (FDE) to 'inst/tmp_5_reg_1597_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[18]' (FDE) to 'inst/tmp_5_reg_1597_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[19]' (FDE) to 'inst/tmp_5_reg_1597_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[20]' (FDE) to 'inst/tmp_5_reg_1597_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[21]' (FDE) to 'inst/tmp_5_reg_1597_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[22]' (FDE) to 'inst/tmp_5_reg_1597_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[23]' (FDE) to 'inst/tmp_5_reg_1597_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[24]' (FDE) to 'inst/tmp_5_reg_1597_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[25]' (FDE) to 'inst/tmp_5_reg_1597_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[26]' (FDE) to 'inst/tmp_5_reg_1597_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[27]' (FDE) to 'inst/tmp_5_reg_1597_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[28]' (FDE) to 'inst/tmp_5_reg_1597_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_1597_reg[30]' (FDE) to 'inst/p_lshr_f1_reg_1607_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_5_reg_1597_reg[31]' (FDE) to 'inst/tmp_21_reg_1602_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f1_reg_1607_reg[30]' (FDE) to 'inst/tmp_21_reg_1602_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_9_mid2_reg_1436_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[0]' (FDE) to 'inst/h_read_reg_1264_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[1]' (FDE) to 'inst/h_read_reg_1264_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[2]' (FDE) to 'inst/h_read_reg_1264_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[3]' (FDE) to 'inst/h_read_reg_1264_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[4]' (FDE) to 'inst/h_read_reg_1264_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[5]' (FDE) to 'inst/h_read_reg_1264_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[6]' (FDE) to 'inst/h_read_reg_1264_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[7]' (FDE) to 'inst/h_read_reg_1264_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[8]' (FDE) to 'inst/h_read_reg_1264_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[9]' (FDE) to 'inst/h_read_reg_1264_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[10]' (FDE) to 'inst/h_read_reg_1264_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[11]' (FDE) to 'inst/h_read_reg_1264_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[12]' (FDE) to 'inst/h_read_reg_1264_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[13]' (FDE) to 'inst/h_read_reg_1264_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[14]' (FDE) to 'inst/h_read_reg_1264_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[15]' (FDE) to 'inst/h_read_reg_1264_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[16]' (FDE) to 'inst/h_read_reg_1264_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[17]' (FDE) to 'inst/h_read_reg_1264_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[18]' (FDE) to 'inst/h_read_reg_1264_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[19]' (FDE) to 'inst/h_read_reg_1264_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[20]' (FDE) to 'inst/h_read_reg_1264_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[21]' (FDE) to 'inst/h_read_reg_1264_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[22]' (FDE) to 'inst/h_read_reg_1264_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[23]' (FDE) to 'inst/h_read_reg_1264_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[24]' (FDE) to 'inst/h_read_reg_1264_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[25]' (FDE) to 'inst/h_read_reg_1264_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[26]' (FDE) to 'inst/h_read_reg_1264_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[27]' (FDE) to 'inst/h_read_reg_1264_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[28]' (FDE) to 'inst/h_read_reg_1264_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[29]' (FDE) to 'inst/h_read_reg_1264_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/p_lshr_f6_reg_1285_reg[30]' (FDE) to 'inst/h_read_reg_1264_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/h_read_reg_1264_reg[31]' (FDE) to 'inst/tmp_15_reg_1280_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/max_pool2_gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module max_pool2_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module max_pool2_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[47]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[46]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[45]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[44]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[43]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[42]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[41]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[40]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[39]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[38]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[37]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[36]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[35]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[34]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[33]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[32]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[31]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[30]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[29]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[28]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[27]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[26]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[25]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[24]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[23]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[22]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[21]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[20]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[19]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[18]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[17]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[47]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[46]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[45]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[44]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[43]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[42]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[41]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[40]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[39]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[38]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[37]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[36]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[35]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[34]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[33]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[32]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[31]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[30]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[29]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[28]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[27]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[26]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[25]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[24]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[23]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[22]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[21]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[20]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[19]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[18]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1302_reg[17]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[47]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[46]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[45]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[44]__0) is unused and will be removed from module max_pool2.
WARNING: [Synth 8-3332] Sequential element (max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff1_reg[43]__0) is unused and will be removed from module max_pool2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/max_pool2_gmem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 925.688 ; gain = 552.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/max_pool2_gmem_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool2_gmem_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 990.648 ; gain = 617.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1007.738 ; gain = 634.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/max_pool2_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_pool2_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   374|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     7|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     1|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     1|
|9     |DSP48E1_15 |     1|
|10    |DSP48E1_16 |     1|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_2  |     1|
|13    |DSP48E1_3  |     2|
|14    |DSP48E1_4  |     3|
|15    |DSP48E1_5  |     1|
|16    |DSP48E1_6  |     1|
|17    |DSP48E1_7  |     1|
|18    |DSP48E1_8  |     1|
|19    |DSP48E1_9  |     1|
|20    |LUT1       |   264|
|21    |LUT2       |   661|
|22    |LUT3       |   865|
|23    |LUT4       |   371|
|24    |LUT5       |   285|
|25    |LUT6       |   702|
|26    |MUXCY      |    42|
|27    |RAMB18E1   |     2|
|28    |SRL16E     |   129|
|29    |FDRE       |  3612|
|30    |FDSE       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 639 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1055.484 ; gain = 355.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1055.484 ; gain = 682.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 451 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1064.727 ; gain = 703.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.runs/design_1_max_pool2_0_2_synth_1/design_1_max_pool2_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_max_pool2_0_2, cache-ID = 7c8102ce38d6c24b
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1064.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Desktop/Vivado_prj/current_pool2D/current_pool2D.runs/design_1_max_pool2_0_2_synth_1/design_1_max_pool2_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_max_pool2_0_2_utilization_synth.rpt -pb design_1_max_pool2_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 17:35:05 2024...
