vendor_name = ModelSim
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/src/pll_clk.vhd
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/simulation/qsim/project.sim.vwf
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/Waveform.vwf
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/src/top_level.vhd
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/src/pll_clk.qip
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/db/project.cbx.xml
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/coding/fpga/tool/quartus-13.0.0.156/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/LearnNote/collegeNote/test_all/test19/db/pll_clk_altpll.v
design_name = top_level
instance = comp, \reset~input , reset~input, top_level, 1
instance = comp, \clock_100m~output , clock_100m~output, top_level, 1
instance = comp, \clock_25m~output , clock_25m~output, top_level, 1
instance = comp, \clock_25m_60~output , clock_25m_60~output, top_level, 1
instance = comp, \clock_50m~input , clock_50m~input, top_level, 1
instance = comp, \pll_clk_inst|altpll_component|auto_generated|pll1 , pll_clk_inst|altpll_component|auto_generated|pll1, top_level, 1
instance = comp, \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, top_level, 1
instance = comp, \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, top_level, 1
instance = comp, \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, top_level, 1
