{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733182891736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733182891737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 20:41:31 2024 " "Processing started: Mon Dec  2 20:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733182891737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182891737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182891737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733182892133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733182892134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899627 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182899627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "1_bit_register.vhd " "Can't analyze file -- file 1_bit_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733182899631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "4_bit_register.vhd " "Can't analyze file -- file 4_bit_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733182899635 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "8_bit_register.vhd " "Can't analyze file -- file 8_bit_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733182899638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182899639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behaviour " "Found design unit 1: memory-Behaviour" {  } { { "memory.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899641 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182899641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_unit-Behavioral " "Found design unit 1: input_unit-Behavioral" {  } { { "input_unit.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/input_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899643 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_unit " "Found entity 1: input_unit" {  } { { "input_unit.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/input_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182899643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_unit-Behavioral " "Found design unit 1: output_unit-Behavioral" {  } { { "output_unit.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/output_unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899644 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_unit " "Found entity 1: output_unit" {  } { { "output_unit.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/output_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182899644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182899644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Processador.vhd " "Can't analyze file -- file Processador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733182899648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_ula.vhd " "Can't analyze file -- file tb_ula.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733182899651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733182900110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a CPU.vhd(54) " "Verilog HDL or VHDL warning at CPU.vhd(54): object \"a\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b CPU.vhd(54) " "Verilog HDL or VHDL warning at CPU.vhd(54): object \"b\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r CPU.vhd(54) " "Verilog HDL or VHDL warning at CPU.vhd(54): object \"r\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data CPU.vhd(57) " "VHDL Signal Declaration warning at CPU.vhd(57): used explicit default value for signal \"data\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren CPU.vhd(58) " "VHDL Signal Declaration warning at CPU.vhd(58): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructionRegister CPU.vhd(65) " "Verilog HDL or VHDL warning at CPU.vhd(65): object \"instructionRegister\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900111 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ram " "Elaborating entity \"memory\" for hierarchy \"memory:ram\"" {  } { { "CPU.vhd" "ram" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733182900112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "unit_control.vhd 2 1 " "Using design file unit_control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_control-Behavioral " "Found design unit 1: unit_control-Behavioral" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182900122 ""} { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733182900122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733182900122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control unit_control:uc " "Elaborating entity \"unit_control\" for hierarchy \"unit_control:uc\"" {  } { { "CPU.vhd" "uc" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733182900124 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regImmediate unit_control.vhd(19) " "VHDL Signal Declaration warning at unit_control.vhd(19): used implicit default value for signal \"regImmediate\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733182900125 "|cpu|unit_control:uc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow unit_control.vhd(45) " "Verilog HDL or VHDL warning at unit_control.vhd(45): object \"overflow\" assigned a value but never read" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900125 "|cpu|unit_control:uc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out unit_control.vhd(45) " "Verilog HDL or VHDL warning at unit_control.vhd(45): object \"carry_out\" assigned a value but never read" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900125 "|cpu|unit_control:uc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data unit_control.vhd(48) " "VHDL Signal Declaration warning at unit_control.vhd(48): used explicit default value for signal \"data\" because signal was never assigned a value" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733182900126 "|cpu|unit_control:uc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q unit_control.vhd(48) " "Verilog HDL or VHDL warning at unit_control.vhd(48): object \"q\" assigned a value but never read" {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733182900126 "|cpu|unit_control:uc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren unit_control.vhd(49) " "VHDL Signal Declaration warning at unit_control.vhd(49): used implicit default value for signal \"wren\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unit_control.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733182900126 "|cpu|unit_control:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula unit_control:uc\|ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"unit_control:uc\|ula:ula_inst\"" {  } { { "unit_control.vhd" "ula_inst" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/unit_control.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733182900150 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flagOverflow ULA.vhd(22) " "VHDL Process Statement warning at ULA.vhd(22): inferring latch(es) for signal or variable \"flagOverflow\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733182900151 "|cpu|unit_control:uc|ula:ula_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flagCarry ULA.vhd(22) " "VHDL Process Statement warning at ULA.vhd(22): inferring latch(es) for signal or variable \"flagCarry\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733182900151 "|cpu|unit_control:uc|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagCarry ULA.vhd(22) " "Inferred latch for \"flagCarry\" at ULA.vhd(22)" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182900152 "|cpu|unit_control:uc|ula:ula_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagOverflow ULA.vhd(22) " "Inferred latch for \"flagOverflow\" at ULA.vhd(22)" {  } { { "ULA.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/ULA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182900152 "|cpu|unit_control:uc|ula:ula_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:ram\|mem " "RAM logic \"memory:ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "mem" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/memory.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1733182900407 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733182900407 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733182900703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[0\] GND " "Pin \"outputs\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[1\] GND " "Pin \"outputs\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[2\] GND " "Pin \"outputs\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[3\] GND " "Pin \"outputs\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[4\] GND " "Pin \"outputs\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[5\] GND " "Pin \"outputs\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[6\] GND " "Pin \"outputs\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[7\] GND " "Pin \"outputs\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733182900752 "|cpu|outputs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733182900752 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733182900763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733182900924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733182900924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enableRead " "No output dependent on input pin \"enableRead\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|enableRead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[0\] " "No output dependent on input pin \"inputs\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[1\] " "No output dependent on input pin \"inputs\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[2\] " "No output dependent on input pin \"inputs\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[3\] " "No output dependent on input pin \"inputs\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[4\] " "No output dependent on input pin \"inputs\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[5\] " "No output dependent on input pin \"inputs\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[6\] " "No output dependent on input pin \"inputs\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[7\] " "No output dependent on input pin \"inputs\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/15484075/Downloads/Sistemas Digitais - v5/Sistemas Digitais/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733182900981 "|cpu|inputs[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733182900981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733182900982 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733182900982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733182900982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733182901007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 20:41:41 2024 " "Processing ended: Mon Dec  2 20:41:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733182901007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733182901007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733182901007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733182901007 ""}
