// Seed: 162670993
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
endmodule
