I 000050 55 3750          1594739522972 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594739522973 2020.07.14 08:12:02)
	(_source (\./../src/simplecpu.vhd\))
	(_code adacaafaf0faadbaabaaeef7f9abaeaaadaaa8aaae)
	(_entity
		(_time 1594739429574)
	)
	(_object
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int state 0 20(_enum1 state0 state1 state2 (_to i 0 i 2))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 29(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 29(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 30(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 30(_architecture(_uni))))
		(_process
			(line__33(_architecture 0 0 33(_process (_target(3))(_sensitivity(14)(0)(2))(_dssslsensitivity 2))))
			(line__42(_architecture 1 0 42(_process (_target(5))(_sensitivity(15)(0)(4))(_dssslsensitivity 2))))
			(line__51(_architecture 2 0 51(_process (_target(7))(_sensitivity(16)(0)(6))(_dssslsensitivity 2))))
			(line__60(_architecture 3 0 60(_process (_target(9))(_sensitivity(17)(0)(8))(_dssslsensitivity 2))))
			(line__69(_architecture 4 0 69(_process (_target(13))(_sensitivity(23)(0)(12))(_dssslsensitivity 2))))
			(line__80(_architecture 5 0 80(_process (_target(11))(_sensitivity(22)(24)(25)(0)(10))(_dssslsensitivity 4))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
	)
	(_model . simplecpu 6 -1)
)
I 000050 55 5066          1594808277639 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594808277640 2020.07.15 03:17:57)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9d929f92c0ca9d8a9499dec7c99b9e9a9d9a989a9e)
	(_entity
		(_time 1594739429574)
	)
	(_object
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int state 0 20(_enum1 state0 state1 state2 (_to i 0 i 2))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 27(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 28(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 29(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 29(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 30(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 30(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 32(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 32(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~13 0 33(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~13 0 34(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~13 0 35(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 36(_architecture(_uni))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_architecture(_uni))))
		(_process
			(line__40(_architecture 0 0 40(_process (_target(3))(_sensitivity(14)(0)(2))(_dssslsensitivity 2))))
			(line__49(_architecture 1 0 49(_process (_target(5))(_sensitivity(15)(0)(4))(_dssslsensitivity 2))))
			(line__58(_architecture 2 0 58(_process (_target(7))(_sensitivity(16)(0)(6))(_dssslsensitivity 2))))
			(line__67(_architecture 3 0 67(_process (_target(9))(_sensitivity(17)(0)(8))(_dssslsensitivity 2))))
			(line__76(_architecture 4 0 76(_process (_target(13))(_sensitivity(23)(0)(12))(_dssslsensitivity 2))))
			(line__87(_architecture 5 0 87(_process (_target(11))(_sensitivity(22)(24)(25)(0)(10))(_dssslsensitivity 4))))
			(line__103(_architecture 6 0 103(_process (_simple)(_target(28))(_sensitivity(3)(5)(7)(9)(26)))))
			(line__115(_architecture 7 0 115(_process (_simple)(_target(29))(_sensitivity(3)(5)(7)(9)(27)))))
			(line__128(_architecture 8 0 128(_process (_simple)(_target(30))(_sensitivity(28)(29)(34)))))
			(line__139(_architecture 9 0 139(_process (_simple)(_target(31))(_sensitivity(30)(32)(33)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . simplecpu 10 -1)
)
I 000050 55 5605          1594811420737 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594811420738 2020.07.15 04:10:20)
	(_source (\./../src/simplecpu.vhd\))
	(_code 53535750590453445a061009075550545354565450)
	(_entity
		(_time 1594739429574)
	)
	(_object
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int state 0 20(_enum1 state0 state1 state2 (_to i 0 i 2))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 21(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 22(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 30(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 30(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 31(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 31(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 33(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 33(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 35(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 35(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 35(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 35(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 36(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 36(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 36(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 36(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 37(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 37(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 38(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 38(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 43(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 45(_architecture(_uni))))
		(_process
			(line__49(_architecture 0 0 49(_process (_target(3))(_sensitivity(14)(0)(2))(_dssslsensitivity 2))))
			(line__58(_architecture 1 0 58(_process (_target(5))(_sensitivity(15)(0)(4))(_dssslsensitivity 2))))
			(line__67(_architecture 2 0 67(_process (_target(7))(_sensitivity(16)(0)(6))(_dssslsensitivity 2))))
			(line__76(_architecture 3 0 76(_process (_target(9))(_sensitivity(17)(0)(8))(_dssslsensitivity 2))))
			(line__85(_architecture 4 0 85(_process (_target(13))(_sensitivity(23)(0)(12))(_dssslsensitivity 2))))
			(line__96(_architecture 5 0 96(_process (_target(11))(_sensitivity(22)(24)(25)(0)(10))(_dssslsensitivity 4))))
			(line__112(_architecture 6 0 112(_process (_simple)(_target(28))(_sensitivity(3)(5)(7)(9)(26)))))
			(line__124(_architecture 7 0 124(_process (_simple)(_target(29))(_sensitivity(3)(5)(7)(9)(27)))))
			(line__137(_architecture 8 0 137(_process (_simple)(_target(30))(_sensitivity(28)(29)(34)))))
			(line__148(_architecture 9 0 148(_process (_simple)(_target(31))(_sensitivity(30)(32)(33)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . simplecpu 10 -1)
)
I 000050 55 6546          1594897903153 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594897903169 2020.07.16 04:11:43)
	(_source (\./../src/simplecpu.vhd\))
	(_code b0b6b2e4b9e7b0a7b0b7ebb5a5eae2b7b0b7b5b7b3b6b9)
	(_entity
		(_time 1594739429574)
	)
	(_object
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_process
			(line__57(_architecture 0 0 57(_process (_target(5))(_sensitivity(16)(0)(4))(_dssslsensitivity 2))))
			(line__66(_architecture 1 0 66(_process (_target(7))(_sensitivity(17)(0)(6))(_dssslsensitivity 2))))
			(line__75(_architecture 2 0 75(_process (_target(9))(_sensitivity(18)(0)(8))(_dssslsensitivity 2))))
			(line__84(_architecture 3 0 84(_process (_target(11))(_sensitivity(19)(0)(10))(_dssslsensitivity 2))))
			(line__93(_architecture 4 0 93(_process (_target(15))(_sensitivity(25)(0)(14))(_dssslsensitivity 2))))
			(line__104(_architecture 5 0 104(_process (_target(13))(_sensitivity(24)(26)(27)(0)(12))(_dssslsensitivity 4))))
			(line__120(_architecture 6 0 120(_process (_simple)(_target(32))(_sensitivity(5)(7)(9)(11)(30)(31)))))
			(line__130(_architecture 7 0 130(_process (_simple)(_target(32))(_sensitivity(5)(7)(9)(11)(28)(29)))))
			(line__141(_architecture 8 0 141(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__152(_architecture 9 0 152(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(40))(_sensitivity(39)))))
			(line__169(_architecture 11 0 169(_process (_simple)(_target(2)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(2)(3))(_read(15(2))(15(3))(15(4))(15(5))(15(6))(15(1))(15(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(33686018 514)
		(771)
	)
	(_model . simplecpu 12 -1)
)
I 000050 55 6733          1594908193749 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594908193750 2020.07.16 07:03:13)
	(_source (\./../src/simplecpu.vhd\))
	(_code 424446404915425542451845571810454245474541444b)
	(_entity
		(_time 1594908193718)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_process
			(line__57(_architecture 0 0 57(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__66(_architecture 1 0 66(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__75(_architecture 2 0 75(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__84(_architecture 3 0 84(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__93(_architecture 4 0 93(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__104(_architecture 5 0 104(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__120(_architecture 6 0 120(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__130(_architecture 7 0 130(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__141(_architecture 8 0 141(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__152(_architecture 9 0 152(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(41))(_sensitivity(40)))))
			(line__169(_architecture 11 0 169(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__182(_architecture 12 0 182(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(33686018 514)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6733          1594908649613 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594908649614 2020.07.16 07:10:49)
	(_source (\./../src/simplecpu.vhd\))
	(_code f6f1a7a6f9a1f6e1f6f1acf1e3aca4f1f6f1f3f1f5f0ff)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_process
			(line__57(_architecture 0 0 57(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__66(_architecture 1 0 66(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__75(_architecture 2 0 75(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__84(_architecture 3 0 84(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__93(_architecture 4 0 93(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__104(_architecture 5 0 104(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__120(_architecture 6 0 120(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__130(_architecture 7 0 130(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__141(_architecture 8 0 141(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__152(_architecture 9 0 152(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(41))(_sensitivity(40)))))
			(line__169(_architecture 11 0 169(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__182(_architecture 12 0 182(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(33686018 514)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6733          1594908666668 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594908666669 2020.07.16 07:11:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9c9fca93c6cb9c8b9c9bc69b89c6ce9b9c9b999b9f9a95)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_process
			(line__57(_architecture 0 0 57(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__66(_architecture 1 0 66(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__75(_architecture 2 0 75(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__84(_architecture 3 0 84(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__93(_architecture 4 0 93(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__104(_architecture 5 0 104(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__120(_architecture 6 0 120(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__130(_architecture 7 0 130(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__141(_architecture 8 0 141(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__152(_architecture 9 0 152(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(41))(_sensitivity(40)))))
			(line__169(_architecture 11 0 169(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__182(_architecture 12 0 182(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(33686018 514)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6733          1594908689491 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594908689492 2020.07.16 07:11:29)
	(_source (\./../src/simplecpu.vhd\))
	(_code b9efbdedb9eeb9aeb9bee3beace3ebbeb9bebcbebabfb0)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 4 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 34(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 35(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 40(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 41(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_process
			(line__57(_architecture 0 0 57(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__66(_architecture 1 0 66(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__75(_architecture 2 0 75(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__84(_architecture 3 0 84(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__93(_architecture 4 0 93(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__104(_architecture 5 0 104(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__120(_architecture 6 0 120(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__130(_architecture 7 0 130(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__141(_architecture 8 0 141(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__152(_architecture 9 0 152(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(41))(_sensitivity(40)))))
			(line__169(_architecture 11 0 169(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__182(_architecture 12 0 182(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(33686018 514)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000056 55 1293          1594908689710 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594908689711 2020.07.16 07:11:29)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 94c29f9b99c39483969ad7cec092979394939191c2)
	(_entity
		(_time 1594908689678)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_signal (_int output ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594908689725 2020.07.16 07:11:29)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code a3f5aff4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 6819          1594909316296 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594909316297 2020.07.16 07:21:56)
	(_source (\./../src/simplecpu.vhd\))
	(_code 35313e303962352235326f34206f67323532303236333c)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(41))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6819          1594909377463 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594909377464 2020.07.16 07:22:57)
	(_source (\./../src/simplecpu.vhd\))
	(_code 292c2d2d297e293e292e73283c737b2e292e2c2e2a2f20)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 (_to i 0 i 7))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6826          1594911395753 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594911395754 2020.07.16 07:56:35)
	(_source (\./../src/simplecpu.vhd\))
	(_code 12431215194512051215481c074840151215171511141b)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(5))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(7))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(9))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(11))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(15))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6833          1594913128668 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913128669 2020.07.16 08:25:28)
	(_source (\./../src/simplecpu.vhd\))
	(_code 4c4d4b4e161b4c5b4c4b161f59161e4b4c4b494b4f4a45)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6833          1594913334498 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913334499 2020.07.16 08:28:54)
	(_source (\./../src/simplecpu.vhd\))
	(_code 505f5b535907504750570a00450a025750575557535659)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6833          1594913336451 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913336452 2020.07.16 08:28:56)
	(_source (\./../src/simplecpu.vhd\))
	(_code f2fda7a2f9a5f2e5f2f5a8a2e7a8a0f5f2f5f7f5f1f4fb)
	(_entity
		(_time 1594908193717)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_port (_int output ~extieee.std_logic_1164.STD_LOGIC 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6947          1594913354760 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913354761 2020.07.16 08:29:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code 7a297e7b222d7a6d7a7d202a6f20287d7a7d7f7d797c73)
	(_entity
		(_time 1594913354730)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6947          1594913362350 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913362351 2020.07.16 08:29:22)
	(_source (\./../src/simplecpu.vhd\))
	(_code 144512131943140314134e44014e46131413111317121d)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000050 55 6947          1594913406068 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594913406069 2020.07.16 08:30:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code dbd58e89808cdbccdbdc818bce8189dcdbdcdedcd8ddd2)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__175(_architecture 11 0 175(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__188(_architecture 12 0 188(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 13 -1)
)
I 000056 55 1603          1594913406305 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594913406306 2020.07.16 08:30:06)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c593c690c992c5d2c7cb869f91c3c6c2c5c2c0c093)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594913406309 2020.07.16 08:30:06)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c593c190c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7038          1594914289406 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594914289407 2020.07.16 08:44:49)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6b6d396b303c6b7c6b6c69657e31396c6b6c6e6c686d62)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35))(_read(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594914428495 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594914428496 2020.07.16 08:47:08)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c0c4ca95c997c0d7c2ce839a94c6c3c7c0c7c5c596)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594914428499 2020.07.16 08:47:08)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c0c4cd95c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7038          1594914432557 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594914432558 2020.07.16 08:47:12)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9f9c9590c0c89f889f989d918ac5cd989f989a989c9996)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35))(_read(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594914432715 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594914432716 2020.07.16 08:47:12)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 3b38693e606c3b2c393578616f3d383c3b3c3e3e6d)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 53 (simplecpu_tb))
	(_version vc1)
	(_time 1594915813211 2020.07.16 09:10:13)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c0c29595c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2138          1594915827798 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594915827799 2020.07.16 09:10:27)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c1cfc194c996c1d6c2c5829b95c7c2c6c1c6c4c497)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_process (_wait_for)(_target(1)))))
			(line__48(_architecture 1 0 48(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 53 (simplecpu_tb))
	(_version vc1)
	(_time 1594915827813 2020.07.16 09:10:27)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d1dfd683d58786c6d5d0c38b85d784d7d2d7d9d487)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7038          1594915834587 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594915834588 2020.07.16 09:10:34)
	(_source (\./../src/simplecpu.vhd\))
	(_code 4e18184c12194e594e494c405b141c494e494b494d4847)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35))(_read(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594915834746 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594915834747 2020.07.16 09:10:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code eabcbcb9b2bdeafde9eea9b0beece9edeaedefefbc)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_process (_wait_for)(_target(1)))))
			(line__48(_architecture 1 0 48(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 53 (simplecpu_tb))
	(_version vc1)
	(_time 1594915834759 2020.07.16 09:10:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code faacabaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7031          1594916304286 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594916304287 2020.07.16 09:18:24)
	(_source (\./../src/simplecpu.vhd\))
	(_code 06550c000951061106010408135c54010601030105000f)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35)(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594916311728 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594916311729 2020.07.16 09:18:31)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 134216141944130410175049471510141314161645)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_process (_wait_for)(_target(1)))))
			(line__48(_architecture 1 0 48(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 53 (simplecpu_tb))
	(_version vc1)
	(_time 1594916311742 2020.07.16 09:18:31)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 2372212725757434272231797725762520252b2675)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7031          1594916315616 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594916315617 2020.07.16 09:18:35)
	(_source (\./../src/simplecpu.vhd\))
	(_code 464140444911465146414448531c14414641434145404f)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35)(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594916315853 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594916315854 2020.07.16 09:18:35)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 30373535396730273334736a643633373037353566)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__41(_architecture 0 0 41(_process (_wait_for)(_target(1)))))
			(line__48(_architecture 1 0 48(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594916549652 2020.07.16 09:22:29)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 858b868b85d3d292818497dfd183d08386838d80d3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 2138          1594916623199 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594916623200 2020.07.16 09:23:43)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d085d582d987d0c7d3d5938a84d6d3d7d0d7d5d586)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__42(_architecture 0 0 42(_process (_wait_for)(_target(1)))))
			(line__49(_architecture 1 0 49(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594916623212 2020.07.16 09:23:43)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code df8add8d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7031          1594916631843 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594916631844 2020.07.16 09:23:51)
	(_source (\./../src/simplecpu.vhd\))
	(_code 90c39b9f99c790879097929e85cac29790979597939699)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35)(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594916632048 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594916632049 2020.07.16 09:23:52)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 5b085158000c5b4c585e18010f5d585c5b5c5e5e0d)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__42(_architecture 0 0 42(_process (_wait_for)(_target(1)))))
			(line__49(_architecture 1 0 49(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594916632062 2020.07.16 09:23:52)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 6b38666b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7031          1594916976819 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594916976820 2020.07.16 09:29:36)
	(_source (\./../src/simplecpu.vhd\))
	(_code 191f491e194e190e191e1b170c434b1e191e1c1e1a1f10)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__154(_architecture 9 0 154(_process (_target(2))(_sensitivity(35)(1)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594916977008 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594916977009 2020.07.16 09:29:37)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d4d28486d983d4c3d7d1978e80d2d7d3d4d3d1d182)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__42(_architecture 0 0 42(_process (_wait_for)(_target(1)))))
			(line__49(_architecture 1 0 49(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594916977012 2020.07.16 09:29:37)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d4d28386d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7060          1594917309912 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594917309913 2020.07.16 09:35:09)
	(_source (\./../src/simplecpu.vhd\))
	(_code 3f3b3d3a60683f283f383d3f2a656d383f383a383c3936)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594917315424 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917315425 2020.07.16 09:35:15)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code cac9cf9f929dcaddc9cf89909eccc9cdcacdcfcf9c)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__42(_architecture 0 0 42(_process (_wait_for)(_target(1)))))
			(line__49(_architecture 1 0 49(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594917315437 2020.07.16 09:35:15)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code dad9d8888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7060          1594917320395 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594917320396 2020.07.16 09:35:20)
	(_source (\./../src/simplecpu.vhd\))
	(_code 333161363964332433343133266961343334363430353a)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 2138          1594917320585 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917320586 2020.07.16 09:35:20)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code efedbdbcb0b8eff8eceaacb5bbe9ece8efe8eaeab9)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 35(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_constant (_int M ~extstd.standard.INTEGER 0 21(_architecture((i 10)))))
		(_constant (_int N ~extstd.standard.INTEGER 0 22(_architecture((i 4)))))
		(_constant (_int T ~extstd.standard.TIME 0 23(_architecture((ns 4626322717216342016)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 25(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 26(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 28(_architecture(_uni))))
		(_process
			(line__42(_architecture 0 0 42(_process (_wait_for)(_target(1)))))
			(line__49(_architecture 1 0 49(_assignment (_target(0)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 54 (simplecpu_tb))
	(_version vc1)
	(_time 1594917320589 2020.07.16 09:35:20)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code efedbabcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1603          1594917387689 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917387690 2020.07.16 09:36:27)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 1415161319431403161a574e401217131413111142)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594917387693 2020.07.16 09:36:27)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 14151113154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7060          1594917390999 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594917391000 2020.07.16 09:36:30)
	(_source (\./../src/simplecpu.vhd\))
	(_code 040552020953041304030604115e56030403010307020d)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594917391204 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917391205 2020.07.16 09:36:31)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d0d18682d987d0c7d2de938a84d6d3d7d0d7d5d586)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594917391208 2020.07.16 09:36:31)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code d0d18182d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1603          1594917593690 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917593691 2020.07.16 09:39:53)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c4cbc291c993c4d3c6ca879e90c2c7c3c4c3c1c192)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594917593694 2020.07.16 09:39:53)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code c4cbc591c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1603          1594917597369 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917597370 2020.07.16 09:39:57)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 1c121b1b464b1c0b1e125f46481a1f1b1c1b19194a)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594917597373 2020.07.16 09:39:57)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 1c121c1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7060          1594917600413 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594917600414 2020.07.16 09:40:00)
	(_source (\./../src/simplecpu.vhd\))
	(_code 035500050954031403040103165951040304060400050a)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594917600650 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594917600651 2020.07.16 09:40:00)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code edbbeebeb0baedfaefe3aeb7b9ebeeeaedeae8e8bb)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594917600654 2020.07.16 09:40:00)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code edbbe9bebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7060          1594918114491 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918114492 2020.07.16 09:48:34)
	(_source (\./../src/simplecpu.vhd\))
	(_code 21212a252976213621262321347b732621262426222728)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 21(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 22(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 23(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 36(_architecture(_uni))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 42(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918114696 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918114697 2020.07.16 09:48:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code ecece7bfb6bbecfbeee2afb6b8eaefebecebe9e9ba)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918114700 2020.07.16 09:48:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code ecece0bfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7151          1594918421356 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918421357 2020.07.16 09:53:41)
	(_source (\./../src/simplecpu.vhd\))
	(_code dcd9d98e868bdccbdcdbdeddc9868edbdcdbd9dbdfdad5)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni))))
		(_process
			(line__60(_architecture 0 0 60(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__69(_architecture 1 0 69(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__78(_architecture 2 0 78(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__87(_architecture 3 0 87(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__96(_architecture 4 0 96(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__107(_architecture 5 0 107(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__123(_architecture 6 0 123(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__133(_architecture 7 0 133(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__144(_architecture 8 0 144(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__157(_architecture 9 0 157(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__162(_architecture 10 0 162(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__171(_architecture 11 0 171(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__183(_architecture 12 0 183(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__196(_architecture 13 0 196(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7319          1594918448665 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918448666 2020.07.16 09:54:08)
	(_source (\./../src/simplecpu.vhd\))
	(_code 8c828e82d6db8c9b8c8b8e8d99d6de8b8c8b898b8f8a85)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 5 i 0)))))
		(_signal (_int address ~STD_LOGIC_VECTOR{5~downto~0}~13 0 54(_architecture(_uni))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni))))
		(_process
			(line__60(_architecture 0 0 60(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__69(_architecture 1 0 69(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__78(_architecture 2 0 78(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__87(_architecture 3 0 87(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__96(_architecture 4 0 96(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__107(_architecture 5 0 107(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__123(_architecture 6 0 123(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__133(_architecture 7 0 133(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__144(_architecture 8 0 144(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__157(_architecture 9 0 157(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__162(_architecture 10 0 162(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__171(_architecture 11 0 171(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__183(_architecture 12 0 183(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__196(_architecture 13 0 196(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7378          1594918583439 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918583440 2020.07.16 09:56:23)
	(_source (\./../src/simplecpu.vhd\))
	(_code faf4afaaa2adfaedfafdf8faefa0a8fdfafdfffdf9fcf3)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918589247 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918589248 2020.07.16 09:56:29)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code aefbabf9f2f9aeb9aca0edf4faa8ada9aea9ababf8)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918589251 2020.07.16 09:56:29)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code aefbacf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7378          1594918593837 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918593852 2020.07.16 09:56:33)
	(_source (\./../src/simplecpu.vhd\))
	(_code b0e4bbe4b9e7b0a7b0b7b2b0a5eae2b7b0b7b5b7b3b6b9)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918594058 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918594059 2020.07.16 09:56:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 7b2f717a202c7b6c797538212f7d787c7b7c7e7e2d)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918594073 2020.07.16 09:56:34)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 8bdf8685dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000056 55 1603          1594918621192 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918621193 2020.07.16 09:57:01)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 7074707179277067727e332a247673777077757526)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918621196 2020.07.16 09:57:01)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 70747771752627677471622a247625767376787526)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7378          1594918625625 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918625626 2020.07.16 09:57:05)
	(_source (\./../src/simplecpu.vhd\))
	(_code c5c6c290c992c5d2c5c2c7c5d09f97c2c5c2c0c2c6c3cc)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918625845 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918625846 2020.07.16 09:57:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code a0a3a6f7a9f7a0b7a2aee3faf4a6a3a7a0a7a5a5f6)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918625849 2020.07.16 09:57:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code a0a3a1f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7378          1594918804936 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918804937 2020.07.16 10:00:04)
	(_source (\./../src/simplecpu.vhd\))
	(_code 363134333961362136313436236c64313631333135303f)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918805142 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918805143 2020.07.16 10:00:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 0106000709560116030f425b550702060106040457)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918805146 2020.07.16 10:00:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 01060707055756160500135b550754070207090457)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7378          1594918925457 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594918925458 2020.07.16 10:02:05)
	(_source (\./../src/simplecpu.vhd\))
	(_code faa9feaaa2adfaedfafdf8faefa0a8fdfafdfffdf9fcf3)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000056 55 1603          1594918925615 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594918925616 2020.07.16 10:02:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 96c59d9999c196819498d5ccc290959196919393c0)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594918925619 2020.07.16 10:02:05)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 96c59a9995c0c181929784ccc290c39095909e93c0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7331          1594919906074 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594919906075 2020.07.16 10:18:26)
	(_source (\./../src/simplecpu.vhd\))
	(_code 8bdfdd85d0dc8b9c8b8c898b9ed1d98c8b8c8e8c888d82)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594930720260 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594930720261 2020.07.16 13:18:40)
	(_source (\./../src/simplecpu.vhd\))
	(_code 762574777921766176717476632c24717671737175707f)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594930795371 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594930795372 2020.07.16 13:19:55)
	(_source (\./../src/simplecpu.vhd\))
	(_code db8ade89808cdbccdbdcd9dbce8189dcdbdcdedcd8ddd2)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594931572716 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594931572717 2020.07.16 13:32:52)
	(_source (\./../src/simplecpu.vhd\))
	(_code 5b085b58000c5b4c5b5c595b4e01095c5b5c5e5c585d52)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594931683074 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594931683075 2020.07.16 13:34:43)
	(_source (\./../src/simplecpu.vhd\))
	(_code 737c72727924736473747173662921747374767470757a)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594931700617 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594931700618 2020.07.16 13:35:00)
	(_source (\./../src/simplecpu.vhd\))
	(_code eebaebbdb2b9eef9eee9eceefbb4bce9eee9ebe9ede8e7)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594931836115 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594931836116 2020.07.16 13:37:16)
	(_source (\./../src/simplecpu.vhd\))
	(_code 3a69313f626d3a2d3a3d383a2f60683d3a3d3f3d393c33)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594931884077 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594931884078 2020.07.16 13:38:04)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9b959b94c0cc9b8c9b9c999b8ec1c99c9b9c9e9c989d92)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7331          1594933491915 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594933491916 2020.07.16 14:04:51)
	(_source (\./../src/simplecpu.vhd\))
	(_code 3e386e3b62693e293e393c3e2b646c393e393b393d3837)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(2))(16(3))(16(4))(16(5))(16(6))(16(1))(16(0))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7338          1594994206481 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594994206482 2020.07.17 06:56:46)
	(_source (\./../src/simplecpu.vhd\))
	(_code 818ed38f89d68196818683d594dbd38681868486828788)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7385          1594994364604 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594994364605 2020.07.17 06:59:24)
	(_source (\./../src/simplecpu.vhd\))
	(_code 2e7f292a72792e392e292c7a3b747c292e292b292d2827)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7385          1594994365853 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594994365854 2020.07.17 06:59:25)
	(_source (\./../src/simplecpu.vhd\))
	(_code 10411a171947100710171244054a421710171517131619)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7385          1594995377172 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594995377173 2020.07.17 07:16:17)
	(_source (\./../src/simplecpu.vhd\))
	(_code 8081848e89d78097808782d495dad28780878587838689)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
V 000056 55 1603          1594995377240 TB_ARCHITECTURE
(_unit VHDL (simplecpu_tb 0 9(tb_architecture 0 12))
	(_version vc1)
	(_time 1594995377241 2020.07.17 07:16:17)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code bfbebbebe0e8bfa8bdb1fce5ebb9bcb8bfb8babae9)
	(_entity
		(_time 1594908689677)
	)
	(_component
		(simplecpu
			(_object
				(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity (_in))))
				(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity (_in))))
				(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_entity (_out))))
			)
		)
	)
	(_instantiation UUT 0 32(_component simplecpu)
		(_port
			((reset)(reset))
			((clk)(clk))
			((output)(output))
		)
		(_use (_entity . simplecpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 18(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 22(_architecture(_uni))))
		(_signal (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 23(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int output ~STD_LOGIC_VECTOR{6~downto~0}~132 0 25(_architecture(_uni))))
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
)
I 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1594995377245 2020.07.17 07:16:17)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code cecfcd9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7338          1594995450046 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594995450047 2020.07.17 07:17:30)
	(_source (\./../src/simplecpu.vhd\))
	(_code 2b242c2f707c2b3c2b2c297f3e71792c2b2c2e2c282d22)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_target(14))(_sensitivity(25)(27)(28)(1)(13)(36))(_dssslsensitivity 4))))
			(line__122(_architecture 6 0 122(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__132(_architecture 7 0 132(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__143(_architecture 8 0 143(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__156(_architecture 9 0 156(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__161(_architecture 10 0 161(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__170(_architecture 11 0 170(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__182(_architecture 12 0 182(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__195(_architecture 13 0 195(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7333          1594995588287 simplecpu
(_unit VHDL (simplecpu 0 8(simplecpu 0 19))
	(_version vc1)
	(_time 1594995588288 2020.07.17 07:19:48)
	(_source (\./../src/simplecpu.vhd\))
	(_code 267025222971263126212474337c74212621232125202f)
	(_entity
		(_time 1594913354729)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 12(_entity(_out))))
		(_type (_int states 0 20(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 21(_architecture(_uni))))
		(_signal (_int pr_state states 0 22(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 23(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 24(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 37(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 38(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 39(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 40(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 41(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 43(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 44(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 45(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 46(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 47(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 53(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__59(_architecture 0 0 59(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__68(_architecture 1 0 68(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__77(_architecture 2 0 77(_process (_target(10))(_sensitivity(19)(1)(36))(_dssslsensitivity 2))))
			(line__86(_architecture 3 0 86(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__95(_architecture 4 0 95(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__106(_architecture 5 0 106(_process (_simple)(_target(14))(_sensitivity(25)(27)(28)(1))(_read(13)(36)))))
			(line__124(_architecture 6 0 124(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__134(_architecture 7 0 134(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__145(_architecture 8 0 145(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__158(_architecture 9 0 158(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__163(_architecture 10 0 163(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__172(_architecture 11 0 172(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__184(_architecture 12 0 184(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__197(_architecture 13 0 197(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4))(_read(16(0))(16(1))(16(2))(16(3))(16(4))(16(5))(16(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7456          1595000270599 simplecpu
(_unit VHDL (simplecpu 0 13(simplecpu 0 24))
	(_version vc1)
	(_time 1595000270600 2020.07.17 08:37:50)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6e686f6e32396e796e696f6c7b343c696e696b696d6867)
	(_entity
		(_time 1595000194821)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17(_entity(_out))))
		(_type (_int states 0 25(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 26(_architecture(_uni))))
		(_signal (_int pr_state states 0 27(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 28(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 29(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 43(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 43(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 47(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 58(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__65(_architecture 0 0 65(_process (_target(6))(_sensitivity(18)(1)(37))(_dssslsensitivity 2))))
			(line__74(_architecture 1 0 74(_process (_target(8))(_sensitivity(19)(1)(37))(_dssslsensitivity 2))))
			(line__83(_architecture 2 0 83(_process (_target(10))(_sensitivity(20)(1)(37))(_dssslsensitivity 2))))
			(line__92(_architecture 3 0 92(_process (_target(12))(_sensitivity(21)(1)(37))(_dssslsensitivity 2))))
			(line__101(_architecture 4 0 101(_process (_target(17))(_sensitivity(27)(1)(37))(_dssslsensitivity 2))))
			(line__112(_architecture 5 0 112(_process (_simple)(_target(14))(_sensitivity(26)(28)(29)(1))(_read(13)(37)))))
			(line__131(_architecture 6 0 131(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(32)(33)))))
			(line__141(_architecture 7 0 141(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 8 0 152(_process (_simple)(_target(36))(_sensitivity(34)(35)(40)))))
			(line__165(_architecture 9 0 165(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(36)))))
			(line__170(_architecture 10 0 170(_process (_simple)(_target(37))(_sensitivity(36)(38)(39)))))
			(line__179(_architecture 11 0 179(_process (_simple)(_target(38))(_sensitivity(14)))))
			(line__191(_architecture 12 0 191(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__204(_architecture 13 0 204(_process (_simple)(_target(3)(18)(19)(20)(21)(26)(27)(28)(29)(30)(31)(32)(33)(39)(40))(_sensitivity(3)(4))(_read(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7449          1595000470854 simplecpu
(_unit VHDL (simplecpu 0 13(simplecpu 0 24))
	(_version vc1)
	(_time 1595000470855 2020.07.17 08:41:10)
	(_source (\./../src/simplecpu.vhd\))
	(_code b8bdbbecb9efb8afb8bfb9bcade2eabfb8bfbdbfbbbeb1)
	(_entity
		(_time 1595000194821)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 15(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 16(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17(_entity(_out))))
		(_type (_int states 0 25(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 26(_architecture(_uni))))
		(_signal (_int pr_state states 0 27(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 28(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 29(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 42(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 43(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 43(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 47(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 49(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 54(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 58(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 59(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__65(_architecture 0 0 65(_process (_target(6))(_sensitivity(18)(1)(37))(_dssslsensitivity 2))))
			(line__74(_architecture 1 0 74(_process (_target(8))(_sensitivity(19)(1)(37))(_dssslsensitivity 2))))
			(line__83(_architecture 2 0 83(_process (_target(10))(_sensitivity(20)(1)(37))(_dssslsensitivity 2))))
			(line__92(_architecture 3 0 92(_process (_target(12))(_sensitivity(21)(1)(37))(_dssslsensitivity 2))))
			(line__101(_architecture 4 0 101(_process (_target(17))(_sensitivity(27)(1)(37))(_dssslsensitivity 2))))
			(line__112(_architecture 5 0 112(_process (_simple)(_target(14))(_sensitivity(26)(28)(29)(1))(_read(13)(37)))))
			(line__131(_architecture 6 0 131(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(32)(33)))))
			(line__141(_architecture 7 0 141(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 8 0 152(_process (_simple)(_target(36))(_sensitivity(34)(35)(40)))))
			(line__165(_architecture 9 0 165(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(36)))))
			(line__170(_architecture 10 0 170(_process (_simple)(_target(37))(_sensitivity(36)(38)(39)))))
			(line__179(_architecture 11 0 179(_process (_simple)(_target(38))(_sensitivity(14)))))
			(line__191(_architecture 12 0 191(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__204(_architecture 13 0 204(_process (_simple)(_target(3)(18)(19)(20)(21)(26)(27)(28)(29)(30)(31)(32)(33)(39)(40))(_sensitivity(3)(4))(_read(17(0))(17(1))(17(2))(17(3))(17(4))(17(5))(17(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7689          1595001232135 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595001232136 2020.07.17 08:53:52)
	(_source (\./../src/simplecpu.vhd\))
	(_code 792c2f78792e796e797e787a6c232b7e797e7c7e7a7f70)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__86(_architecture 2 0 86(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__95(_architecture 3 0 95(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__104(_architecture 4 0 104(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__115(_architecture 5 0 115(_process (_simple)(_target(14))(_sensitivity(27)(29)(30)(1))(_read(13)(38)))))
			(line__134(_architecture 6 0 134(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__144(_architecture 7 0 144(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__155(_architecture 8 0 155(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__168(_architecture 9 0 168(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__173(_architecture 10 0 173(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__182(_architecture 11 0 182(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__194(_architecture 12 0 194(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__207(_architecture 13 0 207(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7714          1595001337914 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595001337915 2020.07.17 08:55:37)
	(_source (\./../src/simplecpu.vhd\))
	(_code aeacfff9f2f9aeb9aea9afadbbf4fca9aea9aba9ada8a7)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__86(_architecture 2 0 86(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__95(_architecture 3 0 95(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__104(_architecture 4 0 104(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__115(_architecture 5 0 115(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__134(_architecture 6 0 134(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__144(_architecture 7 0 144(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__155(_architecture 8 0 155(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__168(_architecture 9 0 168(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__173(_architecture 10 0 173(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__182(_architecture 11 0 182(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__194(_architecture 12 0 194(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__207(_architecture 13 0 207(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7714          1595001367998 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595001367999 2020.07.17 08:56:07)
	(_source (\./../src/simplecpu.vhd\))
	(_code 2c7f2e28767b2c3b2c2b2d2f39767e2b2c2b292b2f2a25)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__86(_architecture 2 0 86(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__95(_architecture 3 0 95(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__104(_architecture 4 0 104(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__115(_architecture 5 0 115(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__134(_architecture 6 0 134(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__144(_architecture 7 0 144(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__155(_architecture 8 0 155(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__168(_architecture 9 0 168(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__173(_architecture 10 0 173(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__182(_architecture 11 0 182(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__194(_architecture 12 0 194(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__207(_architecture 13 0 207(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7714          1595001782254 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595001782255 2020.07.17 09:03:02)
	(_source (\./../src/simplecpu.vhd\))
	(_code 565356555901564156515755430c04515651535155505f)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__86(_architecture 2 0 86(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__95(_architecture 3 0 95(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__104(_architecture 4 0 104(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__115(_architecture 5 0 115(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__134(_architecture 6 0 134(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__144(_architecture 7 0 144(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__155(_architecture 8 0 155(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__168(_architecture 9 0 168(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__173(_architecture 10 0 173(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__182(_architecture 11 0 182(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__194(_architecture 12 0 194(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__207(_architecture 13 0 207(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7693          1595002066895 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595002066896 2020.07.17 09:07:46)
	(_source (\./../src/simplecpu.vhd\))
	(_code 373766323960372037303636226d65303730323034313e)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0010000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__78(_architecture 1 0 78(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__87(_architecture 2 0 87(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__96(_architecture 3 0 96(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__105(_architecture 4 0 105(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__135(_architecture 6 0 135(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__145(_architecture 7 0 145(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__156(_architecture 8 0 156(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__169(_architecture 9 0 169(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__174(_architecture 10 0 174(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__183(_architecture 11 0 183(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__195(_architecture 12 0 195(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__208(_architecture 13 0 208(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7693          1595003234404 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595003234405 2020.07.17 09:27:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code d3d08281d984d3c4d3d4d2d2c68981d4d3d4d6d4d0d5da)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni(_string \"0010000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__78(_architecture 1 0 78(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__87(_architecture 2 0 87(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__96(_architecture 3 0 96(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__105(_architecture 4 0 105(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__135(_architecture 6 0 135(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__145(_architecture 7 0 145(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__156(_architecture 8 0 156(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__169(_architecture 9 0 169(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__174(_architecture 10 0 174(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__183(_architecture 11 0 183(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__195(_architecture 12 0 195(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__208(_architecture 13 0 208(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7672          1595003962290 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595003962291 2020.07.17 09:39:22)
	(_source (\./../src/simplecpu.vhd\))
	(_code 252421212972253225222424307f77222522202226232c)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(19)(1)(38))(_dssslsensitivity 2))))
			(line__78(_architecture 1 0 78(_process (_target(8))(_sensitivity(20)(1)(38))(_dssslsensitivity 2))))
			(line__87(_architecture 2 0 87(_process (_target(10))(_sensitivity(21)(1)(38))(_dssslsensitivity 2))))
			(line__96(_architecture 3 0 96(_process (_target(12))(_sensitivity(22)(1)(38))(_dssslsensitivity 2))))
			(line__105(_architecture 4 0 105(_process (_target(18))(_sensitivity(28)(1)(38))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(14)(15))(_sensitivity(14)(15)(27)(29)(30)(1))(_read(13)(38)))))
			(line__135(_architecture 6 0 135(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(33)(34)))))
			(line__145(_architecture 7 0 145(_process (_simple)(_target(35))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__156(_architecture 8 0 156(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__169(_architecture 9 0 169(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__174(_architecture 10 0 174(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__183(_architecture 11 0 183(_process (_simple)(_target(39))(_sensitivity(14)))))
			(line__195(_architecture 12 0 195(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__208(_architecture 13 0 208(_process (_simple)(_target(3)(19)(20)(21)(22)(27)(28)(29)(30)(31)(32)(33)(34)(40)(41))(_sensitivity(3)(4))(_read(18(0))(18(1))(18(2))(18(3))(18(4))(18(5))(18(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7032          1595004252223 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595004252224 2020.07.17 09:44:12)
	(_source (\./../src/simplecpu.vhd\))
	(_code a7f4a7f0a9f0a7b0a7a0a6a6b2fdf5a0a7a0a2a0a4a1ae)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(5))(_sensitivity(13)(1)(32))(_dssslsensitivity 2))))
			(line__78(_architecture 1 0 78(_process (_target(6))(_sensitivity(14)(1)(32))(_dssslsensitivity 2))))
			(line__87(_architecture 2 0 87(_process (_target(7))(_sensitivity(15)(1)(32))(_dssslsensitivity 2))))
			(line__96(_architecture 3 0 96(_process (_target(8))(_sensitivity(16)(1)(32))(_dssslsensitivity 2))))
			(line__105(_architecture 4 0 105(_process (_target(12))(_sensitivity(22)(1)(32))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(9)(10))(_sensitivity(9)(10)(21)(23)(24)(1))(_read(32)))))
			(line__135(_architecture 6 0 135(_process (_simple)(_target(29))(_sensitivity(5)(6)(7)(8)(27)(28)))))
			(line__145(_architecture 7 0 145(_process (_simple)(_target(29))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__156(_architecture 8 0 156(_process (_simple)(_target(31))(_sensitivity(29)(30)(35)))))
			(line__169(_architecture 9 0 169(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(31)))))
			(line__174(_architecture 10 0 174(_process (_simple)(_target(32))(_sensitivity(31)(33)(34)))))
			(line__183(_architecture 11 0 183(_process (_simple)(_target(33))(_sensitivity(9)))))
			(line__195(_architecture 12 0 195(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__208(_architecture 13 0 208(_process (_simple)(_target(3)(13)(14)(15)(16)(21)(22)(23)(24)(25)(26)(27)(28)(34)(35))(_sensitivity(3)(4))(_read(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7013          1595004462586 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595004462587 2020.07.17 09:47:42)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6e69646e32396e796e696f6c7b343c696e696b696d6867)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 49(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~13 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int address ~extstd.standard.INTEGER 0 50(_architecture(_uni((i 0))))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 52(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 57(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(5))(_sensitivity(13)(1)(32))(_dssslsensitivity 2))))
			(line__78(_architecture 1 0 78(_process (_target(6))(_sensitivity(14)(1)(32))(_dssslsensitivity 2))))
			(line__87(_architecture 2 0 87(_process (_target(7))(_sensitivity(15)(1)(32))(_dssslsensitivity 2))))
			(line__96(_architecture 3 0 96(_process (_target(8))(_sensitivity(16)(1)(32))(_dssslsensitivity 2))))
			(line__105(_architecture 4 0 105(_process (_target(12))(_sensitivity(22)(1)(32))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(9))(_sensitivity(21)(23)(24)(1)(32))(_dssslsensitivity 4))))
			(line__132(_architecture 6 0 132(_process (_simple)(_target(29))(_sensitivity(5)(6)(7)(8)(27)(28)))))
			(line__142(_architecture 7 0 142(_process (_simple)(_target(29))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__153(_architecture 8 0 153(_process (_simple)(_target(31))(_sensitivity(29)(30)(35)))))
			(line__166(_architecture 9 0 166(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(31)))))
			(line__171(_architecture 10 0 171(_process (_simple)(_target(32))(_sensitivity(31)(33)(34)))))
			(line__180(_architecture 11 0 180(_process (_simple)(_target(33))(_sensitivity(9)))))
			(line__192(_architecture 12 0 192(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__205(_architecture 13 0 205(_process (_simple)(_target(3)(13)(14)(15)(16)(21)(22)(23)(24)(25)(26)(27)(28)(34)(35))(_sensitivity(3)(4))(_read(12(0))(12(1))(12(2))(12(3))(12(4))(12(5))(12(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6632          1595004561604 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595004561605 2020.07.17 09:49:21)
	(_source (\./../src/simplecpu.vhd\))
	(_code 363966333961362136313733236c64313631333135303f)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 51(_architecture(_uni))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 56(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(5))(_sensitivity(11)(1)(30))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_target(6))(_sensitivity(12)(1)(30))(_dssslsensitivity 2))))
			(line__86(_architecture 2 0 86(_process (_target(7))(_sensitivity(13)(1)(30))(_dssslsensitivity 2))))
			(line__95(_architecture 3 0 95(_process (_target(8))(_sensitivity(14)(1)(30))(_dssslsensitivity 2))))
			(line__104(_architecture 4 0 104(_process (_target(10))(_sensitivity(20)(1)(30))(_dssslsensitivity 2))))
			(line__115(_architecture 5 0 115(_process (_target(9))(_sensitivity(19)(21)(22)(1)(30))(_dssslsensitivity 4))))
			(line__131(_architecture 6 0 131(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__141(_architecture 7 0 141(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(23)(24)))))
			(line__152(_architecture 8 0 152(_process (_simple)(_target(29))(_sensitivity(27)(28)(33)))))
			(line__165(_architecture 9 0 165(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(29)))))
			(line__170(_architecture 10 0 170(_process (_simple)(_target(30))(_sensitivity(29)(31)(32)))))
			(line__179(_architecture 11 0 179(_process (_simple)(_target(31))(_sensitivity(9)))))
			(line__191(_architecture 12 0 191(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__204(_architecture 13 0 204(_process (_simple)(_target(3)(11)(12)(13)(14)(19)(20)(21)(22)(23)(24)(25)(26)(32)(33))(_sensitivity(3)(4))(_read(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6653          1595004879556 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595004879557 2020.07.17 09:54:39)
	(_source (\./../src/simplecpu.vhd\))
	(_code 373632323960372037303630226d65303730323034313e)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(5))(_sensitivity(11)(1)(30))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(6))(_sensitivity(12)(1)(30))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_target(7))(_sensitivity(13)(1)(30))(_dssslsensitivity 2))))
			(line__93(_architecture 3 0 93(_process (_target(8))(_sensitivity(14)(1)(30))(_dssslsensitivity 2))))
			(line__102(_architecture 4 0 102(_process (_target(10))(_sensitivity(20)(1)(30))(_dssslsensitivity 2))))
			(line__113(_architecture 5 0 113(_process (_target(9))(_sensitivity(19)(21)(22)(1)(30))(_dssslsensitivity 4))))
			(line__129(_architecture 6 0 129(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__139(_architecture 7 0 139(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(23)(24)))))
			(line__150(_architecture 8 0 150(_process (_simple)(_target(29))(_sensitivity(27)(28)(33)))))
			(line__163(_architecture 9 0 163(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(29)))))
			(line__168(_architecture 10 0 168(_process (_simple)(_target(30))(_sensitivity(29)(31)(32)))))
			(line__177(_architecture 11 0 177(_process (_simple)(_target(31))(_sensitivity(9)))))
			(line__189(_architecture 12 0 189(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__202(_architecture 13 0 202(_process (_simple)(_target(3)(11)(12)(13)(14)(19)(20)(21)(22)(23)(24)(25)(26)(32)(33))(_sensitivity(3)(4))(_read(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6653          1595006069347 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595006069348 2020.07.17 10:14:29)
	(_source (\./../src/simplecpu.vhd\))
	(_code ccc39b99969bccdbcccbcdcbd9969ecbcccbc9cbcfcac5)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(5))(_sensitivity(11)(1)(30))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(6))(_sensitivity(12)(1)(30))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_target(7))(_sensitivity(13)(1)(30))(_dssslsensitivity 2))))
			(line__93(_architecture 3 0 93(_process (_target(8))(_sensitivity(14)(1)(30))(_dssslsensitivity 2))))
			(line__102(_architecture 4 0 102(_process (_target(10))(_sensitivity(20)(1)(30))(_dssslsensitivity 2))))
			(line__113(_architecture 5 0 113(_process (_target(9))(_sensitivity(19)(21)(22)(1)(30))(_dssslsensitivity 4))))
			(line__129(_architecture 6 0 129(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__139(_architecture 7 0 139(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(23)(24)))))
			(line__150(_architecture 8 0 150(_process (_simple)(_target(29))(_sensitivity(27)(28)(33)))))
			(line__163(_architecture 9 0 163(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(29)))))
			(line__168(_architecture 10 0 168(_process (_simple)(_target(30))(_sensitivity(29)(31)(32)))))
			(line__177(_architecture 11 0 177(_process (_simple)(_target(31))(_sensitivity(9)))))
			(line__189(_architecture 12 0 189(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__202(_architecture 13 0 202(_process (_simple)(_target(3)(11)(12)(13)(14)(19)(20)(21)(22)(23)(24)(25)(26)(32)(33))(_sensitivity(3)(4))(_read(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6653          1595006810247 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595006810248 2020.07.17 10:26:50)
	(_source (\./../src/simplecpu.vhd\))
	(_code f6a5a7a6f9a1f6e1f6f1f7f1e3aca4f1f6f1f3f1f5f0ff)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(5))(_sensitivity(11)(1)(30))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(6))(_sensitivity(12)(1)(30))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_target(7))(_sensitivity(13)(1)(30))(_dssslsensitivity 2))))
			(line__93(_architecture 3 0 93(_process (_target(8))(_sensitivity(14)(1)(30))(_dssslsensitivity 2))))
			(line__102(_architecture 4 0 102(_process (_target(10))(_sensitivity(20)(1)(30))(_dssslsensitivity 2))))
			(line__113(_architecture 5 0 113(_process (_target(9))(_sensitivity(19)(21)(22)(1)(30))(_dssslsensitivity 4))))
			(line__129(_architecture 6 0 129(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__139(_architecture 7 0 139(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(23)(24)))))
			(line__150(_architecture 8 0 150(_process (_simple)(_target(29))(_sensitivity(27)(28)(33)))))
			(line__163(_architecture 9 0 163(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(29)))))
			(line__168(_architecture 10 0 168(_process (_simple)(_target(30))(_sensitivity(29)(31)(32)))))
			(line__177(_architecture 11 0 177(_process (_simple)(_target(31))(_sensitivity(9)))))
			(line__189(_architecture 12 0 189(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__202(_architecture 13 0 202(_process (_simple)(_target(3)(11)(12)(13)(14)(19)(20)(21)(22)(23)(24)(25)(26)(32)(33))(_sensitivity(3)(4))(_read(10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6601          1595006892379 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595006892380 2020.07.17 10:28:12)
	(_source (\./../src/simplecpu.vhd\))
	(_code c3c59396c994c3d4c3c4c2c4d69991c4c3c4c6c4c0c5ca)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(5))(_sensitivity(11)(1)(30))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(6))(_sensitivity(12)(1)(30))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_target(7))(_sensitivity(13)(1)(30))(_dssslsensitivity 2))))
			(line__93(_architecture 3 0 93(_process (_target(8))(_sensitivity(14)(1)(30))(_dssslsensitivity 2))))
			(line__102(_architecture 4 0 102(_process (_target(10))(_sensitivity(20)(1)(30))(_dssslsensitivity 2))))
			(line__113(_architecture 5 0 113(_process (_target(9))(_sensitivity(19)(21)(22)(1)(30))(_dssslsensitivity 4))))
			(line__129(_architecture 6 0 129(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(25)(26)))))
			(line__139(_architecture 7 0 139(_process (_simple)(_target(27))(_sensitivity(5)(6)(7)(8)(23)(24)))))
			(line__150(_architecture 8 0 150(_process (_simple)(_target(29))(_sensitivity(27)(28)(33)))))
			(line__163(_architecture 9 0 163(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(29)))))
			(line__168(_architecture 10 0 168(_process (_simple)(_target(30))(_sensitivity(29)(31)(32)))))
			(line__177(_architecture 11 0 177(_process (_simple)(_target(31))(_sensitivity(9)))))
			(line__189(_architecture 12 0 189(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__202(_architecture 13 0 202(_process (_simple)(_target(3)(11)(12)(13)(14)(19)(20)(21)(22)(23)(24)(25)(26)(32)(33))(_sensitivity(3)(4)(10)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7332          1595010248085 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595010248086 2020.07.17 11:24:08)
	(_source (\./../src/simplecpu.vhd\))
	(_code db8a8989808cdbccdbdcda8fce8189dcdbdcdedcd8ddd2)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(19)(36)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__114(_architecture 5 0 114(_process (_simple)(_target(13))(_sensitivity(27)(36)))))
			(line__123(_architecture 6 0 123(_process (_target(13)(14))(_sensitivity(13)(25)(28)(1)))))
			(line__137(_architecture 7 0 137(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__147(_architecture 8 0 147(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__158(_architecture 9 0 158(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__171(_architecture 10 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__176(_architecture 11 0 176(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__185(_architecture 12 0 185(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__197(_architecture 13 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 14 0 210(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(16)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 15 -1)
)
I 000050 55 7335          1595010574878 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595010574879 2020.07.17 11:29:34)
	(_source (\./../src/simplecpu.vhd\))
	(_code 673663676930677067606633723d35606760626064616e)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(17)(1)(36))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(18)(1)(36))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(19)(36)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(20)(1)(36))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(16))(_sensitivity(26)(1)(36))(_dssslsensitivity 2))))
			(line__114(_architecture 5 0 114(_process (_simple)(_target(14))(_sensitivity(27))(_read(14)))))
			(line__123(_architecture 6 0 123(_process (_target(14))(_sensitivity(25)(28)(36)(1)))))
			(line__137(_architecture 7 0 137(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(31)(32)))))
			(line__147(_architecture 8 0 147(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(29)(30)))))
			(line__158(_architecture 9 0 158(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__171(_architecture 10 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__176(_architecture 11 0 176(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__185(_architecture 12 0 185(_process (_simple)(_target(37))(_sensitivity(14)))))
			(line__197(_architecture 13 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 14 0 210(_process (_simple)(_target(3)(17)(18)(19)(20)(25)(26)(27)(28)(29)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(16)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 15 -1)
)
I 000050 55 7222          1595010633224 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595010633225 2020.07.17 11:30:33)
	(_source (\./../src/simplecpu.vhd\))
	(_code 4f1c1e4d10184f584f484e1b5a151d484f484a484c4946)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__114(_architecture 5 0 114(_process (_simple)(_target(13))(_sensitivity(26))(_read(13)))))
			(line__123(_architecture 6 0 123(_process (_target(13))(_sensitivity(24)(27)(35)(1)))))
			(line__137(_architecture 7 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 8 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 9 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 10 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 11 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 12 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 13 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 14 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 15 -1)
)
I 000050 55 7215          1595011275532 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595011275533 2020.07.17 11:41:15)
	(_source (\./../src/simplecpu.vhd\))
	(_code 580e535b590f584f585f590c4d020a5f585f5d5f5b5e51)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__114(_architecture 5 0 114(_process (_simple)(_target(13))(_sensitivity(13)(26)))))
			(line__123(_architecture 6 0 123(_process (_target(13))(_sensitivity(24)(27)(35)(1)))))
			(line__137(_architecture 7 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 8 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 9 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 10 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 11 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 12 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 13 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 14 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 15 -1)
)
I 000050 55 7223          1595011705802 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595011705803 2020.07.17 11:48:25)
	(_source (\./../src/simplecpu.vhd\))
	(_code 11151b161946110611161041044b431611161416121718)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__114(_architecture 5 0 114(_process (_simple)(_target(13))(_sensitivity(13)(26)))))
			(line__123(_architecture 6 0 123(_process (_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__141(_architecture 7 0 141(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__151(_architecture 8 0 151(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__162(_architecture 9 0 162(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__175(_architecture 10 0 175(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__180(_architecture 11 0 180(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__189(_architecture 12 0 189(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__201(_architecture 13 0 201(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__214(_architecture 14 0 214(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 15 -1)
)
I 000050 55 7128          1595011808335 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595011808336 2020.07.17 11:50:08)
	(_source (\./../src/simplecpu.vhd\))
	(_code 95c19f9a99c295829592949b80cfc7929592909296939c)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__134(_architecture 6 0 134(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__144(_architecture 7 0 144(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__155(_architecture 8 0 155(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__168(_architecture 9 0 168(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__173(_architecture 10 0 173(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__182(_architecture 11 0 182(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__194(_architecture 12 0 194(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__207(_architecture 13 0 207(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595011994147 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595011994148 2020.07.17 11:53:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code 69673c69693e697e696e683e7c333b6e696e6c6e6a6f60)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__136(_architecture 6 0 136(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__146(_architecture 7 0 146(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__157(_architecture 8 0 157(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__170(_architecture 9 0 170(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__175(_architecture 10 0 175(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__184(_architecture 11 0 184(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__196(_architecture 12 0 196(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__209(_architecture 13 0 209(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(33686018 131843)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595012168263 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595012168264 2020.07.17 11:56:08)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9695929999c19681969197c283ccc4919691939195909f)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595014185106 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014185107 2020.07.17 12:29:45)
	(_source (\./../src/simplecpu.vhd\))
	(_code e2e5b5b1e9b5e2f5e2e5e3b6f7b8b0e5e2e5e7e5e1e4eb)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595014225858 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014225859 2020.07.17 12:30:25)
	(_source (\./../src/simplecpu.vhd\))
	(_code 104647171947100710171144054a421710171517131619)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595014323757 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014323758 2020.07.17 12:32:03)
	(_source (\./../src/simplecpu.vhd\))
	(_code 727723737925726572757326672820757275777571747b)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595014375011 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014375012 2020.07.17 12:32:55)
	(_source (\./../src/simplecpu.vhd\))
	(_code b4e5b4e0b9e3b4a3b4b3b5e0a1eee6b3b4b3b1b3b7b2bd)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7158          1595014595024 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014595025 2020.07.17 12:36:35)
	(_source (\./../src/simplecpu.vhd\))
	(_code 141741131943140314131540014e46131413111317121d)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131843)
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7137          1595014630987 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014630988 2020.07.17 12:37:10)
	(_source (\./../src/simplecpu.vhd\))
	(_code 95c6c49a99c29582959294c280cfc7929592909296939c)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__136(_architecture 6 0 136(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__146(_architecture 7 0 146(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__157(_architecture 8 0 157(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__170(_architecture 9 0 170(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__175(_architecture 10 0 175(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__184(_architecture 11 0 184(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__196(_architecture 12 0 196(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__209(_architecture 13 0 209(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7137          1595014807390 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014807391 2020.07.17 12:40:07)
	(_source (\./../src/simplecpu.vhd\))
	(_code aba4fbfcf0fcabbcabacaafcbef1f9acabacaeaca8ada2)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_simple)(_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__136(_architecture 6 0 136(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__146(_architecture 7 0 146(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__157(_architecture 8 0 157(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__170(_architecture 9 0 170(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__175(_architecture 10 0 175(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__184(_architecture 11 0 184(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__196(_architecture 12 0 196(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__209(_architecture 13 0 209(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7128          1595014955441 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595014955442 2020.07.17 12:42:35)
	(_source (\./../src/simplecpu.vhd\))
	(_code faaeacaaa2adfaedfafdfbadefa0a8fdfafdfffdf9fcf3)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__136(_architecture 6 0 136(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__146(_architecture 7 0 146(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__157(_architecture 8 0 157(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__170(_architecture 9 0 170(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__175(_architecture 10 0 175(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__184(_architecture 11 0 184(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__196(_architecture 12 0 196(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__209(_architecture 13 0 209(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7132          1595015145298 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595015145299 2020.07.17 12:45:45)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9dc89a92c0ca9d8a9d9a9cc988c7cf9a9d9a989a9e9b94)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13)(26))(_sensitivity(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7131          1595017754983 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595017754984 2020.07.17 13:29:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code b5bab0e1b9e2b5a2b5b2b4e1a0efe7b2b5b2b0b2b6b3bc)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7152          1595018165673 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595018165674 2020.07.17 13:36:05)
	(_source (\./../src/simplecpu.vhd\))
	(_code f4a0a6a4f9a3f4e3f4f3f5a0e1aea6f3f4f3f1f3f7f2fd)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(13)(24)(26)(27)(35)(1)(3))(_dssslsensitivity 6))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7131          1595018441129 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595018441130 2020.07.17 13:40:41)
	(_source (\./../src/simplecpu.vhd\))
	(_code f1a0a7a1f9a6f1e6f1f6f0a5e4aba3f6f1f6f4f6f2f7f8)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__137(_architecture 6 0 137(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__147(_architecture 7 0 147(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__158(_architecture 8 0 158(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__171(_architecture 9 0 171(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__176(_architecture 10 0 176(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__185(_architecture 11 0 185(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__197(_architecture 12 0 197(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__210(_architecture 13 0 210(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7163          1595018686184 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595018686185 2020.07.17 13:44:46)
	(_source (\./../src/simplecpu.vhd\))
	(_code 386d683d396f382f383f39682d626a3f383f3d3f3b3e31)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15))(_read(13)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7163          1595019330953 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595019330954 2020.07.17 13:55:30)
	(_source (\./../src/simplecpu.vhd\))
	(_code d6d8d784d981d6c1d6d1d786c38c84d1d6d1d3d1d5d0df)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15))(_read(13)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7163          1595019906311 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595019906312 2020.07.17 14:05:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code 555707565902554255525552400f07525552505256535c)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(15))(_read(13)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7156          1595019956325 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595019956326 2020.07.17 14:05:56)
	(_source (\./../src/simplecpu.vhd\))
	(_code b5b3e2e1b9e2b5a2b5b2b5b2a0efe7b2b5b2b0b2b6b3bc)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7156          1595020298220 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595020298221 2020.07.17 14:11:38)
	(_source (\./../src/simplecpu.vhd\))
	(_code 373531323960372037303730226d65303730323034313e)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7156          1595020588427 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595020588428 2020.07.17 14:16:28)
	(_source (\./../src/simplecpu.vhd\))
	(_code d286d380d985d2c5d2d5d2d5c78880d5d2d5d7d5d1d4db)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7156          1595022952437 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595022952438 2020.07.17 14:55:52)
	(_source (\./../src/simplecpu.vhd\))
	(_code 421144404915425542454245571810454245474541444b)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7156          1595023060789 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595023060790 2020.07.17 14:57:40)
	(_source (\./../src/simplecpu.vhd\))
	(_code 7a7a2a7b222d7a6d7a7d7a7d6f20287d7a7d7f7d797c73)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7128          1595023430462 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595023430463 2020.07.17 15:03:50)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9194929e99c691869196919684cbc39691969496929798)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7128          1595023679927 simplecpu
(_unit VHDL (simplecpu 0 15(simplecpu 0 26))
	(_version vc1)
	(_time 1595023679928 2020.07.17 15:07:59)
	(_source (\./../src/simplecpu.vhd\))
	(_code feaca8aea2a9fee9fef9fefdeba4acf9fef9fbf9fdf8f7)
	(_entity
		(_time 1595000918335)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 17(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 19(_entity(_out))))
		(_type (_int states 0 27(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 28(_architecture(_uni))))
		(_signal (_int pr_state states 0 29(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 30(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 31(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 44(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 50(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 55(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 59(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 60(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__66(_architecture 0 0 66(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__75(_architecture 1 0 75(_process (_target(8))(_sensitivity(17)(1)(35))(_dssslsensitivity 2))))
			(line__84(_architecture 2 0 84(_process (_simple)(_target(9)(10))(_sensitivity(18)(35)(1))(_read(9)))))
			(line__94(_architecture 3 0 94(_process (_target(12))(_sensitivity(19)(1)(35))(_dssslsensitivity 2))))
			(line__103(_architecture 4 0 103(_process (_target(15))(_sensitivity(25)(1)(35))(_dssslsensitivity 2))))
			(line__116(_architecture 5 0 116(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__138(_architecture 6 0 138(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__148(_architecture 7 0 148(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__159(_architecture 8 0 159(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__172(_architecture 9 0 172(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__177(_architecture 10 0 177(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__186(_architecture 11 0 186(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__198(_architecture 12 0 198(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__211(_architecture 13 0 211(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6730          1595062576191 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595062576192 2020.07.18 01:56:16)
	(_source (\./../src/simplecpu.vhd\))
	(_code 88888a8689df889f888f88879dd2da8f888f8d8f8b8e81)
	(_entity
		(_time 1595062558708)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~12 0 20(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_port (_int output ~BIT_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 31(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~BIT_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))(1((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 1)))(2((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 0)))(3((i 0))((i 0))((i 0))((i 0))((i 0))((i 1))((i 1)))(4((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(5((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(6((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~132 0 45(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD1 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD2 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD3 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int zr0 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr1 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr2 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr3 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int LD_PC ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int LD_IR ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int inc_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int clr_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int s00 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~BIT_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~BIT_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~BIT_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extstd.standard.BIT 0 60(_architecture(_uni((i 0))))))
		(_type (_int ~BIT_VECTOR{1~downto~0}~13 0 61(_array ~extstd.standard.BIT ((_dto i 1 i 0)))))
		(_signal (_int cmd ~BIT_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~BIT_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(35)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(0 0)
		(0)
		(0 257)
		(256)
		(257)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6743          1595063130661 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595063130662 2020.07.18 02:05:30)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6d3f696d303a6d7a6d6a6d3a78373f6a6d6a686a6e6b64)
	(_entity
		(_time 1595062558708)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~12 0 20(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_port (_int output ~BIT_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 31(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~BIT_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))(1((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 1)))(2((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 0)))(3((i 0))((i 0))((i 0))((i 0))((i 0))((i 1))((i 1)))(4((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(5((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(6((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~132 0 45(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD1 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD2 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD3 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int zr0 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr1 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr2 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr3 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int LD_PC ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int LD_IR ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int inc_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int clr_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int s00 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~BIT_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~BIT_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~BIT_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extstd.standard.BIT 0 60(_architecture(_uni((i 0))))))
		(_type (_int ~BIT_VECTOR{1~downto~0}~13 0 61(_array ~extstd.standard.BIT ((_dto i 1 i 0)))))
		(_signal (_int cmd ~BIT_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~BIT_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(16)(1)(35))(_dssslsensitivity 2))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(0 0)
		(0)
		(0 257)
		(256)
		(257)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 6721          1595066199845 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595066199846 2020.07.18 02:56:39)
	(_source (\./../src/simplecpu.vhd\))
	(_code 702520717927706770777027652a227770777577737679)
	(_entity
		(_time 1595062558708)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~12 0 20(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_port (_int output ~BIT_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~13 0 31(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~BIT_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))(1((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 1)))(2((i 0))((i 0))((i 0))((i 0))((i 1))((i 0))((i 0)))(3((i 0))((i 0))((i 0))((i 0))((i 0))((i 1))((i 1)))(4((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(5((i 0))((i 0))((i 1))((i 0))((i 0))((i 0))((i 0)))(6((i 0))((i 0))((i 0))((i 0))((i 0))((i 0))((i 0)))))))
		(_type (_int ~BIT_VECTOR{6~downto~0}~132 0 45(_array ~extstd.standard.BIT ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~BIT_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~BIT_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~BIT_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~BIT_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~BIT_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~BIT_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD1 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD2 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int LD3 ~extstd.standard.BIT 0 51(_architecture(_uni((i 0))))))
		(_signal (_int zr0 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr1 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr2 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int zr3 ~extstd.standard.BIT 0 52(_architecture(_uni((i 0))))))
		(_signal (_int LD_PC ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int LD_IR ~extstd.standard.BIT 0 53(_architecture(_uni((i 0))))))
		(_signal (_int inc_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int clr_pc ~extstd.standard.BIT 0 54(_architecture(_uni((i 0))))))
		(_signal (_int s00 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extstd.standard.BIT 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~BIT_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~BIT_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~BIT_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~BIT_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extstd.standard.BIT 0 60(_architecture(_uni((i 0))))))
		(_type (_int ~BIT_VECTOR{1~downto~0}~13 0 61(_array ~extstd.standard.BIT ((_dto i 1 i 0)))))
		(_signal (_int cmd ~BIT_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~BIT_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BIT (1 BIT)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(0 65536)
		(0 0)
		(0)
		(0 257)
		(256)
		(257)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7123          1595066358099 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595066358100 2020.07.18 02:59:18)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9a9f9f95c2cd9a8d9a9d9acd8fc0c89d9a9d9f9d999c93)
	(_entity
		(_time 1595066358071)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(33686018 131843)
		(770)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7123          1595066434307 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595066434308 2020.07.18 03:00:34)
	(_source (\./../src/simplecpu.vhd\))
	(_code 555756565902554255525502400f07525552505256535c)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7123          1595066615458 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595066615459 2020.07.18 03:03:35)
	(_source (\./../src/simplecpu.vhd\))
	(_code eaeceab9b2bdeafdeaedeabdffb0b8edeaedefede9ece3)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
V 000042 55 458 0 testbench_for_simplecpu
(_configuration VHDL (testbench_for_simplecpu 0 43 (simplecpu_tb))
	(_version vc1)
	(_time 1595070795552 2020.07.18 04:13:15)
	(_source (\./../src/TestBench/simplecpu_TB.vhd\))
	(_code 67343067653130706366753d3361326164616f6231)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . simplecpu simplecpu
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000050 55 7127          1595077273112 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595077273113 2020.07.18 06:01:13)
	(_source (\./../src/simplecpu.vhd\))
	(_code 623762626935627562656235773830656265676561646b)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 56(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 60(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__67(_architecture 0 0 67(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__77(_architecture 1 0 77(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(35)(1))(_read(9)))))
			(line__87(_architecture 2 0 87(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(35)(1)))))
			(line__97(_architecture 3 0 97(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(35)(1)))))
			(line__107(_architecture 4 0 107(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(35)(1)))))
			(line__120(_architecture 5 0 120(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(35)(1)))))
			(line__142(_architecture 6 0 142(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)(31)))))
			(line__152(_architecture 7 0 152(_process (_simple)(_target(32))(_sensitivity(6)(8)(10)(12)(28)(29)))))
			(line__163(_architecture 8 0 163(_process (_simple)(_target(34))(_sensitivity(32)(33)(38)))))
			(line__176(_architecture 9 0 176(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(34)))))
			(line__181(_architecture 10 0 181(_process (_simple)(_target(35))(_sensitivity(34)(36)(37)))))
			(line__190(_architecture 11 0 190(_process (_simple)(_target(36))(_sensitivity(13)))))
			(line__202(_architecture 12 0 202(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__215(_architecture 13 0 215(_process (_simple)(_target(3)(5)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(37)(38))(_sensitivity(3)(4)(13)(15)(35)(38)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(33686018 131843)
		(771)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7453          1595080379771 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595080379772 2020.07.18 06:52:59)
	(_source (\./../src/simplecpu.vhd\))
	(_code c2c49097c995c2d5c2c5c290d79890c5c2c5c7c5c1c4cb)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 57(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 61(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 62(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__68(_architecture 0 0 68(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__78(_architecture 1 0 78(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(38)(1))(_read(9)))))
			(line__88(_architecture 2 0 88(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(38)(1)))))
			(line__98(_architecture 3 0 98(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(38)(1)))))
			(line__108(_architecture 4 0 108(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(38)(1)))))
			(line__121(_architecture 5 0 121(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(38)(1)))))
			(line__143(_architecture 6 0 143(_process (_simple)(_target(32)(36))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__156(_architecture 7 0 156(_process (_simple)(_target(33)(35))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__170(_architecture 8 0 170(_process (_simple)(_target(37))(_sensitivity(35)(36)(41)))))
			(line__184(_architecture 9 0 184(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(37)))))
			(line__189(_architecture 10 0 189(_process (_simple)(_target(38))(_sensitivity(37)(39)(40)))))
			(line__198(_architecture 11 0 198(_process (_simple)(_target(39))(_sensitivity(13)))))
			(line__210(_architecture 12 0 210(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__223(_architecture 13 0 223(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(40)(41))(_sensitivity(3)(4)(13)(15)(38)(41))(_read(34)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7665          1595081441271 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595081441272 2020.07.18 07:10:41)
	(_source (\./../src/simplecpu.vhd\))
	(_code 3e3d693b62693e293e3939392b646c393e393b393d3837)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(39)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(39)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(39)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(39)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(39)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(32)(37))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(33)(36))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(38))(_sensitivity(36)(37)(42)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(38)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(39))(_sensitivity(38)(40)(41)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(40))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(35)(41)(42))(_sensitivity(3)(4)(13)(15)(39)(42))(_read(34)(35)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7773          1595083428635 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595083428636 2020.07.18 07:43:48)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6d3b6e6d303a6d7a6d6a6a3f78373f6a6d6a686a6e6b64)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(32)(38))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(33)(37))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7773          1595083569502 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595083569503 2020.07.18 07:46:09)
	(_source (\./../src/simplecpu.vhd\))
	(_code a8fcadffa9ffa8bfa8afaffabdf2faafa8afadafabaea1)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_target(6))(_sensitivity(5)(16)(1)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(32)(38))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(33)(37))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7796          1595083626925 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595083626926 2020.07.18 07:47:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code f6a0f3a6f9a1f6e1f6f1f1a4e3aca4f1f6f1f3f1f5f0ff)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(1))(_read(40)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(32)(38))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(33)(37))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000053 55 2321          1595085963295 decode_input
(_unit VHDL (decode_input 0 5(decode_input 0 17))
	(_version vc1)
	(_time 1595085963296 2020.07.18 08:26:03)
	(_source (\./../src/decode_input.vhd\))
	(_code 6d6f3d6d3c3a3a7b386a793739683b6b646b386a6d)
	(_entity
		(_time 1595085963293)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int r_ir ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int LD_0 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD_1 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD_2 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD_3 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int s_00 ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int s_01 ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 18(_architecture(_uni))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 18(_architecture(_uni))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 18(_architecture(_uni))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 18(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 20(_architecture(_uni))))
		(_process
			(line__22(_architecture 0 0 22(_assignment (_alias((rout_ir)(r_ir)))(_target(12))(_sensitivity(0)))))
			(line__24(_architecture 1 0 24(_process (_simple)(_target(8)(9)(10)(11)(13)(14))(_sensitivity(8)(9)(10)(11)(12)(13)(14))(_read(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . decode_input 2 -1)
)
I 000053 55 1783          1595086122734 decode_input
(_unit VHDL (decode_input 0 5(decode_input 0 17))
	(_version vc1)
	(_time 1595086122735 2020.07.18 08:28:42)
	(_source (\./../src/decode_input.vhd\))
	(_code 3b6f6c3e6c6c6c2d6e3c2f616f3e6d3d323d6e3c3b)
	(_entity
		(_time 1595086112195)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int r_ir ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_entity(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_port (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_entity(_in))))
		(_port (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 9(_entity(_out))))
		(_port (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 10(_entity(_out))))
		(_port (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 11(_entity(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_architecture(_uni))))
		(_process
			(line__22(_architecture 0 0 22(_assignment (_alias((rout_ir)(r_ir)))(_target(8))(_sensitivity(0)))))
			(line__24(_architecture 1 0 24(_process (_simple)(_target(2)(3)(4)(5)(6)(7))(_sensitivity(8))(_read(1)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . decode_input 2 -1)
)
I 000050 55 7796          1595086484800 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595086484801 2020.07.18 08:34:44)
	(_source (\./../src/simplecpu.vhd\))
	(_code 898a888789de899e898e8edb9cd3db8e898e8c8e8a8f80)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(1))(_read(40)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(32)(38))(_sensitivity(6)(8)(10)(12)(30)(31))(_read(32)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(33)(37))(_sensitivity(6)(8)(10)(12)(28)(29))(_read(33)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(30)(31)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7750          1595087017647 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595087017648 2020.07.18 08:43:37)
	(_source (\./../src/simplecpu.vhd\))
	(_code f5f4f5a5f9a2f5e2f5f2f5f5e0afa7f2f5f2f0f2f6f3fc)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(1))(_read(40)))))
			(line__79(_architecture 1 0 79(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__89(_architecture 2 0 89(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__99(_architecture 3 0 99(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__109(_architecture 4 0 109(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__122(_architecture 5 0 122(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__144(_architecture 6 0 144(_process (_simple)(_target(38))(_sensitivity(6)(8)(10)(12)(35)))))
			(line__157(_architecture 7 0 157(_process (_simple)(_target(37))(_sensitivity(6)(8)(10)(12)(34)))))
			(line__171(_architecture 8 0 171(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__185(_architecture 9 0 185(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__190(_architecture 10 0 190(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__199(_architecture 11 0 199(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__211(_architecture 12 0 211(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__224(_architecture 13 0 224(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7776          1595087423300 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595087423301 2020.07.18 08:50:23)
	(_source (\./../src/simplecpu.vhd\))
	(_code 8d838a83d0da8d9a8d8a8a8b98d7df8a8d8a888a8e8b84)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(1))(_read(40)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(38))(_sensitivity(6)(8)(10)(12)(35)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(37))(_sensitivity(6)(8)(10)(12)(34)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7769          1595088301204 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595088301205 2020.07.18 09:05:01)
	(_source (\./../src/simplecpu.vhd\))
	(_code e0b1eab3e9b7e0f7e0e7e7e6f5bab2e7e0e7e5e7e3e6e9)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(40)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(38))(_sensitivity(6)(8)(10)(12)(35)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(37))(_sensitivity(6)(8)(10)(12)(34)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(28)(29)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7761          1595089243053 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595089243054 2020.07.18 09:20:43)
	(_source (\./../src/simplecpu.vhd\))
	(_code f3f1f8a3f9a4f3e4f3f4f3a3e6a9a1f4f3f4f6f4f0f5fa)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int s00 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s01 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s11 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_signal (_int s10 ~extieee.std_logic_1164.STD_LOGIC 0 55(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(40)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(40)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(40)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(40)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(40)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(40)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(38))(_sensitivity(6)(8)(10)(12)(35)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(37))(_sensitivity(6)(8)(10)(12)(34)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(39))(_sensitivity(37)(38)(43)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(39)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(40))(_sensitivity(39)(41)(42)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(41))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(34)(35)(36)(42)(43))(_sensitivity(3)(4)(13)(15)(40)(43))(_read(34)(35)(36)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7425          1595089323392 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595089323393 2020.07.18 09:22:03)
	(_source (\./../src/simplecpu.vhd\))
	(_code cbc5ca9e909ccbdccbcccb9bde9199cccbccceccc8cdc2)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7425          1595090036906 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595090036907 2020.07.18 09:33:56)
	(_source (\./../src/simplecpu.vhd\))
	(_code f7f7f1a7f9a0f7e0f7f0f0f1e2ada5f0f7f0f2f0f4f1fe)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7425          1595090118059 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595090118060 2020.07.18 09:35:18)
	(_source (\./../src/simplecpu.vhd\))
	(_code fbaefaaba0acfbecfbfcfcfdeea1a9fcfbfcfefcf8fdf2)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7425          1595093148750 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595093148751 2020.07.18 10:25:48)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9acb9895c2cd9a8d9a9d9d9c8fc0c89d9a9d9f9d999c93)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(9)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7415          1595101537364 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595101537365 2020.07.18 12:45:37)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9ccd9e93c6cb9c8b9c9b9b9a89c6ce9b9c9b999b9f9a95)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(10))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7411          1595101651261 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595101651262 2020.07.18 12:47:31)
	(_source (\./../src/simplecpu.vhd\))
	(_code 8ed8d880d2d98e998e8989889bd4dc898e898b898d8887)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__132(_architecture 5 0 132(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__154(_architecture 6 0 154(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__167(_architecture 7 0 167(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__181(_architecture 8 0 181(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__195(_architecture 9 0 195(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__200(_architecture 10 0 200(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__209(_architecture 11 0 209(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__221(_architecture 12 0 221(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__234(_architecture 13 0 234(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7411          1595101813829 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595101813830 2020.07.18 12:50:13)
	(_source (\./../src/simplecpu.vhd\))
	(_code 91949b9e99c691869196969384cbc39691969496929798)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7411          1595101909711 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595101909712 2020.07.18 12:51:49)
	(_source (\./../src/simplecpu.vhd\))
	(_code 144217131943140314131316014e46131413111317121d)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7419          1595102076324 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102076325 2020.07.18 12:54:36)
	(_source (\./../src/simplecpu.vhd\))
	(_code f5f0a7a5f9a2f5e2f5f2f2f7e0afa7f2f5f2f0f2f6f3fc)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_target(15))(_sensitivity(14)(25)(1)(15))(_dssslsensitivity 3))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7394          1595102164117 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102164118 2020.07.18 12:56:04)
	(_source (\./../src/simplecpu.vhd\))
	(_code e9e6ebbae9bee9fee9eeeeecfcb3bbeee9eeeceeeaefe0)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_target(15))(_sensitivity(14)(25)(1)))))
			(line__135(_architecture 5 0 135(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__157(_architecture 6 0 157(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__170(_architecture 7 0 170(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__184(_architecture 8 0 184(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__198(_architecture 9 0 198(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__203(_architecture 10 0 203(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__212(_architecture 11 0 212(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__224(_architecture 12 0 224(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__237(_architecture 13 0 237(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7394          1595102237161 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102237162 2020.07.18 12:57:17)
	(_source (\./../src/simplecpu.vhd\))
	(_code 313f64343966312631363634246b633631363436323738)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_target(15))(_sensitivity(14)(25)(1)))))
			(line__135(_architecture 5 0 135(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__157(_architecture 6 0 157(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__170(_architecture 7 0 170(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__184(_architecture 8 0 184(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__198(_architecture 9 0 198(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__203(_architecture 10 0 203(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__212(_architecture 11 0 212(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__224(_architecture 12 0 224(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__237(_architecture 13 0 237(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7394          1595102237494 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102237495 2020.07.18 12:57:17)
	(_source (\./../src/simplecpu.vhd\))
	(_code 88de8b8689df889f888f8f8d9dd2da8f888f8d8f8b8e81)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_target(15))(_sensitivity(14)(25)(1)))))
			(line__135(_architecture 5 0 135(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__157(_architecture 6 0 157(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__170(_architecture 7 0 170(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__184(_architecture 8 0 184(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__198(_architecture 9 0 198(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__203(_architecture 10 0 203(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__212(_architecture 11 0 212(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__224(_architecture 12 0 224(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__237(_architecture 13 0 237(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7411          1595102277335 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102277336 2020.07.18 12:57:57)
	(_source (\./../src/simplecpu.vhd\))
	(_code 1d194d1a404a1d0a1d1a1a1808474f1a1d1a181a1e1b14)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1)))))
			(line__135(_architecture 5 0 135(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__157(_architecture 6 0 157(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__170(_architecture 7 0 170(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__184(_architecture 8 0 184(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__198(_architecture 9 0 198(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__203(_architecture 10 0 203(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__212(_architecture 11 0 212(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__224(_architecture 12 0 224(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__237(_architecture 13 0 237(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7422          1595102301672 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102301673 2020.07.18 12:58:21)
	(_source (\./../src/simplecpu.vhd\))
	(_code 343a65313963342334333336216e66333433313337323d)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(16843009 65793)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7444          1595102358972 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595102358973 2020.07.18 12:59:18)
	(_source (\./../src/simplecpu.vhd\))
	(_code 050554030952051205020207105f57020502000206030c)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1))(_read(6)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(8)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1))(_read(10)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1))(_read(12)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7444          1595103029251 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595103029252 2020.07.18 13:10:29)
	(_source (\./../src/simplecpu.vhd\))
	(_code 4e1b484c12194e594e49494c5b141c494e494b494d4847)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1))(_read(6)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(8)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1))(_read(10)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1))(_read(12)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7444          1595103606354 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595103606355 2020.07.18 13:20:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code a4aba4f3a9f3a4b3a4a3a3a6b1fef6a3a4a3a1a3a7a2ad)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(36)(1))(_read(6)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(36)(1))(_read(8)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10))(_sensitivity(9)(18)(36)(1))(_read(10)))))
			(line__105(_architecture 3 0 105(_process (_simple)(_target(11)(12))(_sensitivity(11)(19)(36)(1))(_read(12)))))
			(line__117(_architecture 4 0 117(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__136(_architecture 5 0 136(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__158(_architecture 6 0 158(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__171(_architecture 7 0 171(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__185(_architecture 8 0 185(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__199(_architecture 9 0 199(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__204(_architecture 10 0 204(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__213(_architecture 11 0 213(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__225(_architecture 12 0 225(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__238(_architecture 13 0 238(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7486          1595151480589 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151480590 2020.07.19 02:38:00)
	(_source (\./../src/simplecpu.vhd\))
	(_code 5e59595d02095e495e59585d4b040c595e595b595d5857)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__81(_architecture 1 0 81(_process (_simple)(_target(7)(8))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__93(_architecture 2 0 93(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__112(_architecture 3 0 112(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__134(_architecture 4 0 134(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__153(_architecture 5 0 153(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__175(_architecture 6 0 175(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__188(_architecture 7 0 188(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__202(_architecture 8 0 202(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__216(_architecture 9 0 216(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__221(_architecture 10 0 221(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__230(_architecture 11 0 230(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__242(_architecture 12 0 242(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__255(_architecture 13 0 255(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595151526540 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151526541 2020.07.19 02:38:46)
	(_source (\./../src/simplecpu.vhd\))
	(_code df8adb8d8088dfc8dfd8dad9ca858dd8dfd8dad8dcd9d6)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__86(_architecture 1 0 86(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__104(_architecture 2 0 104(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__123(_architecture 3 0 123(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__145(_architecture 4 0 145(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__164(_architecture 5 0 164(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__186(_architecture 6 0 186(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__199(_architecture 7 0 199(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__213(_architecture 8 0 213(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__227(_architecture 9 0 227(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__232(_architecture 10 0 232(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__241(_architecture 11 0 241(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__253(_architecture 12 0 253(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__266(_architecture 13 0 266(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595151552414 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151552415 2020.07.19 02:39:12)
	(_source (\./../src/simplecpu.vhd\))
	(_code f2f4a2a2f9a5f2e5f2f5f7f4e7a8a0f5f2f5f7f5f1f4fb)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__86(_architecture 1 0 86(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__104(_architecture 2 0 104(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__123(_architecture 3 0 123(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__145(_architecture 4 0 145(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__164(_architecture 5 0 164(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__186(_architecture 6 0 186(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__199(_architecture 7 0 199(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__213(_architecture 8 0 213(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__227(_architecture 9 0 227(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__232(_architecture 10 0 232(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__241(_architecture 11 0 241(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__253(_architecture 12 0 253(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__266(_architecture 13 0 266(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595151604575 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151604576 2020.07.19 02:40:04)
	(_source (\./../src/simplecpu.vhd\))
	(_code affda4f8f0f8afb8afa8aaabbaf5fda8afa8aaa8aca9a6)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__88(_architecture 1 0 88(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__106(_architecture 2 0 106(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__125(_architecture 3 0 125(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__147(_architecture 4 0 147(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__166(_architecture 5 0 166(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__188(_architecture 6 0 188(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__201(_architecture 7 0 201(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__215(_architecture 8 0 215(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__229(_architecture 9 0 229(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__234(_architecture 10 0 234(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__243(_architecture 11 0 243(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__255(_architecture 12 0 255(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__268(_architecture 13 0 268(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595151742738 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151742739 2020.07.19 02:42:22)
	(_source (\./../src/simplecpu.vhd\))
	(_code 5b5c5c58000c5b4c5b5c5e5e4e01095c5b5c5e5c585d52)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__89(_architecture 1 0 89(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__107(_architecture 2 0 107(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__126(_architecture 3 0 126(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__148(_architecture 4 0 148(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__167(_architecture 5 0 167(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__189(_architecture 6 0 189(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__202(_architecture 7 0 202(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__216(_architecture 8 0 216(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__230(_architecture 9 0 230(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__235(_architecture 10 0 235(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__244(_architecture 11 0 244(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__256(_architecture 12 0 256(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__269(_architecture 13 0 269(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595151861435 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595151861436 2020.07.19 02:44:21)
	(_source (\./../src/simplecpu.vhd\))
	(_code 0a590d0c525d0a1d0a0d0f051f50580d0a0d0f0d090c03)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__89(_architecture 1 0 89(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__109(_architecture 2 0 109(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__130(_architecture 3 0 130(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__154(_architecture 4 0 154(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__173(_architecture 5 0 173(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__195(_architecture 6 0 195(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__208(_architecture 7 0 208(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__222(_architecture 8 0 222(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__236(_architecture 9 0 236(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__241(_architecture 10 0 241(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__250(_architecture 11 0 250(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__262(_architecture 12 0 262(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__275(_architecture 13 0 275(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595152541706 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595152541707 2020.07.19 02:55:41)
	(_source (\./../src/simplecpu.vhd\))
	(_code 545052575903544354500653410e06535453515357525d)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595152572453 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595152572454 2020.07.19 02:56:12)
	(_source (\./../src/simplecpu.vhd\))
	(_code 722425737925726572762075672820757275777571747b)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7496          1595152574340 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595152574341 2020.07.19 02:56:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code d481d386d983d4c3d4d086d3c18e86d3d4d3d1d3d7d2dd)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 (_to i 0 i 8))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7519          1595153138730 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595153138731 2020.07.19 03:05:38)
	(_source (\./../src/simplecpu.vhd\))
	(_code 7b79797a202c7b6c7b7f2a7f6e21297c7b7c7e7c787d72)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7519          1595154675079 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595154675080 2020.07.19 03:31:15)
	(_source (\./../src/simplecpu.vhd\))
	(_code d387d281d984d3c4d3d782d7c68981d4d3d4d6d4d0d5da)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(15)(24)(26)(27)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7519          1595155676703 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595155676704 2020.07.19 03:47:56)
	(_source (\./../src/simplecpu.vhd\))
	(_code 6c6b3d6c363b6c7b6c683d6879363e6b6c6b696b6f6a65)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(31)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595157594207 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595157594208 2020.07.19 04:19:54)
	(_source (\./../src/simplecpu.vhd\))
	(_code a8abffffa9ffa8bfa8acf9acbdf2faafa8afadafabaea1)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595160006093 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595160006094 2020.07.19 05:00:06)
	(_source (\./../src/simplecpu.vhd\))
	(_code 1a1c4b1d424d1a0d1a1e4b1e0f40481d1a1d1f1d191c13)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 131843)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595160539011 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595160539012 2020.07.19 05:08:59)
	(_source (\./../src/simplecpu.vhd\))
	(_code d4d08486d983d4c3d4d085d0c18e86d3d4d3d1d3d7d2dd)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(33686018 197379)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595160622640 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595160622641 2020.07.19 05:10:22)
	(_source (\./../src/simplecpu.vhd\))
	(_code 7d727d7c202a7d6a7d792c7968272f7a7d7a787a7e7b74)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595160641532 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595160641533 2020.07.19 05:10:41)
	(_source (\./../src/simplecpu.vhd\))
	(_code 481c1f4a491f485f484c194c5d121a4f484f4d4f4b4e41)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595161273999 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595161274000 2020.07.19 05:21:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code dcdcdc8e868bdccbdcd88dd8c9868edbdcdbd9dbdfdad5)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595161423551 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595161423552 2020.07.19 05:23:43)
	(_source (\./../src/simplecpu.vhd\))
	(_code 075257010950071007035603125d55000700020004010e)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__263(_architecture 12 0 263(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__276(_architecture 13 0 276(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595161713417 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595161713418 2020.07.19 05:28:33)
	(_source (\./../src/simplecpu.vhd\))
	(_code 5a5f5159020d5a4d5a5e0b584f00085d5a5d5f5d595c53)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__265(_architecture 12 0 265(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__278(_architecture 13 0 278(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7515          1595163187757 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595163187758 2020.07.19 05:53:07)
	(_source (\./../src/simplecpu.vhd\))
	(_code 82d4868c89d582958286d38097d8d0858285878581848b)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 6 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 45(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 46(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 47(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 48(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 49(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 50(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 51(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 52(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 53(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 54(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 62(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__69(_architecture 0 0 69(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__90(_architecture 1 0 90(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__110(_architecture 2 0 110(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__131(_architecture 3 0 131(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__155(_architecture 4 0 155(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__174(_architecture 5 0 174(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__196(_architecture 6 0 196(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__209(_architecture 7 0 209(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__223(_architecture 8 0 223(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__237(_architecture 9 0 237(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__242(_architecture 10 0 242(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__251(_architecture 11 0 251(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__265(_architecture 12 0 265(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__278(_architecture 13 0 278(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7780          1595165073917 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595165073918 2020.07.19 06:24:33)
	(_source (\./../src/simplecpu.vhd\))
	(_code 4e4f1b4c12194e594e4a1e495b141c494e494b494d4847)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 11 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 75(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 77(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__82(_architecture 0 0 82(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__103(_architecture 1 0 103(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__123(_architecture 2 0 123(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__168(_architecture 4 0 168(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__187(_architecture 5 0 187(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__209(_architecture 6 0 209(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__222(_architecture 7 0 222(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__236(_architecture 8 0 236(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__250(_architecture 9 0 250(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__255(_architecture 10 0 255(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__264(_architecture 11 0 264(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__278(_architecture 12 0 278(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__291(_architecture 13 0 291(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7780          1595165234121 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595165234122 2020.07.19 06:27:14)
	(_source (\./../src/simplecpu.vhd\))
	(_code 194b1b1e194e190e191d49190c434b1e191e1c1e1a1f10)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 11 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 75(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 77(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__82(_architecture 0 0 82(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__103(_architecture 1 0 103(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__123(_architecture 2 0 123(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__168(_architecture 4 0 168(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__187(_architecture 5 0 187(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__209(_architecture 6 0 209(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__222(_architecture 7 0 222(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__236(_architecture 8 0 236(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__250(_architecture 9 0 250(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__255(_architecture 10 0 255(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__264(_architecture 11 0 264(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131586)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7780          1595165633739 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595165633740 2020.07.19 06:33:53)
	(_source (\./../src/simplecpu.vhd\))
	(_code 134241141944130413174313064941141314161410151a)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 11 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 75(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 77(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__82(_architecture 0 0 82(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__103(_architecture 1 0 103(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__123(_architecture 2 0 123(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__168(_architecture 4 0 168(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__187(_architecture 5 0 187(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__209(_architecture 6 0 209(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__222(_architecture 7 0 222(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__236(_architecture 8 0 236(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__250(_architecture 9 0 250(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__255(_architecture 10 0 255(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__264(_architecture 11 0 264(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595166222218 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595166222219 2020.07.19 06:43:42)
	(_source (\./../src/simplecpu.vhd\))
	(_code d786d085d980d7c0d7d387d8c28d85d0d7d0d2d0d4d1de)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595167433415 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595167433416 2020.07.19 07:03:53)
	(_source (\./../src/simplecpu.vhd\))
	(_code 1a1a191d424d1a0d1a1e4a150f40481d1a1d1f1d191c13)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595338884752 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595338884753 2020.07.21 06:41:24)
	(_source (\./../src/simplecpu.vhd\))
	(_code 858ad08b89d285928581d58a90dfd7828582808286838c)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(4((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595338974730 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595338974731 2020.07.21 06:42:54)
	(_source (\./../src/simplecpu.vhd\))
	(_code f6a4a0a6f9a1f6e1f6f2a6f9e3aca4f1f6f1f3f1f5f0ff)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(4((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(5((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595340334976 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595340334977 2020.07.21 07:05:34)
	(_source (\./../src/simplecpu.vhd\))
	(_code 95c1c49a99c295829591c59a80cfc7929592909296939c)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(4((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(5((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595341516422 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595341516423 2020.07.21 07:25:16)
	(_source (\./../src/simplecpu.vhd\))
	(_code a2f1a3f5a9f5a2b5a2a6f2adb7f8f0a5a2a5a7a5a1a4ab)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595341547698 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595341547699 2020.07.21 07:25:47)
	(_source (\./../src/simplecpu.vhd\))
	(_code d4d78486d983d4c3d4d084dbc18e86d3d4d3d1d3d7d2dd)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595373905363 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595373905364 2020.07.21 16:25:05)
	(_source (\./../src/simplecpu.vhd\))
	(_code ecebe6bfb6bbecfbece8bce3f9b6beebecebe9ebefeae5)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595416379002 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595416379003 2020.07.22 04:12:59)
	(_source (\./../src/simplecpu.vhd\))
	(_code 9491959b99c394839490c49b81cec6939493919397929d)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595416391951 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595416391952 2020.07.22 04:13:11)
	(_source (\./../src/simplecpu.vhd\))
	(_code 2e2c282a72792e392e2a7e213b747c292e292b292d2827)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__125(_architecture 2 0 125(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__146(_architecture 3 0 146(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__170(_architecture 4 0 170(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__189(_architecture 5 0 189(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__211(_architecture 6 0 211(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__224(_architecture 7 0 224(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__238(_architecture 8 0 238(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__252(_architecture 9 0 252(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__257(_architecture 10 0 257(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__266(_architecture 11 0 266(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__286(_architecture 12 0 286(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__299(_architecture 13 0 299(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595417223185 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595417223186 2020.07.22 04:27:03)
	(_source (\./../src/simplecpu.vhd\))
	(_code 303737353967302730346030256a623730373537333639)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__124(_architecture 2 0 124(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__167(_architecture 4 0 167(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__186(_architecture 5 0 186(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__208(_architecture 6 0 208(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__221(_architecture 7 0 221(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__235(_architecture 8 0 235(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__249(_architecture 9 0 249(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__254(_architecture 10 0 254(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__263(_architecture 11 0 263(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595417267700 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595417267701 2020.07.22 04:27:47)
	(_source (\./../src/simplecpu.vhd\))
	(_code 144115131943140314104414014e46131413111317121d)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__124(_architecture 2 0 124(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__167(_architecture 4 0 167(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__186(_architecture 5 0 186(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__208(_architecture 6 0 208(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__221(_architecture 7 0 221(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__235(_architecture 8 0 235(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__249(_architecture 9 0 249(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__254(_architecture 10 0 254(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__263(_architecture 11 0 263(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7833          1595417331089 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595417331090 2020.07.22 04:28:51)
	(_source (\./../src/simplecpu.vhd\))
	(_code b2e4b8e6b9e5b2a5b2b6e2b2a7e8e0b5b2b5b7b5b1b4bb)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__124(_architecture 2 0 124(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__167(_architecture 4 0 167(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__186(_architecture 5 0 186(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__208(_architecture 6 0 208(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__221(_architecture 7 0 221(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__235(_architecture 8 0 235(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__249(_architecture 9 0 249(_assignment (_alias((output)(aluresult)))(_target(2))(_sensitivity(35)))))
			(line__254(_architecture 10 0 254(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__263(_architecture 11 0 263(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7830          1595418020570 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595418020571 2020.07.22 04:40:20)
	(_source (\./../src/simplecpu.vhd\))
	(_code efeab9bcb0b8eff8efebbfeffab5bde8efe8eae8ece9e6)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__124(_architecture 2 0 124(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__167(_architecture 4 0 167(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__186(_architecture 5 0 186(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__208(_architecture 6 0 208(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__221(_architecture 7 0 221(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__235(_architecture 8 0 235(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__249(_architecture 9 0 249(_assignment (_alias((output)(rout_r0)))(_target(2))(_sensitivity(6)))))
			(line__254(_architecture 10 0 254(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__263(_architecture 11 0 263(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__283(_architecture 12 0 283(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__296(_architecture 13 0 296(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7830          1595436721253 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595436721254 2020.07.22 09:52:01)
	(_source (\./../src/simplecpu.vhd\))
	(_code 7e71757f22297e697e7a2e7c6b242c797e797b797d7877)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 75(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 77(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__82(_architecture 0 0 82(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__103(_architecture 1 0 103(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__122(_architecture 2 0 122(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__142(_architecture 3 0 142(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__165(_architecture 4 0 165(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__184(_architecture 5 0 184(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__206(_architecture 6 0 206(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__219(_architecture 7 0 219(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__233(_architecture 8 0 233(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__247(_architecture 9 0 247(_assignment (_alias((output)(rout_r0)))(_target(2))(_sensitivity(6)))))
			(line__252(_architecture 10 0 252(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__261(_architecture 11 0 261(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__281(_architecture 12 0 281(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__294(_architecture 13 0 294(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7830          1595436804880 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595436804881 2020.07.22 09:53:24)
	(_source (\./../src/simplecpu.vhd\))
	(_code 277372232970273027237725327d75202720222024212e)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(5((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 58(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 64(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 71(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 75(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 76(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 77(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__82(_architecture 0 0 82(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__103(_architecture 1 0 103(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__122(_architecture 2 0 122(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__142(_architecture 3 0 142(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__165(_architecture 4 0 165(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__184(_architecture 5 0 184(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__206(_architecture 6 0 206(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__219(_architecture 7 0 219(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__233(_architecture 8 0 233(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__247(_architecture 9 0 247(_assignment (_alias((output)(rout_r0)))(_target(2))(_sensitivity(6)))))
			(line__252(_architecture 10 0 252(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__261(_architecture 11 0 261(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__281(_architecture 12 0 281(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__294(_architecture 13 0 294(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
I 000050 55 7830          1595437536809 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 27))
	(_version vc1)
	(_time 1595437536810 2020.07.22 10:05:36)
	(_source (\./../src/simplecpu.vhd\))
	(_code 49181b4b491e495e494d194a5c131b4e494e4c4e4a4f40)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 28(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 29(_architecture(_uni))))
		(_signal (_int pr_state states 0 30(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 31(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 31(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 32(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 59(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 65(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 70(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 72(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 76(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 77(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 78(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__83(_architecture 0 0 83(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__104(_architecture 1 0 104(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__123(_architecture 2 0 123(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__143(_architecture 3 0 143(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__166(_architecture 4 0 166(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__185(_architecture 5 0 185(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__207(_architecture 6 0 207(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__220(_architecture 7 0 220(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__234(_architecture 8 0 234(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__248(_architecture 9 0 248(_assignment (_alias((output)(rout_r0)))(_target(2))(_sensitivity(6)))))
			(line__253(_architecture 10 0 253(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__262(_architecture 11 0 262(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__282(_architecture 12 0 282(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__295(_architecture 13 0 295(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
V 000050 55 7830          1595446800707 simplecpu
(_unit VHDL (simplecpu 0 16(simplecpu 0 28))
	(_version vc1)
	(_time 1595446800708 2020.07.22 12:40:00)
	(_source (\./../src/simplecpu.vhd\))
	(_code 5c5e5a5f060b5c4b5c580c5c49060e5b5c5b595b5f5a55)
	(_entity
		(_time 1595066358070)
	)
	(_object
		(_port (_int reset ~extieee.std_logic_1164.STD_LOGIC 0 18(_entity(_in))))
		(_port (_int clk ~extieee.std_logic_1164.STD_LOGIC 0 19(_entity(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_port (_int output ~STD_LOGIC_VECTOR{6~downto~0}~12 0 20(_entity(_out))))
		(_type (_int states 0 29(_enum1 state0 state1 state2 state3 state4 state5 state6 state7 state8 state9 (_to i 0 i 9))))
		(_signal (_int nx_State states 0 30(_architecture(_uni))))
		(_signal (_int pr_state states 0 31(_architecture(_uni((i 1))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 32(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_type (_int memory 0 32(_array ~STD_LOGIC_VECTOR{6~downto~0}~13 ((_dto i 12 i 0)))))
		(_constant (_int my_Rom memory 0 33(_architecture((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(4((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(8((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(9((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(10((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(12((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 6 i 0)))))
		(_signal (_int rin_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 60(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 61(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r2 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 62(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_r3 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 63(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int pc ~STD_LOGIC_VECTOR{6~downto~0}~132 0 64(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rin_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int rout_ir ~STD_LOGIC_VECTOR{6~downto~0}~132 0 65(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int LD0 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD1 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD2 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int LD3 ~extieee.std_logic_1164.STD_LOGIC 0 66(_architecture(_uni((i 2))))))
		(_signal (_int zr0 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr1 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr2 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int zr3 ~extieee.std_logic_1164.STD_LOGIC 0 67(_architecture(_uni((i 2))))))
		(_signal (_int LD_PC ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int LD_IR ~extieee.std_logic_1164.STD_LOGIC 0 68(_architecture(_uni((i 2))))))
		(_signal (_int inc_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_signal (_int clr_pc ~extieee.std_logic_1164.STD_LOGIC 0 69(_architecture(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 1 i 0)))))
		(_signal (_int s0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int s1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux0 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_signal (_int reg_select_mux1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 71(_architecture(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_array ~extieee.std_logic_1164.STD_LOGIC ((_dto i 2 i 0)))))
		(_signal (_int ir_select ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72(_architecture(_uni))))
		(_signal (_int mux0 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int mux1 ~STD_LOGIC_VECTOR{6~downto~0}~132 0 73(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int aluresult ~STD_LOGIC_VECTOR{6~downto~0}~132 0 74(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int busline ~STD_LOGIC_VECTOR{6~downto~0}~132 0 75(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int MData ~STD_LOGIC_VECTOR{6~downto~0}~132 0 76(_architecture(_uni(_string \"0000000"\)))))
		(_signal (_int bus_sel ~extieee.std_logic_1164.STD_LOGIC 0 77(_architecture(_uni((i 2))))))
		(_signal (_int cmd ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_architecture(_uni(_string \"00"\)))))
		(_signal (_int data ~STD_LOGIC_VECTOR{6~downto~0}~132 0 79(_architecture(_uni(_string \"0000000"\)))))
		(_process
			(line__84(_architecture 0 0 84(_process (_simple)(_target(5)(6)(20))(_sensitivity(5)(16)(20)(36)(1))(_read(6)))))
			(line__105(_architecture 1 0 105(_process (_simple)(_target(7)(8)(21))(_sensitivity(7)(17)(21)(36)(1))(_read(8)))))
			(line__124(_architecture 2 0 124(_process (_simple)(_target(9)(10)(22))(_sensitivity(9)(18)(22)(36)(1))(_read(10)))))
			(line__144(_architecture 3 0 144(_process (_simple)(_target(11)(12)(23))(_sensitivity(11)(19)(23)(36)(1))(_read(12)))))
			(line__167(_architecture 4 0 167(_process (_simple)(_target(14)(15))(_sensitivity(14)(25)(36)(1))(_read(15)))))
			(line__186(_architecture 5 0 186(_process (_target(13))(_sensitivity(4)(13)(24)(26)(27)(36)(1)))))
			(line__208(_architecture 6 0 208(_process (_simple)(_target(34))(_sensitivity(6)(8)(10)(12)(31)))))
			(line__221(_architecture 7 0 221(_process (_simple)(_target(33))(_sensitivity(6)(8)(10)(12)(30)))))
			(line__235(_architecture 8 0 235(_process (_simple)(_target(35))(_sensitivity(33)(34)(39)))))
			(line__249(_architecture 9 0 249(_assignment (_alias((output)(rout_r0)))(_target(2))(_sensitivity(6)))))
			(line__255(_architecture 10 0 255(_process (_simple)(_target(36))(_sensitivity(35)(37)(38)))))
			(line__264(_architecture 11 0 264(_process (_simple)(_target(37))(_sensitivity(13)))))
			(line__284(_architecture 12 0 284(_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__297(_architecture 13 0 297(_process (_simple)(_target(3)(16)(17)(18)(19)(24)(25)(26)(27)(30)(31)(32)(38)(39))(_sensitivity(3)(4)(13)(15)(36)(39))(_read(20)(21)(22)(23)(30)(32)))))
		)
		(_subprogram
			(_ext resolved (0 15))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(33686018 514)
		(33686018 197122)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 197379)
		(50463234 131587)
	)
	(_model . simplecpu 14 -1)
)
