<profile>

<section name = "Vivado HLS Report for 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s'" level="0">
<item name = "Date">Mon Jul  3 04:18:53 2023
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.614 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68, 68, 0.340 us, 0.340 us, 68, 68, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReLUActLoop">66, 66, 4, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 504, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 174, -</column>
<column name="Register">0, -, 219, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln415_1_fu_525_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln415_2_fu_623_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln415_3_fu_721_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln415_4_fu_819_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln415_5_fu_917_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln415_fu_427_p2">+, 0, 0, 13, 4, 4</column>
<column name="i_fu_155_p2">+, 0, 0, 15, 7, 1</column>
<column name="and_ln415_1_fu_515_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln415_2_fu_613_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln415_3_fu_711_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln415_4_fu_809_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln415_5_fu_907_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln415_fu_417_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_1_fu_545_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_2_fu_643_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_3_fu_741_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_4_fu_839_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_5_fu_937_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln416_fu_447_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op155">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op25">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1494_1_fu_475_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1494_2_fu_573_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1494_3_fu_671_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1494_4_fu_769_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1494_5_fu_867_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1494_fu_377_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln41_fu_149_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln718_1_fu_221_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln718_2_fu_253_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln718_3_fu_285_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln718_4_fu_317_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln718_5_fu_349_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln718_fu_189_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="icmp_ln768_1_fu_243_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln768_2_fu_275_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln768_3_fu_307_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln768_4_fu_339_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln768_5_fu_371_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln768_fu_211_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln879_1_fu_237_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln879_2_fu_269_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln879_3_fu_301_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln879_4_fu_333_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln879_5_fu_365_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="icmp_ln879_fu_205_p2">icmp, 0, 0, 11, 6, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_1_fu_503_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_2_fu_601_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_3_fu_699_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_4_fu_797_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_5_fu_895_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln412_fu_405_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln340_1_fu_557_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln340_2_fu_655_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln340_3_fu_753_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln340_4_fu_851_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln340_5_fu_949_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln340_fu_459_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln777_1_fu_551_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln777_2_fu_649_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln777_3_fu_747_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln777_4_fu_845_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln777_5_fu_943_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln777_fu_453_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_data_0_V_fu_467_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_data_1_V_fu_565_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_data_2_V_fu_663_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_data_3_V_fu_761_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_data_4_V_fu_859_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp_data_5_V_fu_957_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln416_1_fu_539_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_2_fu_637_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_3_fu_735_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_4_fu_833_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_5_fu_931_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_fu_441_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_reg_138">9, 2, 7, 14</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="i_0_reg_138">7, 0, 7, 0</column>
<column name="icmp_ln41_reg_965">1, 0, 1, 0</column>
<column name="icmp_ln718_1_reg_1043">1, 0, 1, 0</column>
<column name="icmp_ln718_2_reg_1058">1, 0, 1, 0</column>
<column name="icmp_ln718_3_reg_1073">1, 0, 1, 0</column>
<column name="icmp_ln718_4_reg_1088">1, 0, 1, 0</column>
<column name="icmp_ln718_5_reg_1103">1, 0, 1, 0</column>
<column name="icmp_ln718_reg_1028">1, 0, 1, 0</column>
<column name="icmp_ln768_1_reg_1053">1, 0, 1, 0</column>
<column name="icmp_ln768_2_reg_1068">1, 0, 1, 0</column>
<column name="icmp_ln768_3_reg_1083">1, 0, 1, 0</column>
<column name="icmp_ln768_4_reg_1098">1, 0, 1, 0</column>
<column name="icmp_ln768_5_reg_1113">1, 0, 1, 0</column>
<column name="icmp_ln768_reg_1038">1, 0, 1, 0</column>
<column name="icmp_ln879_1_reg_1048">1, 0, 1, 0</column>
<column name="icmp_ln879_2_reg_1063">1, 0, 1, 0</column>
<column name="icmp_ln879_3_reg_1078">1, 0, 1, 0</column>
<column name="icmp_ln879_4_reg_1093">1, 0, 1, 0</column>
<column name="icmp_ln879_5_reg_1108">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_1033">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_1118">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_1123">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_1128">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_1133">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_1138">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_1143">4, 0, 4, 0</column>
<column name="tmp_data_V_0_reg_974">16, 0, 16, 0</column>
<column name="tmp_data_V_1_reg_983">16, 0, 16, 0</column>
<column name="tmp_data_V_212_reg_992">16, 0, 16, 0</column>
<column name="tmp_data_V_3_reg_1001">16, 0, 16, 0</column>
<column name="tmp_data_V_4_reg_1010">16, 0, 16, 0</column>
<column name="tmp_data_V_5_reg_1019">16, 0, 16, 0</column>
<column name="icmp_ln41_reg_965">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, relu&lt;array&lt;ap_fixed,6u&gt;,array&lt;ap_ufixed&lt;4,0,4,0,0&gt;,6u&gt;,relu_config8&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_4_V_dout">in, 16, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_empty_n">in, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_4_V_read">out, 1, ap_fifo, data_V_data_4_V, pointer</column>
<column name="data_V_data_5_V_dout">in, 16, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_empty_n">in, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="data_V_data_5_V_read">out, 1, ap_fifo, data_V_data_5_V, pointer</column>
<column name="res_V_data_0_V_din">out, 4, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 4, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 4, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 4, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 4, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 4, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
</table>
</item>
</section>
</profile>
