{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747388868627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747388868627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 17:47:45 2025 " "Processing started: Fri May 16 17:47:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747388868627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747388868627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 0516 -c DE2_115 " "Command: quartus_sta 0516 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747388868627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1747388868737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1747388868940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747388868986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747388868986 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1747388869330 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1747388869393 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1747388869393 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869393 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869393 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1747388869393 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1747388869424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1747388869424 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869705 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1747388869705 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1747388869721 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388869752 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388869768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747388869768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747388869768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.132 " "Worst-case setup slack is -6.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.132             -69.341 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -6.132             -69.341 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.863             -85.076 AUD_BCLK  " "   -2.863             -85.076 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.323               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   79.323               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388869768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.403               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388869783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388869799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388869814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.134               0.000 AUD_BCLK  " "   41.134               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.361               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.361               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.710               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.710               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388869814 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388873017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747388873017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747388873048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747388873501 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1747388873611 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1747388873611 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873626 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388873658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747388873673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747388873673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.521 " "Worst-case setup slack is -5.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.521             -62.621 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.521             -62.621 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741             -81.475 AUD_BCLK  " "   -2.741             -81.475 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.609               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   79.609               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388873673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.355               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388873689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388873704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388873704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.216               0.000 AUD_BCLK  " "   41.216               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.351               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.351               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388873720 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388876845 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1747388876861 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1747388877158 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1747388877158 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877158 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388877173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747388877173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747388877173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.124 " "Worst-case setup slack is -3.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.124             -35.976 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.124             -35.976 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -48.263 AUD_BCLK  " "   -1.662             -48.263 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.232               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   81.232               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388877173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.182               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 AUD_BCLK  " "    0.201               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388877189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388877205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747388877205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.632               0.000 AUD_BCLK  " "   40.632               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.446               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.446               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.781               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.781               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747388877220 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1747388880641 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747388881375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747388881375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747388881563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 17:48:01 2025 " "Processing ended: Fri May 16 17:48:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747388881563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747388881563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747388881563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747388881563 ""}
