`timescale 1ps / 1ps
module module_0 #(
    parameter id_3 = id_3
) (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_4;
endmodule
