# compile verilog/system verilog design source files
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rfs.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_gt.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_multi_gt.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_cable_pull_logic.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_sim_speedup_controller.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v"
verilog ten_gig_eth_pcs_pma_v5_0  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer.v"
verilog xil_defaultlib  "../synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v"

