{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523048925676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523048925677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 17:08:44 2018 " "Processing started: Fri Apr 06 17:08:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523048925677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523048925677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523048925677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523048925965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitEncoder.v(19) " "Verilog HDL information at bitEncoder.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "bitEncoder.v" "" { Text "C:/altera/13.0sp1/Lab3/bitEncoder.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523048926002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bitencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.v" "" { Text "C:/altera/13.0sp1/Lab3/bitEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "C:/altera/13.0sp1/Lab3/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trellistoplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trellistoplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrellisTopLevel " "Found entity 1: TrellisTopLevel" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage4.v(27) " "Verilog HDL information at stage4.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stage4.v" "" { Text "C:/altera/13.0sp1/Lab3/stage4.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523048926007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.v" "" { Text "C:/altera/13.0sp1/Lab3/stage4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage2.v(36) " "Verilog HDL information at stage2.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "stage2.v" "" { Text "C:/altera/13.0sp1/Lab3/stage2.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523048926009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.v 1 1 " "Found 1 design units, including 1 entities, in source file stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.v" "" { Text "C:/altera/13.0sp1/Lab3/stage2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage1.v(29) " "Verilog HDL information at stage1.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "stage1.v" "" { Text "C:/altera/13.0sp1/Lab3/stage1.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523048926010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.v" "" { Text "C:/altera/13.0sp1/Lab3/stage1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretrellisnosiegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pretrellisnosiegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PreTrellisNosieGen " "Found entity 1: PreTrellisNosieGen" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addcomparestore.v 1 1 " "Found 1 design units, including 1 entities, in source file addcomparestore.v" { { "Info" "ISGN_ENTITY_NAME" "1 addCompareStore " "Found entity 1: addCompareStore" {  } { { "addCompareStore.v" "" { Text "C:/altera/13.0sp1/Lab3/addCompareStore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523048926013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523048926013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrellisTopLevel " "Elaborating entity \"TrellisTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523048926035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1\"" {  } { { "TrellisTopLevel.bdf" "stage1" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 608 520 712 720 "stage1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 stage1.v(36) " "Verilog HDL assignment warning at stage1.v(36): truncated value with size 32 to match size of target (1)" {  } { { "stage1.v" "" { Text "C:/altera/13.0sp1/Lab3/stage1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926044 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "d1_out\[7\] stage1.v(29) " "Verilog HDL warning at stage1.v(29): assignments to d1_out\[7\] create a combinational loop" {  } { { "stage1.v" "" { Text "C:/altera/13.0sp1/Lab3/stage1.v" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1523048926044 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreTrellisNosieGen PreTrellisNosieGen:inst " "Elaborating entity \"PreTrellisNosieGen\" for hierarchy \"PreTrellisNosieGen:inst\"" {  } { { "TrellisTopLevel.bdf" "inst" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 264 112 320 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926045 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst7 " "Port \"CLK\" of type uniformRV32 and instance \"inst7\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 704 200 352 784 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst6 " "Port \"CLK\" of type uniformRV32 and instance \"inst6\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 616 200 352 696 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst5 " "Port \"CLK\" of type uniformRV32 and instance \"inst5\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 520 200 352 600 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst4 " "Port \"CLK\" of type uniformRV32 and instance \"inst4\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 432 200 352 512 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst3 " "Port \"CLK\" of type uniformRV32 and instance \"inst3\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 344 200 352 424 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst2 " "Port \"CLK\" of type uniformRV32 and instance \"inst2\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 256 200 352 336 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst1 " "Port \"CLK\" of type uniformRV32 and instance \"inst1\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 168 200 352 248 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK uniformRV32 inst " "Port \"CLK\" of type uniformRV32 and instance \"inst\" is missing source signal" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 72 208 360 152 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1523048926046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitEncoder PreTrellisNosieGen:inst\|bitEncoder:inst17 " "Elaborating entity \"bitEncoder\" for hierarchy \"PreTrellisNosieGen:inst\|bitEncoder:inst17\"" {  } { { "PreTrellisNosieGen.bdf" "inst17" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 704 880 1072 784 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(20) " "Verilog HDL assignment warning at bitEncoder.v(20): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/altera/13.0sp1/Lab3/bitEncoder.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926047 "|bitEncoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(21) " "Verilog HDL assignment warning at bitEncoder.v(21): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/altera/13.0sp1/Lab3/bitEncoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926047 "|bitEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst7\"" {  } { { "PreTrellisNosieGen.bdf" "inst7" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 704 200 352 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst6 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst6\"" {  } { { "PreTrellisNosieGen.bdf" "inst6" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 616 200 352 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 uniformRV32.v(61) " "Verilog HDL assignment warning at uniformRV32.v(61): truncated value with size 33 to match size of target (32)" {  } { { "uniformRV32.v" "" { Text "C:/altera/13.0sp1/Lab3/uniformRV32.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926051 "|TrellisTopLevel|PreTrellisNosieGen:inst|uniformRV32:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst5 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst5\"" {  } { { "PreTrellisNosieGen.bdf" "inst5" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 520 200 352 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst4 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst4\"" {  } { { "PreTrellisNosieGen.bdf" "inst4" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 432 200 352 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst3 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst3\"" {  } { { "PreTrellisNosieGen.bdf" "inst3" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 344 200 352 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst2 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst2\"" {  } { { "PreTrellisNosieGen.bdf" "inst2" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 256 200 352 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst1 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst1\"" {  } { { "PreTrellisNosieGen.bdf" "inst1" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 168 200 352 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst\"" {  } { { "PreTrellisNosieGen.bdf" "inst" { Schematic "C:/altera/13.0sp1/Lab3/PreTrellisNosieGen.bdf" { { 72 208 360 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addCompareStore addCompareStore:inst1 " "Elaborating entity \"addCompareStore\" for hierarchy \"addCompareStore:inst1\"" {  } { { "TrellisTopLevel.bdf" "inst1" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 32 984 1200 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926069 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage_end addCompareStore.v(69) " "Verilog HDL or VHDL warning at addCompareStore.v(69): object \"stage_end\" assigned a value but never read" {  } { { "addCompareStore.v" "" { Text "C:/altera/13.0sp1/Lab3/addCompareStore.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523048926070 "|TrellisTopLevel|addCompareStore:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2\"" {  } { { "TrellisTopLevel.bdf" "stage2" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 344 520 712 520 "stage2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523048926071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 stage2.v(43) " "Verilog HDL assignment warning at stage2.v(43): truncated value with size 32 to match size of target (1)" {  } { { "stage2.v" "" { Text "C:/altera/13.0sp1/Lab3/stage2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926072 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 stage2.v(50) " "Verilog HDL assignment warning at stage2.v(50): truncated value with size 32 to match size of target (1)" {  } { { "stage2.v" "" { Text "C:/altera/13.0sp1/Lab3/stage2.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523048926072 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "d1_out\[7\] stage2.v(36) " "Verilog HDL warning at stage2.v(36): assignments to d1_out\[7\] create a combinational loop" {  } { { "stage2.v" "" { Text "C:/altera/13.0sp1/Lab3/stage2.v" 36 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1523048926072 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[6\] VCC " "Pin \"m_hat\[6\]\" is stuck at VCC" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[5\] GND " "Pin \"m_hat\[5\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[4\] GND " "Pin \"m_hat\[4\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[3\] GND " "Pin \"m_hat\[3\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[2\] GND " "Pin \"m_hat\[2\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[1\] GND " "Pin \"m_hat\[1\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_hat\[0\] GND " "Pin \"m_hat\[0\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 616 1040 1216 632 "m_hat\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523048926346 "|TrellisTopLevel|m_hat[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523048926346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/Lab3/output_files/Viterbi_decoder.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/Lab3/output_files/Viterbi_decoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523048926414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523048926475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[7\] " "No output dependent on input pin \"msg\[7\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[6\] " "No output dependent on input pin \"msg\[6\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[5\] " "No output dependent on input pin \"msg\[5\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[4\] " "No output dependent on input pin \"msg\[4\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[3\] " "No output dependent on input pin \"msg\[3\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "msg\[2\] " "No output dependent on input pin \"msg\[2\]\"" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/altera/13.0sp1/Lab3/TrellisTopLevel.bdf" { { 288 -128 48 304 "msg" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523048926492 "|TrellisTopLevel|msg[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523048926492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523048926493 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523048926493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523048926493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523048926493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523048926506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 17:08:46 2018 " "Processing ended: Fri Apr 06 17:08:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523048926506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523048926506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523048926506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523048926506 ""}
