
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254731    0.003284    5.204600 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204600   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059961    0.000162   20.355013 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255013   clock uncertainty
                                  0.000000   20.255013   clock reconvergence pessimism
                                  0.103910   20.358923   library recovery time
                                             20.358923   data required time
---------------------------------------------------------------------------------------------
                                             20.358923   data required time
                                             -5.204600   data arrival time
---------------------------------------------------------------------------------------------
                                             15.154321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254732    0.003307    5.204624 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204624   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000391   20.355242 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255241   clock uncertainty
                                  0.000000   20.255241   clock reconvergence pessimism
                                  0.103909   20.359152   library recovery time
                                             20.359152   data required time
---------------------------------------------------------------------------------------------
                                             20.359152   data required time
                                             -5.204624   data arrival time
---------------------------------------------------------------------------------------------
                                             15.154527   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.355895    0.000302    4.466078 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039395    0.451187    0.378969    4.845047 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.451200    0.001373    4.846419 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.086525    0.254600    0.354897    5.201316 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.254726    0.003204    5.204520 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.204520   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000357   20.355207 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255207   clock uncertainty
                                  0.000000   20.255207   clock reconvergence pessimism
                                  0.103911   20.359118   library recovery time
                                             20.359118   data required time
---------------------------------------------------------------------------------------------
                                             20.359118   data required time
                                             -5.204520   data arrival time
---------------------------------------------------------------------------------------------
                                             15.154598   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000222    4.235841 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029856    0.309212    0.228097    4.463937 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.309216    0.000641    4.464579 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003737    0.237565    0.201553    4.666131 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.237565    0.000038    4.666169 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.666169   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000391   20.355242 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255241   clock uncertainty
                                  0.000000   20.255241   clock reconvergence pessimism
                                 -0.217793   20.037447   library setup time
                                             20.037447   data required time
---------------------------------------------------------------------------------------------
                                             20.037447   data required time
                                             -4.666169   data arrival time
---------------------------------------------------------------------------------------------
                                             15.371278   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000222    4.235841 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029856    0.309212    0.228097    4.463937 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.309223    0.001037    4.464975 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007223    0.226681    0.188999    4.653973 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.226681    0.000171    4.654145 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.654145   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000329   20.356514 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256514   clock uncertainty
                                  0.000000   20.256514   clock reconvergence pessimism
                                 -0.215795   20.040718   library setup time
                                             20.040718   data required time
---------------------------------------------------------------------------------------------
                                             20.040718   data required time
                                             -4.654145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.386573   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000222    4.235841 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029856    0.309212    0.228097    4.463937 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.309222    0.001002    4.464940 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004940    0.186908    0.178397    4.643336 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.186908    0.000101    4.643437 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.643437   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000153   20.356339 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256338   clock uncertainty
                                  0.000000   20.256338   clock reconvergence pessimism
                                 -0.208677   20.047661   library setup time
                                             20.047661   data required time
---------------------------------------------------------------------------------------------
                                             20.047661   data required time
                                             -4.643437   data arrival time
---------------------------------------------------------------------------------------------
                                             15.404222   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000222    4.235841 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.029856    0.309212    0.228097    4.463937 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.309223    0.001052    4.464989 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003508    0.164788    0.161598    4.626587 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.164788    0.000035    4.626622 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.626622   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000320   20.356504 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256504   clock uncertainty
                                  0.000000   20.256504   clock reconvergence pessimism
                                 -0.204566   20.051939   library setup time
                                             20.051939   data required time
---------------------------------------------------------------------------------------------
                                             20.051939   data required time
                                             -4.626622   data arrival time
---------------------------------------------------------------------------------------------
                                             15.425319   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265681    0.004729    4.819194 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819194   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000320   20.356504 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256504   clock uncertainty
                                  0.000000   20.256504   clock reconvergence pessimism
                                  0.102421   20.358925   library recovery time
                                             20.358925   data required time
---------------------------------------------------------------------------------------------
                                             20.358925   data required time
                                             -4.819194   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539732   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265690    0.004817    4.819282 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000414   20.356598 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256599   clock uncertainty
                                  0.000000   20.256599   clock reconvergence pessimism
                                  0.102420   20.359018   library recovery time
                                             20.359018   data required time
---------------------------------------------------------------------------------------------
                                             20.359018   data required time
                                             -4.819282   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539737   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265687    0.004790    4.819256 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819256   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000391   20.356575 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256577   clock uncertainty
                                  0.000000   20.256577   clock reconvergence pessimism
                                  0.102420   20.358995   library recovery time
                                             20.358995   data required time
---------------------------------------------------------------------------------------------
                                             20.358995   data required time
                                             -4.819256   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539739   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265651    0.004399    4.818864 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.818864   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000153   20.356339 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256338   clock uncertainty
                                  0.000000   20.256338   clock reconvergence pessimism
                                  0.102427   20.358765   library recovery time
                                             20.358765   data required time
---------------------------------------------------------------------------------------------
                                             20.358765   data required time
                                             -4.818864   data arrival time
---------------------------------------------------------------------------------------------
                                             15.539901   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356006    0.003521    4.469297 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.091296    0.265419    0.345168    4.814466 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.265612    0.003949    4.818415 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.818415   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000329   20.356514 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256514   clock uncertainty
                                  0.000000   20.256514   clock reconvergence pessimism
                                  0.102434   20.358948   library recovery time
                                             20.358948   data required time
---------------------------------------------------------------------------------------------
                                             20.358948   data required time
                                             -4.818415   data arrival time
---------------------------------------------------------------------------------------------
                                             15.540533   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000197    4.235816 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003377    0.110802    0.274615    4.510430 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.110802    0.000033    4.510463 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.510463   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059962    0.000357   20.355207 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255207   clock uncertainty
                                  0.000000   20.255207   clock reconvergence pessimism
                                 -0.194940   20.060268   library setup time
                                             20.060268   data required time
---------------------------------------------------------------------------------------------
                                             20.060268   data required time
                                             -4.510463   data arrival time
---------------------------------------------------------------------------------------------
                                             15.549806   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004221    0.075917    0.028419    4.028419 ^ rst_n (in)
                                                         rst_n (net)
                      0.075917    0.000000    4.028419 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006159    0.098281    0.141729    4.170149 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.098287    0.000125    4.170274 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062758    0.355895    0.295503    4.465776 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.356072    0.004454    4.470231 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079952    0.237619    0.331342    4.801573 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.237684    0.002113    4.803686 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.803686   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000741   20.206886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028618    0.061700    0.149299   20.356184 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061700    0.000416   20.356600 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.256601   clock uncertainty
                                  0.000000   20.256601   clock reconvergence pessimism
                                  0.107589   20.364189   library recovery time
                                             20.364189   data required time
---------------------------------------------------------------------------------------------
                                             20.364189   data required time
                                             -4.803686   data arrival time
---------------------------------------------------------------------------------------------
                                             15.560503   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005036    0.084466    0.033856    4.033855 ^ ena (in)
                                                         ena (net)
                      0.084466    0.000000    4.033855 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015439    0.193726    0.201763    4.235618 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.193726    0.000197    4.235816 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004123    0.091181    0.189689    4.425505 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.091181    0.000045    4.425550 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.425550   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026318    0.091967    0.045013   20.045013 ^ clk (in)
                                                         clk (net)
                      0.091969    0.000000   20.045013 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047374    0.072205    0.161132   20.206144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072207    0.000687   20.206833 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025950    0.059961    0.148018   20.354851 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059961    0.000162   20.355013 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255013   clock uncertainty
                                  0.000000   20.255013   clock reconvergence pessimism
                                 -0.191209   20.063803   library setup time
                                             20.063803   data required time
---------------------------------------------------------------------------------------------
                                             20.063803   data required time
                                             -4.425550   data arrival time
---------------------------------------------------------------------------------------------
                                             15.638254   slack (MET)



