
*** Running vivado
    with args -log FinalProject.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FinalProject.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source FinalProject.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 430.945 ; gain = 163.074
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Virtu/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/fpga_workspace/project_final/project_final/project_final.srcs/utils_1/imports/synth_1/FinalProject.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/fpga_workspace/project_final/project_final/project_final.srcs/utils_1/imports/synth_1/FinalProject.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FinalProject -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.574 ; gain = 410.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FinalProject' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:23]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_1' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_1' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:679]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1769]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1769]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1901]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1901]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2033]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2033]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2165]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2165]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2297]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2297]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2429]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2429]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2561]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2561]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2927]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2927]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1728]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1728]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:679]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2693]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2839]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2839]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'design_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2885]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2885]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2910]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2910]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2910]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:2693]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:609]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:609]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:609]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_quad_spi_0_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_quad_spi_0_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'io0_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
WARNING: [Synth 8-7071] port 'io1_o' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
WARNING: [Synth 8-7071] port 'io1_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
WARNING: [Synth 8-7071] port 'sck_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
WARNING: [Synth 8-7071] port 'ss_t' of module 'design_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'design_1_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:618]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:647]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:647]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:647]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 23 given [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:647]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'level' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/sinTable.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sinTable' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/sinTable.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'level' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'gamestate' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/gamestate.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/gamestate.sv:75]
INFO: [Synth 8-155] case statement is not full and has no default [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/gamestate.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'gamestate' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/gamestate.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'Fuel' does not match port width (6) of module 'gamestate' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:110]
INFO: [Synth 8-6157] synthesizing module 'simulator' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/simulator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'player' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/player.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'player' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/player.sv:23]
INFO: [Synth 8-6157] synthesizing module 'projectile' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/projectile.sv:23]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/projectile.sv:34]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/projectile.sv:35]
WARNING: [Synth 8-689] width (7) of port connection 'phase' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/projectile.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'projectile' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/projectile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'simulator' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/simulator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'colormapper' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:23]
INFO: [Synth 8-6157] synthesizing module 'barrel' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:23]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:31]
WARNING: [Synth 8-689] width (7) of port connection 'phase' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:31]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:32]
WARNING: [Synth 8-689] width (7) of port connection 'phase' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'barrel' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/barrel.sv:23]
INFO: [Synth 8-6157] synthesizing module 'aimassist' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:23]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:31]
WARNING: [Synth 8-689] width (7) of port connection 'phase' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:31]
WARNING: [Synth 8-689] width (39) of port connection 'count' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:32]
WARNING: [Synth 8-689] width (7) of port connection 'phase' does not match port width (8) of module 'sinTable' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'aimassist' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/aimassist.sv:23]
INFO: [Synth 8-6157] synthesizing module 'statusbar' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/statusbar.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'statusbar' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/statusbar.sv:23]
INFO: [Synth 8-6157] synthesizing module 'spriterom' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/spriterom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'spriterom' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/spriterom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'charrom' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/charrom.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'charrom' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/charrom.sv:23]
WARNING: [Synth 8-689] width (10) of port connection 'addr' does not match port width (7) of module 'charrom' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:57]
WARNING: [Synth 8-324] index 3 out of range [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:290]
INFO: [Synth 8-6155] done synthesizing module 'colormapper' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:127]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:127]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/.Xil/Vivado-79344-LAPTOP-4AUJQ51V/realtime/hdmi_tx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FinalProject' (0#1) [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:23]
WARNING: [Synth 8-87] always_comb on 'yp_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:72]
WARNING: [Synth 8-87] always_comb on 'xp_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:73]
WARNING: [Synth 8-87] always_comb on 'addr_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:56]
WARNING: [Synth 8-87] always_comb on 'asx_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-87] always_comb on 'asy_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-87] always_comb on 'elv_output_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-87] always_comb on 'p1f_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:54]
WARNING: [Synth 8-87] always_comb on 'p2f_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:55]
WARNING: [Synth 8-87] always_comb on 'charaddr_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:57]
WARNING: [Synth 8-87] always_comb on 'ttl_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:139]
WARNING: [Synth 8-87] always_comb on 'blk_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:140]
WARNING: [Synth 8-87] always_comb on 'end_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:155]
WARNING: [Synth 8-87] always_comb on 'blu_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:156]
WARNING: [Synth 8-87] always_comb on 'grn_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:157]
WARNING: [Synth 8-87] always_comb on 'hlt_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:189]
WARNING: [Synth 8-87] always_comb on 'ful_on_reg' did not result in combinational logic [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:190]
WARNING: [Synth 8-6014] Unused sequential element ang_reg was removed.  [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/FinalProject.sv:70]
WARNING: [Synth 8-7129] Port x_init[9] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_init[8] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_init[7] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_init[6] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_init[5] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_init[9] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_init[8] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_init[7] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_init[6] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_init[5] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port xp[9] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port xp[8] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port xp[7] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port xp[6] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port xp[5] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port yp[9] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port yp[8] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port yp[7] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port yp[6] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port yp[5] in module barrel is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xa[9] in module level is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xa[8] in module level is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xb[9] in module level is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xb[8] in module level is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.910 ; gain = 531.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.910 ; gain = 531.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.910 ; gain = 531.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1401.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/gpio_usb_rst'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/gpio_usb_rst'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/gpio_usb_int'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1_in_context.xdc] for cell 'design_1_i/gpio_usb_int'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/gpio_usb_keycode'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/gpio_usb_keycode'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/timer_usb_axi'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/timer_usb_axi'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/spi_usb'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/spi_usb'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [E:/fpga_workspace/project_final/project_final/project_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [E:/fpga_workspace/project_final/project_final/project_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [E:/fpga_workspace/project_final/project_final/project_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/fpga_workspace/project_final/project_final/project_final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FinalProject_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FinalProject_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1461.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1461.961 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  e:/fpga_workspace/project_final/project_final/project_final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'gamestate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              game_start |                      00000000001 |                            00000
                   init1 |                      00000000010 |                            00001
                   init2 |                      00000000100 |                            00010
                player_1 |                      00000001000 |                            00011
                  proj_1 |                      00000010000 |                            00101
                   buf_1 |                      00000100000 |                            00111
                player_2 |                      00001000000 |                            00100
                  proj_2 |                      00010000000 |                            00110
               game_over |                      00100000000 |                            01010
                   buf_3 |                      01000000000 |                            01001
                   buf_2 |                      10000000000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'gamestate'
WARNING: [Synth 8-327] inferring latch for variable 'grn_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:157]
WARNING: [Synth 8-327] inferring latch for variable 'blu_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:156]
WARNING: [Synth 8-327] inferring latch for variable 'end_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:155]
WARNING: [Synth 8-327] inferring latch for variable 'xp_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:73]
WARNING: [Synth 8-327] inferring latch for variable 'yp_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:72]
WARNING: [Synth 8-327] inferring latch for variable 'hlt_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'ful_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:190]
WARNING: [Synth 8-327] inferring latch for variable 'ttl_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'blk_on_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'asx_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'asy_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'elv_output_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'p2f_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'p1f_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'charaddr_reg' [E:/fpga_workspace/project_final/project_final/project_final.srcs/sources_1/new/colormapper.sv:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 11    
	   3 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 37    
	   3 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 27    
	   3 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	  32 Input   23 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 44    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 13    
	   2 Input    5 Bit        Muxes := 18    
	   5 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 36    
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	  11 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Red4, operation Mode is: A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: Generating DSP Red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Red4 is absorbed into DSP Red4.
DSP Report: operator Red4 is absorbed into DSP Red4.
WARNING: [Synth 8-3332] Sequential element (asy_reg[8]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (asy_reg[7]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (p2f_reg[6]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (p1f_reg[6]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (charaddr_reg[9]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (charaddr_reg[8]) is unused and will be removed from module colormapper.
WARNING: [Synth 8-3332] Sequential element (charaddr_reg[7]) is unused and will be removed from module colormapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|sinTable    | phase        | 256x8         | LUT            | 
|level       | Sa1/phase    | 256x8         | LUT            | 
|level       | Sa2/phase    | 256x8         | LUT            | 
|level       | S1/phase     | 256x8         | LUT            | 
|level       | S2/phase     | 256x8         | LUT            | 
|simulator   | pj/Cos/phase | 256x8         | LUT            | 
|simulator   | pj/Sin/phase | 256x8         | Block RAM      | 
|sinTable    | phase        | 256x8         | LUT            | 
|sinTable    | phase        | 256x8         | LUT            | 
|sinTable    | phase        | 256x8         | LUT            | 
|barrel      | Sin/phase    | 256x8         | LUT            | 
|barrel      | Sin/phase    | 256x8         | LUT            | 
|barrel      | Cos/phase    | 256x8         | LUT            | 
|aimassist   | Sin/phase    | 256x8         | LUT            | 
|aimassist   | Cos/phase    | 256x8         | LUT            | 
+------------+--------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|colormapper | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1462.910 ; gain = 592.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 1486.883 ; gain = 615.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1551.320 ; gain = 680.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.121 ; gain = 694.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1565.121 ; gain = 694.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.121 ; gain = 694.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.121 ; gain = 694.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.129 ; gain = 694.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.129 ; gain = 694.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|colormapper | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|colormapper | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_uartlite_0_0        |         1|
|3     |design_1_clk_wiz_1_0             |         1|
|4     |design_1_axi_gpio_1_1            |         1|
|5     |design_1_axi_gpio_2_0            |         1|
|6     |design_1_axi_gpio_0_1            |         1|
|7     |design_1_mdm_1_0                 |         1|
|8     |design_1_microblaze_0_0          |         1|
|9     |design_1_microblaze_0_axi_intc_0 |         1|
|10    |design_1_rst_clk_wiz_1_100M_0    |         1|
|11    |design_1_axi_quad_spi_0_0        |         1|
|12    |design_1_axi_timer_0_0           |         1|
|13    |design_1_dlmb_bram_if_cntlr_0    |         1|
|14    |design_1_dlmb_v10_0              |         1|
|15    |design_1_ilmb_bram_if_cntlr_0    |         1|
|16    |design_1_ilmb_v10_0              |         1|
|17    |design_1_lmb_bram_0              |         1|
|18    |clk_wiz_0                        |         1|
|19    |hdmi_tx_0                        |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clk_wiz                        |     1|
|2     |design_1_axi_gpio_0            |     1|
|3     |design_1_axi_gpio_1            |     1|
|4     |design_1_axi_gpio_2            |     1|
|5     |design_1_axi_quad_spi_0        |     1|
|6     |design_1_axi_timer_0           |     1|
|7     |design_1_axi_uartlite_0        |     1|
|8     |design_1_clk_wiz_1             |     1|
|9     |design_1_dlmb_bram_if_cntlr    |     1|
|10    |design_1_dlmb_v10              |     1|
|11    |design_1_ilmb_bram_if_cntlr    |     1|
|12    |design_1_ilmb_v10              |     1|
|13    |design_1_lmb_bram              |     1|
|14    |design_1_mdm_1                 |     1|
|15    |design_1_microblaze_0          |     1|
|16    |design_1_microblaze_0_axi_intc |     1|
|17    |design_1_rst_clk_wiz_1_100M    |     1|
|18    |design_1_xbar                  |     1|
|19    |hdmi_tx                        |     1|
|20    |BUFG                           |     2|
|21    |CARRY4                         |   466|
|22    |DSP48E1                        |     6|
|23    |LUT1                           |   168|
|24    |LUT2                           |   671|
|25    |LUT3                           |   437|
|26    |LUT4                           |   668|
|27    |LUT5                           |   457|
|28    |LUT6                           |  1170|
|29    |MUXF7                          |    95|
|30    |MUXF8                          |    11|
|31    |RAMB18E1                       |     1|
|32    |FDCE                           |    27|
|33    |FDRE                           |   204|
|34    |FDSE                           |     7|
|35    |LD                             |    59|
|36    |LDC                            |     6|
|37    |IBUF                           |     4|
|38    |OBUF                           |    29|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.129 ; gain = 694.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1565.129 ; gain = 633.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1565.129 ; gain = 694.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1577.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 644 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1580.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 27 instances
  LD => LDCE (inverted pins: G): 32 instances
  LDC => LDCE: 6 instances

Synth Design complete | Checksum: 13d87dbb
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 182 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1580.836 ; gain = 1089.914
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/fpga_workspace/project_final/project_final/project_final.runs/synth_1/FinalProject.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FinalProject_utilization_synth.rpt -pb FinalProject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 23:22:30 2023...
