# ALU_8bit

Designed RTL code in verilog for Mathematical operator (8-bit addition, subtraction, multiplication, division)\
deployed on Nexys-4DDR FPGA board\
The output was displayed on common anode 7-segment led arrays.
