
CP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d66c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001134  0800d870  0800d870  0001d870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9a4  0800e9a4  000202e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e9a4  0800e9a4  0001e9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e9ac  0800e9ac  000202e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9ac  0800e9ac  0001e9ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e9b0  0800e9b0  0001e9b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e8  20000000  0800e9b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000184e4  200002e8  0800ec9c  000202e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200187cc  0800ec9c  000287cc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000202e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dedb  00000000  00000000  00020316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003742  00000000  00000000  0003e1f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  00041938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011c0  00000000  00000000  00042c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b561  00000000  00000000  00043df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189c3  00000000  00000000  0006f351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001041d6  00000000  00000000  00087d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018beea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000648c  00000000  00000000  0018bf40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002e8 	.word	0x200002e8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d854 	.word	0x0800d854

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002ec 	.word	0x200002ec
 800023c:	0800d854 	.word	0x0800d854

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b9a6 	b.w	80009ec <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f83e 	bl	8000728 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__aeabi_d2lz>:
 80006b8:	b508      	push	{r3, lr}
 80006ba:	4602      	mov	r2, r0
 80006bc:	460b      	mov	r3, r1
 80006be:	ec43 2b17 	vmov	d7, r2, r3
 80006c2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ca:	d403      	bmi.n	80006d4 <__aeabi_d2lz+0x1c>
 80006cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006d0:	f000 b80a 	b.w	80006e8 <__aeabi_d2ulz>
 80006d4:	eeb1 7b47 	vneg.f64	d7, d7
 80006d8:	ec51 0b17 	vmov	r0, r1, d7
 80006dc:	f000 f804 	bl	80006e8 <__aeabi_d2ulz>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	bd08      	pop	{r3, pc}

080006e8 <__aeabi_d2ulz>:
 80006e8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000718 <__aeabi_d2ulz+0x30>
 80006ec:	ec41 0b17 	vmov	d7, r0, r1
 80006f0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000720 <__aeabi_d2ulz+0x38>
 80006f4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006f8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006fc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000700:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000704:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000708:	ee16 1a10 	vmov	r1, s12
 800070c:	ee17 0a90 	vmov	r0, s15
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	f3af 8000 	nop.w
 8000718:	00000000 	.word	0x00000000
 800071c:	3df00000 	.word	0x3df00000
 8000720:	00000000 	.word	0x00000000
 8000724:	41f00000 	.word	0x41f00000

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468c      	mov	ip, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8083 	bne.w	800083e <__udivmoddi4+0x116>
 8000738:	428a      	cmp	r2, r1
 800073a:	4617      	mov	r7, r2
 800073c:	d947      	bls.n	80007ce <__udivmoddi4+0xa6>
 800073e:	fab2 f282 	clz	r2, r2
 8000742:	b142      	cbz	r2, 8000756 <__udivmoddi4+0x2e>
 8000744:	f1c2 0020 	rsb	r0, r2, #32
 8000748:	fa24 f000 	lsr.w	r0, r4, r0
 800074c:	4091      	lsls	r1, r2
 800074e:	4097      	lsls	r7, r2
 8000750:	ea40 0c01 	orr.w	ip, r0, r1
 8000754:	4094      	lsls	r4, r2
 8000756:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800075a:	0c23      	lsrs	r3, r4, #16
 800075c:	fbbc f6f8 	udiv	r6, ip, r8
 8000760:	fa1f fe87 	uxth.w	lr, r7
 8000764:	fb08 c116 	mls	r1, r8, r6, ip
 8000768:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076c:	fb06 f10e 	mul.w	r1, r6, lr
 8000770:	4299      	cmp	r1, r3
 8000772:	d909      	bls.n	8000788 <__udivmoddi4+0x60>
 8000774:	18fb      	adds	r3, r7, r3
 8000776:	f106 30ff 	add.w	r0, r6, #4294967295
 800077a:	f080 8119 	bcs.w	80009b0 <__udivmoddi4+0x288>
 800077e:	4299      	cmp	r1, r3
 8000780:	f240 8116 	bls.w	80009b0 <__udivmoddi4+0x288>
 8000784:	3e02      	subs	r6, #2
 8000786:	443b      	add	r3, r7
 8000788:	1a5b      	subs	r3, r3, r1
 800078a:	b2a4      	uxth	r4, r4
 800078c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000790:	fb08 3310 	mls	r3, r8, r0, r3
 8000794:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000798:	fb00 fe0e 	mul.w	lr, r0, lr
 800079c:	45a6      	cmp	lr, r4
 800079e:	d909      	bls.n	80007b4 <__udivmoddi4+0x8c>
 80007a0:	193c      	adds	r4, r7, r4
 80007a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80007a6:	f080 8105 	bcs.w	80009b4 <__udivmoddi4+0x28c>
 80007aa:	45a6      	cmp	lr, r4
 80007ac:	f240 8102 	bls.w	80009b4 <__udivmoddi4+0x28c>
 80007b0:	3802      	subs	r0, #2
 80007b2:	443c      	add	r4, r7
 80007b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	2600      	movs	r6, #0
 80007be:	b11d      	cbz	r5, 80007c8 <__udivmoddi4+0xa0>
 80007c0:	40d4      	lsrs	r4, r2
 80007c2:	2300      	movs	r3, #0
 80007c4:	e9c5 4300 	strd	r4, r3, [r5]
 80007c8:	4631      	mov	r1, r6
 80007ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ce:	b902      	cbnz	r2, 80007d2 <__udivmoddi4+0xaa>
 80007d0:	deff      	udf	#255	; 0xff
 80007d2:	fab2 f282 	clz	r2, r2
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	d150      	bne.n	800087c <__udivmoddi4+0x154>
 80007da:	1bcb      	subs	r3, r1, r7
 80007dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007e0:	fa1f f887 	uxth.w	r8, r7
 80007e4:	2601      	movs	r6, #1
 80007e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ea:	0c21      	lsrs	r1, r4, #16
 80007ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80007f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007f4:	fb08 f30c 	mul.w	r3, r8, ip
 80007f8:	428b      	cmp	r3, r1
 80007fa:	d907      	bls.n	800080c <__udivmoddi4+0xe4>
 80007fc:	1879      	adds	r1, r7, r1
 80007fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000802:	d202      	bcs.n	800080a <__udivmoddi4+0xe2>
 8000804:	428b      	cmp	r3, r1
 8000806:	f200 80e9 	bhi.w	80009dc <__udivmoddi4+0x2b4>
 800080a:	4684      	mov	ip, r0
 800080c:	1ac9      	subs	r1, r1, r3
 800080e:	b2a3      	uxth	r3, r4
 8000810:	fbb1 f0fe 	udiv	r0, r1, lr
 8000814:	fb0e 1110 	mls	r1, lr, r0, r1
 8000818:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800081c:	fb08 f800 	mul.w	r8, r8, r0
 8000820:	45a0      	cmp	r8, r4
 8000822:	d907      	bls.n	8000834 <__udivmoddi4+0x10c>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 33ff 	add.w	r3, r0, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x10a>
 800082c:	45a0      	cmp	r8, r4
 800082e:	f200 80d9 	bhi.w	80009e4 <__udivmoddi4+0x2bc>
 8000832:	4618      	mov	r0, r3
 8000834:	eba4 0408 	sub.w	r4, r4, r8
 8000838:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800083c:	e7bf      	b.n	80007be <__udivmoddi4+0x96>
 800083e:	428b      	cmp	r3, r1
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x12e>
 8000842:	2d00      	cmp	r5, #0
 8000844:	f000 80b1 	beq.w	80009aa <__udivmoddi4+0x282>
 8000848:	2600      	movs	r6, #0
 800084a:	e9c5 0100 	strd	r0, r1, [r5]
 800084e:	4630      	mov	r0, r6
 8000850:	4631      	mov	r1, r6
 8000852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000856:	fab3 f683 	clz	r6, r3
 800085a:	2e00      	cmp	r6, #0
 800085c:	d14a      	bne.n	80008f4 <__udivmoddi4+0x1cc>
 800085e:	428b      	cmp	r3, r1
 8000860:	d302      	bcc.n	8000868 <__udivmoddi4+0x140>
 8000862:	4282      	cmp	r2, r0
 8000864:	f200 80b8 	bhi.w	80009d8 <__udivmoddi4+0x2b0>
 8000868:	1a84      	subs	r4, r0, r2
 800086a:	eb61 0103 	sbc.w	r1, r1, r3
 800086e:	2001      	movs	r0, #1
 8000870:	468c      	mov	ip, r1
 8000872:	2d00      	cmp	r5, #0
 8000874:	d0a8      	beq.n	80007c8 <__udivmoddi4+0xa0>
 8000876:	e9c5 4c00 	strd	r4, ip, [r5]
 800087a:	e7a5      	b.n	80007c8 <__udivmoddi4+0xa0>
 800087c:	f1c2 0320 	rsb	r3, r2, #32
 8000880:	fa20 f603 	lsr.w	r6, r0, r3
 8000884:	4097      	lsls	r7, r2
 8000886:	fa01 f002 	lsl.w	r0, r1, r2
 800088a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800088e:	40d9      	lsrs	r1, r3
 8000890:	4330      	orrs	r0, r6
 8000892:	0c03      	lsrs	r3, r0, #16
 8000894:	fbb1 f6fe 	udiv	r6, r1, lr
 8000898:	fa1f f887 	uxth.w	r8, r7
 800089c:	fb0e 1116 	mls	r1, lr, r6, r1
 80008a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a4:	fb06 f108 	mul.w	r1, r6, r8
 80008a8:	4299      	cmp	r1, r3
 80008aa:	fa04 f402 	lsl.w	r4, r4, r2
 80008ae:	d909      	bls.n	80008c4 <__udivmoddi4+0x19c>
 80008b0:	18fb      	adds	r3, r7, r3
 80008b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80008b6:	f080 808d 	bcs.w	80009d4 <__udivmoddi4+0x2ac>
 80008ba:	4299      	cmp	r1, r3
 80008bc:	f240 808a 	bls.w	80009d4 <__udivmoddi4+0x2ac>
 80008c0:	3e02      	subs	r6, #2
 80008c2:	443b      	add	r3, r7
 80008c4:	1a5b      	subs	r3, r3, r1
 80008c6:	b281      	uxth	r1, r0
 80008c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80008d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008d4:	fb00 f308 	mul.w	r3, r0, r8
 80008d8:	428b      	cmp	r3, r1
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x1c4>
 80008dc:	1879      	adds	r1, r7, r1
 80008de:	f100 3cff 	add.w	ip, r0, #4294967295
 80008e2:	d273      	bcs.n	80009cc <__udivmoddi4+0x2a4>
 80008e4:	428b      	cmp	r3, r1
 80008e6:	d971      	bls.n	80009cc <__udivmoddi4+0x2a4>
 80008e8:	3802      	subs	r0, #2
 80008ea:	4439      	add	r1, r7
 80008ec:	1acb      	subs	r3, r1, r3
 80008ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008f2:	e778      	b.n	80007e6 <__udivmoddi4+0xbe>
 80008f4:	f1c6 0c20 	rsb	ip, r6, #32
 80008f8:	fa03 f406 	lsl.w	r4, r3, r6
 80008fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000900:	431c      	orrs	r4, r3
 8000902:	fa20 f70c 	lsr.w	r7, r0, ip
 8000906:	fa01 f306 	lsl.w	r3, r1, r6
 800090a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800090e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000912:	431f      	orrs	r7, r3
 8000914:	0c3b      	lsrs	r3, r7, #16
 8000916:	fbb1 f9fe 	udiv	r9, r1, lr
 800091a:	fa1f f884 	uxth.w	r8, r4
 800091e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000922:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000926:	fb09 fa08 	mul.w	sl, r9, r8
 800092a:	458a      	cmp	sl, r1
 800092c:	fa02 f206 	lsl.w	r2, r2, r6
 8000930:	fa00 f306 	lsl.w	r3, r0, r6
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x220>
 8000936:	1861      	adds	r1, r4, r1
 8000938:	f109 30ff 	add.w	r0, r9, #4294967295
 800093c:	d248      	bcs.n	80009d0 <__udivmoddi4+0x2a8>
 800093e:	458a      	cmp	sl, r1
 8000940:	d946      	bls.n	80009d0 <__udivmoddi4+0x2a8>
 8000942:	f1a9 0902 	sub.w	r9, r9, #2
 8000946:	4421      	add	r1, r4
 8000948:	eba1 010a 	sub.w	r1, r1, sl
 800094c:	b2bf      	uxth	r7, r7
 800094e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000952:	fb0e 1110 	mls	r1, lr, r0, r1
 8000956:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800095a:	fb00 f808 	mul.w	r8, r0, r8
 800095e:	45b8      	cmp	r8, r7
 8000960:	d907      	bls.n	8000972 <__udivmoddi4+0x24a>
 8000962:	19e7      	adds	r7, r4, r7
 8000964:	f100 31ff 	add.w	r1, r0, #4294967295
 8000968:	d22e      	bcs.n	80009c8 <__udivmoddi4+0x2a0>
 800096a:	45b8      	cmp	r8, r7
 800096c:	d92c      	bls.n	80009c8 <__udivmoddi4+0x2a0>
 800096e:	3802      	subs	r0, #2
 8000970:	4427      	add	r7, r4
 8000972:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000976:	eba7 0708 	sub.w	r7, r7, r8
 800097a:	fba0 8902 	umull	r8, r9, r0, r2
 800097e:	454f      	cmp	r7, r9
 8000980:	46c6      	mov	lr, r8
 8000982:	4649      	mov	r1, r9
 8000984:	d31a      	bcc.n	80009bc <__udivmoddi4+0x294>
 8000986:	d017      	beq.n	80009b8 <__udivmoddi4+0x290>
 8000988:	b15d      	cbz	r5, 80009a2 <__udivmoddi4+0x27a>
 800098a:	ebb3 020e 	subs.w	r2, r3, lr
 800098e:	eb67 0701 	sbc.w	r7, r7, r1
 8000992:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000996:	40f2      	lsrs	r2, r6
 8000998:	ea4c 0202 	orr.w	r2, ip, r2
 800099c:	40f7      	lsrs	r7, r6
 800099e:	e9c5 2700 	strd	r2, r7, [r5]
 80009a2:	2600      	movs	r6, #0
 80009a4:	4631      	mov	r1, r6
 80009a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009aa:	462e      	mov	r6, r5
 80009ac:	4628      	mov	r0, r5
 80009ae:	e70b      	b.n	80007c8 <__udivmoddi4+0xa0>
 80009b0:	4606      	mov	r6, r0
 80009b2:	e6e9      	b.n	8000788 <__udivmoddi4+0x60>
 80009b4:	4618      	mov	r0, r3
 80009b6:	e6fd      	b.n	80007b4 <__udivmoddi4+0x8c>
 80009b8:	4543      	cmp	r3, r8
 80009ba:	d2e5      	bcs.n	8000988 <__udivmoddi4+0x260>
 80009bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80009c0:	eb69 0104 	sbc.w	r1, r9, r4
 80009c4:	3801      	subs	r0, #1
 80009c6:	e7df      	b.n	8000988 <__udivmoddi4+0x260>
 80009c8:	4608      	mov	r0, r1
 80009ca:	e7d2      	b.n	8000972 <__udivmoddi4+0x24a>
 80009cc:	4660      	mov	r0, ip
 80009ce:	e78d      	b.n	80008ec <__udivmoddi4+0x1c4>
 80009d0:	4681      	mov	r9, r0
 80009d2:	e7b9      	b.n	8000948 <__udivmoddi4+0x220>
 80009d4:	4666      	mov	r6, ip
 80009d6:	e775      	b.n	80008c4 <__udivmoddi4+0x19c>
 80009d8:	4630      	mov	r0, r6
 80009da:	e74a      	b.n	8000872 <__udivmoddi4+0x14a>
 80009dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009e0:	4439      	add	r1, r7
 80009e2:	e713      	b.n	800080c <__udivmoddi4+0xe4>
 80009e4:	3802      	subs	r0, #2
 80009e6:	443c      	add	r4, r7
 80009e8:	e724      	b.n	8000834 <__udivmoddi4+0x10c>
 80009ea:	bf00      	nop

080009ec <__aeabi_idiv0>:
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <MX_ADC3_Init1>:
bool Read;
uint32_t adc_value;
bool run = 0;

void MX_ADC3_Init1(bool software1)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  software = software1;
 80009fa:	4a2b      	ldr	r2, [pc, #172]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	7013      	strb	r3, [r2, #0]

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a10:	4a27      	ldr	r2, [pc, #156]	; (8000ab0 <MX_ADC3_Init1+0xc0>)
 8000a12:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a14:	4b25      	ldr	r3, [pc, #148]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a1a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	4b23      	ldr	r3, [pc, #140]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a22:	4b22      	ldr	r3, [pc, #136]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000a28:	4b20      	ldr	r3, [pc, #128]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a40:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a46:	4b19      	ldr	r3, [pc, #100]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a52:	4b16      	ldr	r3, [pc, #88]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	615a      	str	r2, [r3, #20]

  if(software)
 8000a60:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <MX_ADC3_Init1+0xb8>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <MX_ADC3_Init1+0x7e>
	  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <MX_ADC3_Init1+0xc4>)
 8000a6c:	629a      	str	r2, [r3, #40]	; 0x28


  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a70:	f002 fd96 	bl	80035a0 <HAL_ADC_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC3_Init1+0x8e>
  {
    Error_Handler();
 8000a7a:	f001 ffff 	bl	8002a7c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a82:	2301      	movs	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4806      	ldr	r0, [pc, #24]	; (8000aac <MX_ADC3_Init1+0xbc>)
 8000a92:	f003 f811 	bl	8003ab8 <HAL_ADC_ConfigChannel>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC3_Init1+0xb0>
  {
    Error_Handler();
 8000a9c:	f001 ffee 	bl	8002a7c <Error_Handler>
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20000429 	.word	0x20000429
 8000aac:	20010430 	.word	0x20010430
 8000ab0:	40012200 	.word	0x40012200
 8000ab4:	0f000001 	.word	0x0f000001

08000ab8 <MX_ADC3_Init>:

ADC_HandleTypeDef hadc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000abe:	463b      	mov	r3, r7
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000acc:	4a22      	ldr	r2, [pc, #136]	; (8000b58 <MX_ADC3_Init+0xa0>)
 8000ace:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ad6:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000adc:	4b1d      	ldr	r3, [pc, #116]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000af0:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000afa:	f04f 6210 	mov.w	r2, #150994944	; 0x9000000
 8000afe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b00:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b1a:	480e      	ldr	r0, [pc, #56]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b1c:	f002 fd40 	bl	80035a0 <HAL_ADC_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_ADC3_Init+0x72>
  {
    Error_Handler();
 8000b26:	f001 ffa9 	bl	8002a7c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b36:	463b      	mov	r3, r7
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_ADC3_Init+0x9c>)
 8000b3c:	f002 ffbc 	bl	8003ab8 <HAL_ADC_ConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC3_Init+0x92>
  {
    Error_Handler();
 8000b46:	f001 ff99 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20010430 	.word	0x20010430
 8000b58:	40012200 	.word	0x40012200

08000b5c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a31      	ldr	r2, [pc, #196]	; (8000c40 <HAL_ADC_MspInit+0xe4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d15c      	bne.n	8000c38 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b7e:	4b31      	ldr	r3, [pc, #196]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	4a30      	ldr	r2, [pc, #192]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b88:	6453      	str	r3, [r2, #68]	; 0x44
 8000b8a:	4b2e      	ldr	r3, [pc, #184]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b96:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000b9c:	f043 0320 	orr.w	r3, r3, #32
 8000ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba2:	4b28      	ldr	r3, [pc, #160]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	f003 0320 	and.w	r3, r3, #32
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bae:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a24      	ldr	r2, [pc, #144]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b22      	ldr	r3, [pc, #136]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	4a1e      	ldr	r2, [pc, #120]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd2:	4b1c      	ldr	r3, [pc, #112]	; (8000c44 <HAL_ADC_MspInit+0xe8>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> ADC3_IN0
    PA1     ------> ADC3_IN1
    PA2     ------> ADC3_IN2
    PA3     ------> ADC3_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000bde:	f44f 63ff 	mov.w	r3, #2040	; 0x7f8
 8000be2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	2303      	movs	r3, #3
 8000be6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4815      	ldr	r0, [pc, #84]	; (8000c48 <HAL_ADC_MspInit+0xec>)
 8000bf4:	f003 fc46 	bl	8004484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <HAL_ADC_MspInit+0xf0>)
 8000c0c:	f003 fc3a 	bl	8004484 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c10:	230f      	movs	r3, #15
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c14:	2303      	movs	r3, #3
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	480b      	ldr	r0, [pc, #44]	; (8000c50 <HAL_ADC_MspInit+0xf4>)
 8000c24:	f003 fc2e 	bl	8004484 <HAL_GPIO_Init>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2012      	movs	r0, #18
 8000c2e:	f003 fa78 	bl	8004122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000c32:	2012      	movs	r0, #18
 8000c34:	f003 fa91 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000c38:	bf00      	nop
 8000c3a:	3730      	adds	r7, #48	; 0x30
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	40012200 	.word	0x40012200
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40021400 	.word	0x40021400
 8000c4c:	40020800 	.word	0x40020800
 8000c50:	40020000 	.word	0x40020000

08000c54 <config_ADC>:
}

/* USER CODE BEGIN 1 */

void config_ADC(unsigned int channel)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]

	sConfig.Channel = (uint32_t) channel;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]

	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <config_ADC+0x38>)
 8000c7e:	f002 ff1b 	bl	8003ab8 <HAL_ADC_ConfigChannel>
}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20010430 	.word	0x20010430

08000c90 <read_ADC>:

uint32_t read_ADC(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	Read = false;
 8000c94:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <read_ADC+0x34>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
	if(HAL_ADC_Start_IT(&hadc3) == HAL_OK)
 8000c9a:	480b      	ldr	r0, [pc, #44]	; (8000cc8 <read_ADC+0x38>)
 8000c9c:	f002 fcc4 	bl	8003628 <HAL_ADC_Start_IT>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10a      	bne.n	8000cbc <read_ADC+0x2c>
	{
	  while(!Read);
 8000ca6:	bf00      	nop
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <read_ADC+0x34>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f8      	bne.n	8000ca8 <read_ADC+0x18>
	  HAL_ADC_Stop_IT(&hadc3);
 8000cb6:	4804      	ldr	r0, [pc, #16]	; (8000cc8 <read_ADC+0x38>)
 8000cb8:	f002 fd8e 	bl	80037d8 <HAL_ADC_Stop_IT>
	}
	return adc_value;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <read_ADC+0x3c>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20000428 	.word	0x20000428
 8000cc8:	20010430 	.word	0x20010430
 8000ccc:	2001042c 	.word	0x2001042c

08000cd0 <reset_adc_buf>:

void reset_adc_buf(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	e007      	b.n	8000cec <reset_adc_buf+0x1c>
		adc_buf[i] = 0;
 8000cdc:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <reset_adc_buf+0x38>)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0 ; i < ADC_BUF_SIZE - 1 ; i++)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	ddf2      	ble.n	8000cdc <reset_adc_buf+0xc>

	adc_buf_index = 0;
 8000cf6:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <reset_adc_buf+0x3c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	20010580 	.word	0x20010580
 8000d0c:	20000304 	.word	0x20000304

08000d10 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
	adc_it[software]();
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <HAL_ADC_ConvCpltCallback+0x20>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d24:	4798      	blx	r3
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000429 	.word	0x20000429
 8000d34:	20000000 	.word	0x20000000

08000d38 <software_adc_it>:
void (*adc_it[])() = {
	timer_adc_it,
	software_adc_it
};

void software_adc_it(){
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

	adc_value = HAL_ADC_GetValue(&hadc3);
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <software_adc_it+0x1c>)
 8000d3e:	f002 fe99 	bl	8003a74 <HAL_ADC_GetValue>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <software_adc_it+0x20>)
 8000d46:	6013      	str	r3, [r2, #0]
	Read = true;
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <software_adc_it+0x24>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	701a      	strb	r2, [r3, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20010430 	.word	0x20010430
 8000d58:	2001042c 	.word	0x2001042c
 8000d5c:	20000428 	.word	0x20000428

08000d60 <timer_adc_it>:

void timer_adc_it(){
 8000d60:	b598      	push	{r3, r4, r7, lr}
 8000d62:	af00      	add	r7, sp, #0
	adc_buf[adc_buf_index] = HAL_ADC_GetValue(&hadc3);
 8000d64:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <timer_adc_it+0x3c>)
 8000d66:	681c      	ldr	r4, [r3, #0]
 8000d68:	480d      	ldr	r0, [pc, #52]	; (8000da0 <timer_adc_it+0x40>)
 8000d6a:	f002 fe83 	bl	8003a74 <HAL_ADC_GetValue>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	4a0c      	ldr	r2, [pc, #48]	; (8000da4 <timer_adc_it+0x44>)
 8000d72:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	process_buf(adc_buf, adc_buf_index);
 8000d76:	4b09      	ldr	r3, [pc, #36]	; (8000d9c <timer_adc_it+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4809      	ldr	r0, [pc, #36]	; (8000da4 <timer_adc_it+0x44>)
 8000d7e:	f001 fc03 	bl	8002588 <process_buf>
	adc_buf_index++;
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <timer_adc_it+0x3c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8a:	6013      	str	r3, [r2, #0]
	adc_buf_index &= ADC_BUF_SIZE - 1;
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <timer_adc_it+0x3c>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d94:	4a01      	ldr	r2, [pc, #4]	; (8000d9c <timer_adc_it+0x3c>)
 8000d96:	6013      	str	r3, [r2, #0]
}
 8000d98:	bf00      	nop
 8000d9a:	bd98      	pop	{r3, r4, r7, pc}
 8000d9c:	20000304 	.word	0x20000304
 8000da0:	20010430 	.word	0x20010430
 8000da4:	20010580 	.word	0x20010580

08000da8 <check_command>:
bool mode_speed = false, enable = false, direction = false;
unsigned int duty_cycle = 0, speed = 0;


unsigned char check_command(char* message)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
    char cmd = INV;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]

    if((!strncmp((char*) message, "VER", 3)))
 8000db4:	2203      	movs	r2, #3
 8000db6:	49a0      	ldr	r1, [pc, #640]	; (8001038 <check_command+0x290>)
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f008 fc86 	bl	80096ca <strncmp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d102      	bne.n	8000dca <check_command+0x22>
        cmd = VER;
 8000dc4:	230b      	movs	r3, #11
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e130      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNF", 3)))
 8000dca:	2203      	movs	r2, #3
 8000dcc:	499b      	ldr	r1, [pc, #620]	; (800103c <check_command+0x294>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f008 fc7b 	bl	80096ca <strncmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d102      	bne.n	8000de0 <check_command+0x38>
        cmd = FNF;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e125      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFF", 3)))
 8000de0:	2203      	movs	r2, #3
 8000de2:	4997      	ldr	r1, [pc, #604]	; (8001040 <check_command+0x298>)
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f008 fc70 	bl	80096ca <strncmp>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d102      	bne.n	8000df6 <check_command+0x4e>
        cmd = FFF;
 8000df0:	2311      	movs	r3, #17
 8000df2:	73fb      	strb	r3, [r7, #15]
 8000df4:	e11a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FNI", 3)))
 8000df6:	2203      	movs	r2, #3
 8000df8:	4992      	ldr	r1, [pc, #584]	; (8001044 <check_command+0x29c>)
 8000dfa:	6878      	ldr	r0, [r7, #4]
 8000dfc:	f008 fc65 	bl	80096ca <strncmp>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d102      	bne.n	8000e0c <check_command+0x64>
        cmd = FNI;
 8000e06:	230e      	movs	r3, #14
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e10f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FFI", 3)))
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	498e      	ldr	r1, [pc, #568]	; (8001048 <check_command+0x2a0>)
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f008 fc5a 	bl	80096ca <strncmp>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d102      	bne.n	8000e22 <check_command+0x7a>
        cmd = FFI;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	73fb      	strb	r3, [r7, #15]
 8000e20:	e104      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "ST", 2)))
 8000e22:	2202      	movs	r2, #2
 8000e24:	4989      	ldr	r1, [pc, #548]	; (800104c <check_command+0x2a4>)
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f008 fc4f 	bl	80096ca <strncmp>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <check_command+0x90>
        cmd = ST;
 8000e32:	2313      	movs	r3, #19
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e0f9      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MR", 2)))
 8000e38:	2202      	movs	r2, #2
 8000e3a:	4985      	ldr	r1, [pc, #532]	; (8001050 <check_command+0x2a8>)
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f008 fc44 	bl	80096ca <strncmp>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <check_command+0xa6>
        cmd = FFI;
 8000e48:	230f      	movs	r3, #15
 8000e4a:	73fb      	strb	r3, [r7, #15]
 8000e4c:	e0ee      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MW", 2)))
 8000e4e:	2202      	movs	r2, #2
 8000e50:	4980      	ldr	r1, [pc, #512]	; (8001054 <check_command+0x2ac>)
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f008 fc39 	bl	80096ca <strncmp>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <check_command+0xbc>
        cmd = MW;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	e0e3      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MI", 2)))
 8000e64:	2202      	movs	r2, #2
 8000e66:	497c      	ldr	r1, [pc, #496]	; (8001058 <check_command+0x2b0>)
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f008 fc2e 	bl	80096ca <strncmp>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <check_command+0xd2>
        cmd = MI;
 8000e74:	2303      	movs	r3, #3
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e0d8      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "MO", 2)))
 8000e7a:	2202      	movs	r2, #2
 8000e7c:	4977      	ldr	r1, [pc, #476]	; (800105c <check_command+0x2b4>)
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f008 fc23 	bl	80096ca <strncmp>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <check_command+0xe8>
        cmd = MO;
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e0cd      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RD", 2)))
 8000e90:	2202      	movs	r2, #2
 8000e92:	4973      	ldr	r1, [pc, #460]	; (8001060 <check_command+0x2b8>)
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f008 fc18 	bl	80096ca <strncmp>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d102      	bne.n	8000ea6 <check_command+0xfe>
        cmd = RD;
 8000ea0:	2305      	movs	r3, #5
 8000ea2:	73fb      	strb	r3, [r7, #15]
 8000ea4:	e0c2      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WD", 2)))
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	496e      	ldr	r1, [pc, #440]	; (8001064 <check_command+0x2bc>)
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f008 fc0d 	bl	80096ca <strncmp>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <check_command+0x114>
        cmd = WD;
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	e0b7      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "RA", 2)))
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	496a      	ldr	r1, [pc, #424]	; (8001068 <check_command+0x2c0>)
 8000ec0:	6878      	ldr	r0, [r7, #4]
 8000ec2:	f008 fc02 	bl	80096ca <strncmp>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d102      	bne.n	8000ed2 <check_command+0x12a>
        cmd = RA;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	73fb      	strb	r3, [r7, #15]
 8000ed0:	e0ac      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "WA", 2)))
 8000ed2:	2202      	movs	r2, #2
 8000ed4:	4965      	ldr	r1, [pc, #404]	; (800106c <check_command+0x2c4>)
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f008 fbf7 	bl	80096ca <strncmp>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d102      	bne.n	8000ee8 <check_command+0x140>
        cmd = WA;
 8000ee2:	2308      	movs	r3, #8
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e0a1      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SP", 2)))
 8000ee8:	2202      	movs	r2, #2
 8000eea:	4961      	ldr	r1, [pc, #388]	; (8001070 <check_command+0x2c8>)
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f008 fbec 	bl	80096ca <strncmp>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <check_command+0x156>
        cmd = SP;
 8000ef8:	230c      	movs	r3, #12
 8000efa:	73fb      	strb	r3, [r7, #15]
 8000efc:	e096      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "AC", 2)))
 8000efe:	2202      	movs	r2, #2
 8000f00:	495c      	ldr	r1, [pc, #368]	; (8001074 <check_command+0x2cc>)
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f008 fbe1 	bl	80096ca <strncmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d102      	bne.n	8000f14 <check_command+0x16c>
        cmd = AC;
 8000f0e:	230d      	movs	r3, #13
 8000f10:	73fb      	strb	r3, [r7, #15]
 8000f12:	e08b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "UN", 2)))
 8000f14:	2202      	movs	r2, #2
 8000f16:	4958      	ldr	r1, [pc, #352]	; (8001078 <check_command+0x2d0>)
 8000f18:	6878      	ldr	r0, [r7, #4]
 8000f1a:	f008 fbd6 	bl	80096ca <strncmp>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d102      	bne.n	8000f2a <check_command+0x182>
        cmd = UN;
 8000f24:	2316      	movs	r3, #22
 8000f26:	73fb      	strb	r3, [r7, #15]
 8000f28:	e080      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "EN", 2)))
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4953      	ldr	r1, [pc, #332]	; (800107c <check_command+0x2d4>)
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f008 fbcb 	bl	80096ca <strncmp>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d102      	bne.n	8000f40 <check_command+0x198>
        cmd = EN;
 8000f3a:	2315      	movs	r3, #21
 8000f3c:	73fb      	strb	r3, [r7, #15]
 8000f3e:	e075      	b.n	800102c <check_command+0x284>
    else if( (!strncmp((char*) message, "CS", 2)))
 8000f40:	2202      	movs	r2, #2
 8000f42:	494f      	ldr	r1, [pc, #316]	; (8001080 <check_command+0x2d8>)
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f008 fbc0 	bl	80096ca <strncmp>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <check_command+0x1ae>
        cmd = CS;
 8000f50:	2314      	movs	r3, #20
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e06a      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "VR", 2)))
 8000f56:	2202      	movs	r2, #2
 8000f58:	494a      	ldr	r1, [pc, #296]	; (8001084 <check_command+0x2dc>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f008 fbb5 	bl	80096ca <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <check_command+0x1c4>
        cmd = VR;
 8000f66:	2317      	movs	r3, #23
 8000f68:	73fb      	strb	r3, [r7, #15]
 8000f6a:	e05f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "HW", 2)))
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4946      	ldr	r1, [pc, #280]	; (8001088 <check_command+0x2e0>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f008 fbaa 	bl	80096ca <strncmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <check_command+0x1da>
		cmd = HW;
 8000f7c:	231a      	movs	r3, #26
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e054      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "FSW", 2)))
 8000f82:	2202      	movs	r2, #2
 8000f84:	4941      	ldr	r1, [pc, #260]	; (800108c <check_command+0x2e4>)
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f008 fb9f 	bl	80096ca <strncmp>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d102      	bne.n	8000f98 <check_command+0x1f0>
		cmd = FSW;
 8000f92:	231b      	movs	r3, #27
 8000f94:	73fb      	strb	r3, [r7, #15]
 8000f96:	e049      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "SW", 2)))
 8000f98:	2202      	movs	r2, #2
 8000f9a:	493d      	ldr	r1, [pc, #244]	; (8001090 <check_command+0x2e8>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f008 fb94 	bl	80096ca <strncmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <check_command+0x206>
		cmd = SW;
 8000fa8:	231c      	movs	r3, #28
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	e03e      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "STW", 2)))
 8000fae:	2202      	movs	r2, #2
 8000fb0:	4938      	ldr	r1, [pc, #224]	; (8001094 <check_command+0x2ec>)
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f008 fb89 	bl	80096ca <strncmp>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d102      	bne.n	8000fc4 <check_command+0x21c>
		cmd = STW;
 8000fbe:	231d      	movs	r3, #29
 8000fc0:	73fb      	strb	r3, [r7, #15]
 8000fc2:	e033      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "$", 1)))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	781a      	ldrb	r2, [r3, #0]
 8000fc8:	4b33      	ldr	r3, [pc, #204]	; (8001098 <check_command+0x2f0>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <check_command+0x230>
        cmd = LAST;
 8000fd2:	2309      	movs	r3, #9
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e029      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "?", 1)))
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	781a      	ldrb	r2, [r3, #0]
 8000fdc:	4b2f      	ldr	r3, [pc, #188]	; (800109c <check_command+0x2f4>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d102      	bne.n	8000fec <check_command+0x244>
        cmd = HELP;
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	73fb      	strb	r3, [r7, #15]
 8000fea:	e01f      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "S", 1)))
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781a      	ldrb	r2, [r3, #0]
 8000ff0:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <check_command+0x2f8>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d102      	bne.n	8001000 <check_command+0x258>
        cmd = S;
 8000ffa:	2312      	movs	r3, #18
 8000ffc:	73fb      	strb	r3, [r7, #15]
 8000ffe:	e015      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "/", 1)))
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b27      	ldr	r3, [pc, #156]	; (80010a4 <check_command+0x2fc>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <check_command+0x26c>
		cmd = INC;
 800100e:	2318      	movs	r3, #24
 8001010:	73fb      	strb	r3, [r7, #15]
 8001012:	e00b      	b.n	800102c <check_command+0x284>
    else if((!strncmp((char*) message, "\\", 1)))
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	781a      	ldrb	r2, [r3, #0]
 8001018:	4b23      	ldr	r3, [pc, #140]	; (80010a8 <check_command+0x300>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <check_command+0x280>
		cmd = DEC;
 8001022:	2319      	movs	r3, #25
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	e001      	b.n	800102c <check_command+0x284>
    else
    	cmd = INV;
 8001028:	2300      	movs	r3, #0
 800102a:	73fb      	strb	r3, [r7, #15]

    return cmd;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	0800d870 	.word	0x0800d870
 800103c:	0800d874 	.word	0x0800d874
 8001040:	0800d878 	.word	0x0800d878
 8001044:	0800d87c 	.word	0x0800d87c
 8001048:	0800d880 	.word	0x0800d880
 800104c:	0800d884 	.word	0x0800d884
 8001050:	0800d888 	.word	0x0800d888
 8001054:	0800d88c 	.word	0x0800d88c
 8001058:	0800d890 	.word	0x0800d890
 800105c:	0800d894 	.word	0x0800d894
 8001060:	0800d898 	.word	0x0800d898
 8001064:	0800d89c 	.word	0x0800d89c
 8001068:	0800d8a0 	.word	0x0800d8a0
 800106c:	0800d8a4 	.word	0x0800d8a4
 8001070:	0800d8a8 	.word	0x0800d8a8
 8001074:	0800d8ac 	.word	0x0800d8ac
 8001078:	0800d8b0 	.word	0x0800d8b0
 800107c:	0800d8b4 	.word	0x0800d8b4
 8001080:	0800d8b8 	.word	0x0800d8b8
 8001084:	0800d8bc 	.word	0x0800d8bc
 8001088:	0800d8c0 	.word	0x0800d8c0
 800108c:	0800d8c4 	.word	0x0800d8c4
 8001090:	0800d8c8 	.word	0x0800d8c8
 8001094:	0800d8cc 	.word	0x0800d8cc
 8001098:	0800d8d0 	.word	0x0800d8d0
 800109c:	0800d8d4 	.word	0x0800d8d4
 80010a0:	0800d8d8 	.word	0x0800d8d8
 80010a4:	0800d8dc 	.word	0x0800d8dc
 80010a8:	0800d8e0 	.word	0x0800d8e0

080010ac <proc_inv_cmd>:

//------------------------------------------------------------------------------------------------------------------


void proc_inv_cmd(char* message)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
	send_UART("Invalid instruction. Type '?' for Help.");
 80010b4:	4803      	ldr	r0, [pc, #12]	; (80010c4 <proc_inv_cmd+0x18>)
 80010b6:	f002 f8eb 	bl	8003290 <send_UART>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	0800d8e4 	.word	0x0800d8e4

080010c8 <proc_mr_cmd>:


void proc_mr_cmd(char* message)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	unsigned int addr, length;

	if(sscanf((char*)message, "MR %x %x", &addr, &length) == 2)
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	f107 0210 	add.w	r2, r7, #16
 80010d8:	4932      	ldr	r1, [pc, #200]	; (80011a4 <proc_mr_cmd+0xdc>)
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f008 fa7c 	bl	80095d8 <siscanf>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d157      	bne.n	8001196 <proc_mr_cmd+0xce>
	{
 80010e6:	466b      	mov	r3, sp
 80010e8:	461d      	mov	r5, r3
		char data[length];
 80010ea:	68fc      	ldr	r4, [r7, #12]
 80010ec:	4623      	mov	r3, r4
 80010ee:	3b01      	subs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	4620      	mov	r0, r4
 80010f4:	f04f 0100 	mov.w	r1, #0
 80010f8:	f04f 0200 	mov.w	r2, #0
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	00cb      	lsls	r3, r1, #3
 8001102:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001106:	00c2      	lsls	r2, r0, #3
 8001108:	4620      	mov	r0, r4
 800110a:	f04f 0100 	mov.w	r1, #0
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	00cb      	lsls	r3, r1, #3
 8001118:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800111c:	00c2      	lsls	r2, r0, #3
 800111e:	1de3      	adds	r3, r4, #7
 8001120:	08db      	lsrs	r3, r3, #3
 8001122:	00db      	lsls	r3, r3, #3
 8001124:	ebad 0d03 	sub.w	sp, sp, r3
 8001128:	466b      	mov	r3, sp
 800112a:	3300      	adds	r3, #0
 800112c:	617b      	str	r3, [r7, #20]

		if(memory_read(addr, length, data))
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	68f9      	ldr	r1, [r7, #12]
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	4618      	mov	r0, r3
 8001136:	f000 ff03 	bl	8001f40 <memory_read>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d025      	beq.n	800118c <proc_mr_cmd+0xc4>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001144:	6879      	ldr	r1, [r7, #4]
 8001146:	4818      	ldr	r0, [pc, #96]	; (80011a8 <proc_mr_cmd+0xe0>)
 8001148:	f008 fad1 	bl	80096ee <strncpy>

			sprintf((char*) message, "Memory read: ");
 800114c:	4917      	ldr	r1, [pc, #92]	; (80011ac <proc_mr_cmd+0xe4>)
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f008 fa22 	bl	8009598 <siprintf>

			for(int i = 0; i < length; i++)
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
 8001158:	e010      	b.n	800117c <proc_mr_cmd+0xb4>
			{
				sprintf((char*) message + strlen((char*) message), "%02X ", data[i]);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f7ff f87a 	bl	8000254 <strlen>
 8001160:	4602      	mov	r2, r0
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	1898      	adds	r0, r3, r2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	4413      	add	r3, r2
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	461a      	mov	r2, r3
 8001170:	490f      	ldr	r1, [pc, #60]	; (80011b0 <proc_mr_cmd+0xe8>)
 8001172:	f008 fa11 	bl	8009598 <siprintf>
			for(int i = 0; i < length; i++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	429a      	cmp	r2, r3
 8001182:	d3ea      	bcc.n	800115a <proc_mr_cmd+0x92>
			}
			send_UART((char*) message);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f002 f883 	bl	8003290 <send_UART>
 800118a:	e002      	b.n	8001192 <proc_mr_cmd+0xca>
		}
		else
			send_UART("Invalid Memory Read instruction argument values.\r");
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <proc_mr_cmd+0xec>)
 800118e:	f002 f87f 	bl	8003290 <send_UART>
 8001192:	46ad      	mov	sp, r5
	}
	else
		send_UART("Invalid Memory Read instruction syntax.");
}
 8001194:	e002      	b.n	800119c <proc_mr_cmd+0xd4>
		send_UART("Invalid Memory Read instruction syntax.");
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <proc_mr_cmd+0xf0>)
 8001198:	f002 f87a 	bl	8003290 <send_UART>
}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bdb0      	pop	{r4, r5, r7, pc}
 80011a4:	0800d90c 	.word	0x0800d90c
 80011a8:	20014580 	.word	0x20014580
 80011ac:	0800d918 	.word	0x0800d918
 80011b0:	0800d928 	.word	0x0800d928
 80011b4:	0800d930 	.word	0x0800d930
 80011b8:	0800d964 	.word	0x0800d964

080011bc <proc_mw_cmd>:


void proc_mw_cmd(char* message)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af02      	add	r7, sp, #8
 80011c2:	6078      	str	r0, [r7, #4]
	unsigned int addr, length, data;

	if(sscanf((char*) message, "MW %x %x %x", &addr, &length, &data) == 3)
 80011c4:	f107 0110 	add.w	r1, r7, #16
 80011c8:	f107 0214 	add.w	r2, r7, #20
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	9300      	str	r3, [sp, #0]
 80011d2:	460b      	mov	r3, r1
 80011d4:	4912      	ldr	r1, [pc, #72]	; (8001220 <proc_mw_cmd+0x64>)
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f008 f9fe 	bl	80095d8 <siscanf>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d116      	bne.n	8001210 <proc_mw_cmd+0x54>
	{
		if(memory_write(addr, length, data))
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	6939      	ldr	r1, [r7, #16]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f000 fedd 	bl	8001fa8 <memory_write>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d009      	beq.n	8001208 <proc_mw_cmd+0x4c>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80011f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	480a      	ldr	r0, [pc, #40]	; (8001224 <proc_mw_cmd+0x68>)
 80011fc:	f008 fa77 	bl	80096ee <strncpy>
			send_UART("Memory written with success.");
 8001200:	4809      	ldr	r0, [pc, #36]	; (8001228 <proc_mw_cmd+0x6c>)
 8001202:	f002 f845 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Memory Write instruction argument values.");
	}
	else
		send_UART("Invalid Memory Write instruction syntax.");
}
 8001206:	e006      	b.n	8001216 <proc_mw_cmd+0x5a>
			send_UART("Invalid Memory Write instruction argument values.");
 8001208:	4808      	ldr	r0, [pc, #32]	; (800122c <proc_mw_cmd+0x70>)
 800120a:	f002 f841 	bl	8003290 <send_UART>
}
 800120e:	e002      	b.n	8001216 <proc_mw_cmd+0x5a>
		send_UART("Invalid Memory Write instruction syntax.");
 8001210:	4807      	ldr	r0, [pc, #28]	; (8001230 <proc_mw_cmd+0x74>)
 8001212:	f002 f83d 	bl	8003290 <send_UART>
}
 8001216:	bf00      	nop
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	0800d98c 	.word	0x0800d98c
 8001224:	20014580 	.word	0x20014580
 8001228:	0800d998 	.word	0x0800d998
 800122c:	0800d9b8 	.word	0x0800d9b8
 8001230:	0800d9ec 	.word	0x0800d9ec

08001234 <proc_mi_cmd>:


void proc_mi_cmd(char* message)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MI %x %x", &port_addr, &pin_setting) == 2)
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	f107 020c 	add.w	r2, r7, #12
 8001244:	4918      	ldr	r1, [pc, #96]	; (80012a8 <proc_mi_cmd+0x74>)
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f008 f9c6 	bl	80095d8 <siscanf>
 800124c:	4603      	mov	r3, r0
 800124e:	2b02      	cmp	r3, #2
 8001250:	d123      	bne.n	800129a <proc_mi_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	68ba      	ldr	r2, [r7, #8]
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f001 fb05 	bl	8002868 <is_GPIO_pin_free>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d016      	beq.n	8001292 <proc_mi_cmd+0x5e>
		{
			if(make_pin_input(port_addr, pin_setting))
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fed4 	bl	8002018 <make_pin_input>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d009      	beq.n	800128a <proc_mi_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001276:	f44f 7280 	mov.w	r2, #256	; 0x100
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <proc_mi_cmd+0x78>)
 800127e:	f008 fa36 	bl	80096ee <strncpy>
				send_UART("Pin(s) set as input with success.");
 8001282:	480b      	ldr	r0, [pc, #44]	; (80012b0 <proc_mi_cmd+0x7c>)
 8001284:	f002 f804 	bl	8003290 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
	  send_UART("Invalid Make Pin Input instruction syntax.");
}
 8001288:	e00a      	b.n	80012a0 <proc_mi_cmd+0x6c>
				send_UART("Invalid Make Pin Input instruction argument values.");
 800128a:	480a      	ldr	r0, [pc, #40]	; (80012b4 <proc_mi_cmd+0x80>)
 800128c:	f002 f800 	bl	8003290 <send_UART>
}
 8001290:	e006      	b.n	80012a0 <proc_mi_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 8001292:	4809      	ldr	r0, [pc, #36]	; (80012b8 <proc_mi_cmd+0x84>)
 8001294:	f001 fffc 	bl	8003290 <send_UART>
}
 8001298:	e002      	b.n	80012a0 <proc_mi_cmd+0x6c>
	  send_UART("Invalid Make Pin Input instruction syntax.");
 800129a:	4808      	ldr	r0, [pc, #32]	; (80012bc <proc_mi_cmd+0x88>)
 800129c:	f001 fff8 	bl	8003290 <send_UART>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0800da18 	.word	0x0800da18
 80012ac:	20014580 	.word	0x20014580
 80012b0:	0800da24 	.word	0x0800da24
 80012b4:	0800da48 	.word	0x0800da48
 80012b8:	0800da7c 	.word	0x0800da7c
 80012bc:	0800dab4 	.word	0x0800dab4

080012c0 <proc_mo_cmd>:


void proc_mo_cmd(char* message)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "MO %x %x", &port_addr, &pin_setting) == 2)
 80012c8:	f107 0308 	add.w	r3, r7, #8
 80012cc:	f107 020c 	add.w	r2, r7, #12
 80012d0:	4918      	ldr	r1, [pc, #96]	; (8001334 <proc_mo_cmd+0x74>)
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f008 f980 	bl	80095d8 <siscanf>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d123      	bne.n	8001326 <proc_mo_cmd+0x66>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	68ba      	ldr	r2, [r7, #8]
 80012e2:	4611      	mov	r1, r2
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fabf 	bl	8002868 <is_GPIO_pin_free>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d016      	beq.n	800131e <proc_mo_cmd+0x5e>
		{
			if(make_pin_output(port_addr, pin_setting))
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	68ba      	ldr	r2, [r7, #8]
 80012f4:	4611      	mov	r1, r2
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 ff2a 	bl	8002150 <make_pin_output>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d009      	beq.n	8001316 <proc_mo_cmd+0x56>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001302:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	480b      	ldr	r0, [pc, #44]	; (8001338 <proc_mo_cmd+0x78>)
 800130a:	f008 f9f0 	bl	80096ee <strncpy>
				send_UART("Pin(s) set as output with success.");
 800130e:	480b      	ldr	r0, [pc, #44]	; (800133c <proc_mo_cmd+0x7c>)
 8001310:	f001 ffbe 	bl	8003290 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Make Pin Output instruction syntax.");
}
 8001314:	e00a      	b.n	800132c <proc_mo_cmd+0x6c>
				send_UART("Invalid Make Pin Output instruction argument values.");
 8001316:	480a      	ldr	r0, [pc, #40]	; (8001340 <proc_mo_cmd+0x80>)
 8001318:	f001 ffba 	bl	8003290 <send_UART>
}
 800131c:	e006      	b.n	800132c <proc_mo_cmd+0x6c>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800131e:	4809      	ldr	r0, [pc, #36]	; (8001344 <proc_mo_cmd+0x84>)
 8001320:	f001 ffb6 	bl	8003290 <send_UART>
}
 8001324:	e002      	b.n	800132c <proc_mo_cmd+0x6c>
		send_UART("Invalid Make Pin Output instruction syntax.");
 8001326:	4808      	ldr	r0, [pc, #32]	; (8001348 <proc_mo_cmd+0x88>)
 8001328:	f001 ffb2 	bl	8003290 <send_UART>
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0800dae0 	.word	0x0800dae0
 8001338:	20014580 	.word	0x20014580
 800133c:	0800daec 	.word	0x0800daec
 8001340:	0800db10 	.word	0x0800db10
 8001344:	0800da7c 	.word	0x0800da7c
 8001348:	0800db48 	.word	0x0800db48

0800134c <proc_rd_cmd>:


void proc_rd_cmd(char* message)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting;

	if(sscanf((char*) message, "RD %x %x", &port_addr, &pin_setting) == 2)
 8001354:	f107 031c 	add.w	r3, r7, #28
 8001358:	f107 0220 	add.w	r2, r7, #32
 800135c:	492a      	ldr	r1, [pc, #168]	; (8001408 <proc_rd_cmd+0xbc>)
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f008 f93a 	bl	80095d8 <siscanf>
 8001364:	4603      	mov	r3, r0
 8001366:	2b02      	cmp	r3, #2
 8001368:	d147      	bne.n	80013fa <proc_rd_cmd+0xae>
	{
		GPIO_PinState pin_values[16];

		if(read_dig_input(port_addr, pin_setting, pin_values))
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	69f9      	ldr	r1, [r7, #28]
 800136e:	f107 020c 	add.w	r2, r7, #12
 8001372:	4618      	mov	r0, r3
 8001374:	f000 ff8a 	bl	800228c <read_dig_input>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d039      	beq.n	80013f2 <proc_rd_cmd+0xa6>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800137e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4821      	ldr	r0, [pc, #132]	; (800140c <proc_rd_cmd+0xc0>)
 8001386:	f008 f9b2 	bl	80096ee <strncpy>

			sprintf((char*) message, "Digital input read: ");
 800138a:	4921      	ldr	r1, [pc, #132]	; (8001410 <proc_rd_cmd+0xc4>)
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f008 f903 	bl	8009598 <siprintf>

			for(int i = 15; i >= 0; i--)
 8001392:	230f      	movs	r3, #15
 8001394:	627b      	str	r3, [r7, #36]	; 0x24
 8001396:	e025      	b.n	80013e4 <proc_rd_cmd+0x98>
			{
				sprintf((char*) message + strlen((char*) message), "%d", pin_values[i]);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7fe ff5b 	bl	8000254 <strlen>
 800139e:	4602      	mov	r2, r0
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	1898      	adds	r0, r3, r2
 80013a4:	f107 020c 	add.w	r2, r7, #12
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	4413      	add	r3, r2
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4918      	ldr	r1, [pc, #96]	; (8001414 <proc_rd_cmd+0xc8>)
 80013b2:	f008 f8f1 	bl	8009598 <siprintf>

				if(!(i % 4) && i)
 80013b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d10e      	bne.n	80013de <proc_rd_cmd+0x92>
 80013c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00b      	beq.n	80013de <proc_rd_cmd+0x92>
					strcat((char*) message, " ");
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7fe ff44 	bl	8000254 <strlen>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	4910      	ldr	r1, [pc, #64]	; (8001418 <proc_rd_cmd+0xcc>)
 80013d6:	461a      	mov	r2, r3
 80013d8:	460b      	mov	r3, r1
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	8013      	strh	r3, [r2, #0]
			for(int i = 15; i >= 0; i--)
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	3b01      	subs	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
 80013e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	dad6      	bge.n	8001398 <proc_rd_cmd+0x4c>
			}
			send_UART((char*) message);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f001 ff50 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Read Digital Input instruction argument values.");
	}
	else
		send_UART("Invalid Read Digital Input instruction syntax.");
}
 80013f0:	e006      	b.n	8001400 <proc_rd_cmd+0xb4>
			send_UART("Invalid Read Digital Input instruction argument values.");
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <proc_rd_cmd+0xd0>)
 80013f4:	f001 ff4c 	bl	8003290 <send_UART>
}
 80013f8:	e002      	b.n	8001400 <proc_rd_cmd+0xb4>
		send_UART("Invalid Read Digital Input instruction syntax.");
 80013fa:	4809      	ldr	r0, [pc, #36]	; (8001420 <proc_rd_cmd+0xd4>)
 80013fc:	f001 ff48 	bl	8003290 <send_UART>
}
 8001400:	bf00      	nop
 8001402:	3728      	adds	r7, #40	; 0x28
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	0800db74 	.word	0x0800db74
 800140c:	20014580 	.word	0x20014580
 8001410:	0800db80 	.word	0x0800db80
 8001414:	0800db98 	.word	0x0800db98
 8001418:	0800db9c 	.word	0x0800db9c
 800141c:	0800dba0 	.word	0x0800dba0
 8001420:	0800dbd8 	.word	0x0800dbd8

08001424 <proc_wd_cmd>:


void proc_wd_cmd(char* message)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af02      	add	r7, sp, #8
 800142a:	6078      	str	r0, [r7, #4]
	unsigned int port_addr, pin_setting, pin_values;

	if(sscanf((char*) message, "WD %x %x %x", &port_addr, &pin_setting, &pin_values) == 3)
 800142c:	f107 0110 	add.w	r1, r7, #16
 8001430:	f107 0214 	add.w	r2, r7, #20
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	460b      	mov	r3, r1
 800143c:	4918      	ldr	r1, [pc, #96]	; (80014a0 <proc_wd_cmd+0x7c>)
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f008 f8ca 	bl	80095d8 <siscanf>
 8001444:	4603      	mov	r3, r0
 8001446:	2b03      	cmp	r3, #3
 8001448:	d123      	bne.n	8001492 <proc_wd_cmd+0x6e>
	{
		if(is_GPIO_pin_free(port_addr, pin_setting))
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	4611      	mov	r1, r2
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fa09 	bl	8002868 <is_GPIO_pin_free>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d016      	beq.n	800148a <proc_wd_cmd+0x66>
		{
			if(write_dig_output(port_addr, pin_setting, pin_values))
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	6939      	ldr	r1, [r7, #16]
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 ff5c 	bl	8002320 <write_dig_output>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <proc_wd_cmd+0x5e>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800146e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	480b      	ldr	r0, [pc, #44]	; (80014a4 <proc_wd_cmd+0x80>)
 8001476:	f008 f93a 	bl	80096ee <strncpy>
				send_UART("Digital output value wrote with success.");
 800147a:	480b      	ldr	r0, [pc, #44]	; (80014a8 <proc_wd_cmd+0x84>)
 800147c:	f001 ff08 	bl	8003290 <send_UART>
		else
			send_UART("At least one inputted pin is reserved to peripherals.");
	}
	else
		send_UART("Invalid Write Digital Output instruction syntax.");
}
 8001480:	e00a      	b.n	8001498 <proc_wd_cmd+0x74>
				send_UART("Invalid Write Digital Output instruction argument values.");
 8001482:	480a      	ldr	r0, [pc, #40]	; (80014ac <proc_wd_cmd+0x88>)
 8001484:	f001 ff04 	bl	8003290 <send_UART>
}
 8001488:	e006      	b.n	8001498 <proc_wd_cmd+0x74>
			send_UART("At least one inputted pin is reserved to peripherals.");
 800148a:	4809      	ldr	r0, [pc, #36]	; (80014b0 <proc_wd_cmd+0x8c>)
 800148c:	f001 ff00 	bl	8003290 <send_UART>
}
 8001490:	e002      	b.n	8001498 <proc_wd_cmd+0x74>
		send_UART("Invalid Write Digital Output instruction syntax.");
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <proc_wd_cmd+0x90>)
 8001494:	f001 fefc 	bl	8003290 <send_UART>
}
 8001498:	bf00      	nop
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	0800dc08 	.word	0x0800dc08
 80014a4:	20014580 	.word	0x20014580
 80014a8:	0800dc14 	.word	0x0800dc14
 80014ac:	0800dc40 	.word	0x0800dc40
 80014b0:	0800da7c 	.word	0x0800da7c
 80014b4:	0800dc7c 	.word	0x0800dc7c

080014b8 <proc_ra_cmd>:


void proc_ra_cmd(char* message)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af02      	add	r7, sp, #8
 80014be:	6078      	str	r0, [r7, #4]
	unsigned int addr3, value;

	if(sscanf((char*) message, "RA %x", &addr3) == 1)
 80014c0:	f107 0310 	add.w	r3, r7, #16
 80014c4:	461a      	mov	r2, r3
 80014c6:	492c      	ldr	r1, [pc, #176]	; (8001578 <proc_ra_cmd+0xc0>)
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f008 f885 	bl	80095d8 <siscanf>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d13f      	bne.n	8001554 <proc_ra_cmd+0x9c>
	{
		if(analog_read(addr3, &value))
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	f107 020c 	add.w	r2, r7, #12
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 ff69 	bl	80023b4 <analog_read>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d031      	beq.n	800154c <proc_ra_cmd+0x94>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80014e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <proc_ra_cmd+0xc4>)
 80014f0:	f008 f8fd 	bl	80096ee <strncpy>

			float volts = (float) value * 3.3 / 4095;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001502:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001568 <proc_ra_cmd+0xb0>
 8001506:	ee27 6b06 	vmul.f64	d6, d7, d6
 800150a:	ed9f 5b19 	vldr	d5, [pc, #100]	; 8001570 <proc_ra_cmd+0xb8>
 800150e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001512:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001516:	edc7 7a05 	vstr	s15, [r7, #20]

			sprintf((char*) message, "Analog read digital value: ");
 800151a:	4919      	ldr	r1, [pc, #100]	; (8001580 <proc_ra_cmd+0xc8>)
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f008 f83b 	bl	8009598 <siprintf>
			sprintf((char*) message + strlen((char*) message), "%d // %.2fV", value, volts);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7fe fe96 	bl	8000254 <strlen>
 8001528:	4602      	mov	r2, r0
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	edd7 7a05 	vldr	s15, [r7, #20]
 8001534:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001538:	ed8d 7b00 	vstr	d7, [sp]
 800153c:	4911      	ldr	r1, [pc, #68]	; (8001584 <proc_ra_cmd+0xcc>)
 800153e:	4618      	mov	r0, r3
 8001540:	f008 f82a 	bl	8009598 <siprintf>

			send_UART((char*) message);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f001 fea3 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Analog Read instruction argument values.");
	}
	else
		send_UART("Invalid Analog Read instruction syntax.");
}
 800154a:	e006      	b.n	800155a <proc_ra_cmd+0xa2>
			send_UART("Invalid Analog Read instruction argument values.");
 800154c:	480e      	ldr	r0, [pc, #56]	; (8001588 <proc_ra_cmd+0xd0>)
 800154e:	f001 fe9f 	bl	8003290 <send_UART>
}
 8001552:	e002      	b.n	800155a <proc_ra_cmd+0xa2>
		send_UART("Invalid Analog Read instruction syntax.");
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <proc_ra_cmd+0xd4>)
 8001556:	f001 fe9b 	bl	8003290 <send_UART>
}
 800155a:	bf00      	nop
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	f3af 8000 	nop.w
 8001568:	66666666 	.word	0x66666666
 800156c:	400a6666 	.word	0x400a6666
 8001570:	00000000 	.word	0x00000000
 8001574:	40affe00 	.word	0x40affe00
 8001578:	0800dcb0 	.word	0x0800dcb0
 800157c:	20014580 	.word	0x20014580
 8001580:	0800dcb8 	.word	0x0800dcb8
 8001584:	0800dcd4 	.word	0x0800dcd4
 8001588:	0800dce0 	.word	0x0800dce0
 800158c:	0800dd14 	.word	0x0800dd14

08001590 <proc_wa_cmd>:

void proc_wa_cmd(char* message)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    unsigned int addr3, volts;

    if(sscanf((char*) message, "WA %x %d", &addr3, &volts) == 2)
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	f107 0210 	add.w	r2, r7, #16
 80015a0:	491f      	ldr	r1, [pc, #124]	; (8001620 <proc_wa_cmd+0x90>)
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f008 f818 	bl	80095d8 <siscanf>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d12d      	bne.n	800160a <proc_wa_cmd+0x7a>
    {
    	float value = (float) volts * 4095 / 3.3;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	ee07 3a90 	vmov	s15, r3
 80015b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001624 <proc_wa_cmd+0x94>
 80015bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015c0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80015c4:	ed9f 5b14 	vldr	d5, [pc, #80]	; 8001618 <proc_wa_cmd+0x88>
 80015c8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80015cc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015d0:	edc7 7a05 	vstr	s15, [r7, #20]

        if(analog_write(addr3, value))
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80015da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015de:	ee17 1a90 	vmov	r1, s15
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 ff00 	bl	80023e8 <analog_write>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <proc_wa_cmd+0x72>
        {
            strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80015ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <proc_wa_cmd+0x98>)
 80015f6:	f008 f87a 	bl	80096ee <strncpy>
            send_UART("Analog value wrote with success.");
 80015fa:	480c      	ldr	r0, [pc, #48]	; (800162c <proc_wa_cmd+0x9c>)
 80015fc:	f001 fe48 	bl	8003290 <send_UART>
        else
            send_UART("Invalid Analog Write instruction argument values.");
    }
    else
        send_UART("Invalid Analog Write instruction syntax.");
}
 8001600:	e006      	b.n	8001610 <proc_wa_cmd+0x80>
            send_UART("Invalid Analog Write instruction argument values.");
 8001602:	480b      	ldr	r0, [pc, #44]	; (8001630 <proc_wa_cmd+0xa0>)
 8001604:	f001 fe44 	bl	8003290 <send_UART>
}
 8001608:	e002      	b.n	8001610 <proc_wa_cmd+0x80>
        send_UART("Invalid Analog Write instruction syntax.");
 800160a:	480a      	ldr	r0, [pc, #40]	; (8001634 <proc_wa_cmd+0xa4>)
 800160c:	f001 fe40 	bl	8003290 <send_UART>
}
 8001610:	bf00      	nop
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	66666666 	.word	0x66666666
 800161c:	400a6666 	.word	0x400a6666
 8001620:	0800dd3c 	.word	0x0800dd3c
 8001624:	457ff000 	.word	0x457ff000
 8001628:	20014580 	.word	0x20014580
 800162c:	0800dd48 	.word	0x0800dd48
 8001630:	0800dd6c 	.word	0x0800dd6c
 8001634:	0800dda0 	.word	0x0800dda0

08001638 <proc_last_cmd>:


void proc_last_cmd(char* message)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b0c4      	sub	sp, #272	; 0x110
 800163c:	af00      	add	r7, sp, #0
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	6018      	str	r0, [r3, #0]
	if(message[1] == '\r')
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b0d      	cmp	r3, #13
 800164c:	d12a      	bne.n	80016a4 <proc_last_cmd+0x6c>
	{
		char temp[BUFFER_SIZE];

		for(int i = 0; i < BUFFER_SIZE; i++)
 800164e:	2300      	movs	r3, #0
 8001650:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001654:	e010      	b.n	8001678 <proc_last_cmd+0x40>
			temp[i] = last_message[i];
 8001656:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <proc_last_cmd+0x7c>)
 8001658:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800165c:	4413      	add	r3, r2
 800165e:	7819      	ldrb	r1, [r3, #0]
 8001660:	f107 0208 	add.w	r2, r7, #8
 8001664:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001668:	4413      	add	r3, r2
 800166a:	460a      	mov	r2, r1
 800166c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < BUFFER_SIZE; i++)
 800166e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001672:	3301      	adds	r3, #1
 8001674:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001678:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800167c:	2bff      	cmp	r3, #255	; 0xff
 800167e:	ddea      	ble.n	8001656 <proc_last_cmd+0x1e>

		unsigned char cmd = check_command((char*) temp);
 8001680:	f107 0308 	add.w	r3, r7, #8
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fb8f 	bl	8000da8 <check_command>
 800168a:	4603      	mov	r3, r0
 800168c:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
		exec_command[cmd]((char*) temp);
 8001690:	f897 310b 	ldrb.w	r3, [r7, #267]	; 0x10b
 8001694:	4a08      	ldr	r2, [pc, #32]	; (80016b8 <proc_last_cmd+0x80>)
 8001696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800169a:	f107 0208 	add.w	r2, r7, #8
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3
	}
	else
		send_UART("Invalid $ instruction syntax.");
}
 80016a2:	e002      	b.n	80016aa <proc_last_cmd+0x72>
		send_UART("Invalid $ instruction syntax.");
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <proc_last_cmd+0x84>)
 80016a6:	f001 fdf3 	bl	8003290 <send_UART>
}
 80016aa:	bf00      	nop
 80016ac:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20014580 	.word	0x20014580
 80016b8:	20000008 	.word	0x20000008
 80016bc:	0800ddcc 	.word	0x0800ddcc

080016c0 <proc_help_cmd>:


void proc_help_cmd(char* message)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	if(message[1] == '\r')
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3301      	adds	r3, #1
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b0d      	cmp	r3, #13
 80016d0:	d109      	bne.n	80016e6 <proc_help_cmd+0x26>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80016d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	4806      	ldr	r0, [pc, #24]	; (80016f4 <proc_help_cmd+0x34>)
 80016da:	f008 f808 	bl	80096ee <strncpy>

		send_UART("MR <addr> <length>\n\r"
 80016de:	4806      	ldr	r0, [pc, #24]	; (80016f8 <proc_help_cmd+0x38>)
 80016e0:	f001 fdd6 	bl	8003290 <send_UART>
					"$\n\r"
					"VER");
	}
	else
		send_UART("Invalid ? instruction syntax.");
}
 80016e4:	e002      	b.n	80016ec <proc_help_cmd+0x2c>
		send_UART("Invalid ? instruction syntax.");
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <proc_help_cmd+0x3c>)
 80016e8:	f001 fdd2 	bl	8003290 <send_UART>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20014580 	.word	0x20014580
 80016f8:	0800ddec 	.word	0x0800ddec
 80016fc:	0800dea8 	.word	0x0800dea8

08001700 <proc_ver_cmd>:


void proc_ver_cmd(char* message)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	static int procs = 0;	// EASTER EGG

	if(message[3] == '\r')
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3303      	adds	r3, #3
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b0d      	cmp	r3, #13
 8001710:	d113      	bne.n	800173a <proc_ver_cmd+0x3a>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001712:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	480b      	ldr	r0, [pc, #44]	; (8001748 <proc_ver_cmd+0x48>)
 800171a:	f007 ffe8 	bl	80096ee <strncpy>
		sprintf((char*) message, "v1.%d - BOCKS & PRIEST - G5 PIEEIC2 EEIC UM - 2022", procs++);
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <proc_ver_cmd+0x4c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	4909      	ldr	r1, [pc, #36]	; (800174c <proc_ver_cmd+0x4c>)
 8001726:	600a      	str	r2, [r1, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4909      	ldr	r1, [pc, #36]	; (8001750 <proc_ver_cmd+0x50>)
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f007 ff33 	bl	8009598 <siprintf>
		send_UART((char*) message);
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f001 fdac 	bl	8003290 <send_UART>
	}
	else
		send_UART("Invalid VER instruction syntax.");
}
 8001738:	e002      	b.n	8001740 <proc_ver_cmd+0x40>
		send_UART("Invalid VER instruction syntax.");
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <proc_ver_cmd+0x54>)
 800173c:	f001 fda8 	bl	8003290 <send_UART>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20014580 	.word	0x20014580
 800174c:	20000318 	.word	0x20000318
 8001750:	0800dec8 	.word	0x0800dec8
 8001754:	0800defc 	.word	0x0800defc

08001758 <proc_sp_cmd>:

void proc_sp_cmd(char* message)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	unsigned int unit;
	char timeunit[2];

	if(sscanf((char*)message, "SP %s %d", timeunit, &unit) == 2)
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	f107 0208 	add.w	r2, r7, #8
 8001768:	491f      	ldr	r1, [pc, #124]	; (80017e8 <proc_sp_cmd+0x90>)
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f007 ff34 	bl	80095d8 <siscanf>
 8001770:	4603      	mov	r3, r0
 8001772:	2b02      	cmp	r3, #2
 8001774:	d131      	bne.n	80017da <proc_sp_cmd+0x82>
		{
			if(!strcmp(timeunit,"ms") == 0 || !strcmp(timeunit,"s") == 0 || !strcmp(timeunit,"us") == 0)
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	491c      	ldr	r1, [pc, #112]	; (80017ec <proc_sp_cmd+0x94>)
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fd5f 	bl	8000240 <strcmp>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d111      	bne.n	80017ac <proc_sp_cmd+0x54>
 8001788:	f107 0308 	add.w	r3, r7, #8
 800178c:	4918      	ldr	r1, [pc, #96]	; (80017f0 <proc_sp_cmd+0x98>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd56 	bl	8000240 <strcmp>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d108      	bne.n	80017ac <proc_sp_cmd+0x54>
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4915      	ldr	r1, [pc, #84]	; (80017f4 <proc_sp_cmd+0x9c>)
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd4d 	bl	8000240 <strcmp>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d012      	beq.n	80017d2 <proc_sp_cmd+0x7a>
			{
				strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80017ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4811      	ldr	r0, [pc, #68]	; (80017f8 <proc_sp_cmd+0xa0>)
 80017b4:	f007 ff9b 	bl	80096ee <strncpy>

				strcpy(sp_config.timeunit,timeunit);
 80017b8:	f107 0308 	add.w	r3, r7, #8
 80017bc:	4619      	mov	r1, r3
 80017be:	480f      	ldr	r0, [pc, #60]	; (80017fc <proc_sp_cmd+0xa4>)
 80017c0:	f007 ff7b 	bl	80096ba <strcpy>
				sp_config.unit = unit;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	4a0e      	ldr	r2, [pc, #56]	; (8001800 <proc_sp_cmd+0xa8>)
 80017c8:	6053      	str	r3, [r2, #4]
				send_UART("Sampling timeunit and units changed with success.");
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <proc_sp_cmd+0xac>)
 80017cc:	f001 fd60 	bl	8003290 <send_UART>
			else
				send_UART("Invalid Sample Period instruction argument values.");
		}
		else
			send_UART("Invalid Sample Period instruction syntax.");
}
 80017d0:	e006      	b.n	80017e0 <proc_sp_cmd+0x88>
				send_UART("Invalid Sample Period instruction argument values.");
 80017d2:	480d      	ldr	r0, [pc, #52]	; (8001808 <proc_sp_cmd+0xb0>)
 80017d4:	f001 fd5c 	bl	8003290 <send_UART>
}
 80017d8:	e002      	b.n	80017e0 <proc_sp_cmd+0x88>
			send_UART("Invalid Sample Period instruction syntax.");
 80017da:	480c      	ldr	r0, [pc, #48]	; (800180c <proc_sp_cmd+0xb4>)
 80017dc:	f001 fd58 	bl	8003290 <send_UART>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	0800df1c 	.word	0x0800df1c
 80017ec:	0800df28 	.word	0x0800df28
 80017f0:	0800df2c 	.word	0x0800df2c
 80017f4:	0800df30 	.word	0x0800df30
 80017f8:	20014580 	.word	0x20014580
 80017fc:	2000009c 	.word	0x2000009c
 8001800:	20000090 	.word	0x20000090
 8001804:	0800df34 	.word	0x0800df34
 8001808:	0800df68 	.word	0x0800df68
 800180c:	0800df9c 	.word	0x0800df9c

08001810 <proc_ac_cmd>:

void proc_ac_cmd(char* message)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	unsigned int addr3;

	if(sscanf((char*)message, "AC %x", &addr3) == 1)
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	461a      	mov	r2, r3
 800181e:	4912      	ldr	r1, [pc, #72]	; (8001868 <proc_ac_cmd+0x58>)
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f007 fed9 	bl	80095d8 <siscanf>
 8001826:	4603      	mov	r3, r0
 8001828:	2b01      	cmp	r3, #1
 800182a:	d116      	bne.n	800185a <proc_ac_cmd+0x4a>
	{
		if(addr3 > 0 && addr3 <= 0x0F)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00f      	beq.n	8001852 <proc_ac_cmd+0x42>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b0f      	cmp	r3, #15
 8001836:	d80c      	bhi.n	8001852 <proc_ac_cmd+0x42>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	480b      	ldr	r0, [pc, #44]	; (800186c <proc_ac_cmd+0x5c>)
 8001840:	f007 ff55 	bl	80096ee <strncpy>

			sp_config.addr3 = addr3;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <proc_ac_cmd+0x60>)
 8001848:	6013      	str	r3, [r2, #0]
			send_UART("Analog Channel for Sampling changed with success.");
 800184a:	480a      	ldr	r0, [pc, #40]	; (8001874 <proc_ac_cmd+0x64>)
 800184c:	f001 fd20 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Analog Channel instruction argument values.");
	}
	else
		send_UART("Invalid Analog Channel instruction syntax.");
}
 8001850:	e006      	b.n	8001860 <proc_ac_cmd+0x50>
			send_UART("Invalid Analog Channel instruction argument values.");
 8001852:	4809      	ldr	r0, [pc, #36]	; (8001878 <proc_ac_cmd+0x68>)
 8001854:	f001 fd1c 	bl	8003290 <send_UART>
}
 8001858:	e002      	b.n	8001860 <proc_ac_cmd+0x50>
		send_UART("Invalid Analog Channel instruction syntax.");
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <proc_ac_cmd+0x6c>)
 800185c:	f001 fd18 	bl	8003290 <send_UART>
}
 8001860:	bf00      	nop
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	0800dfc8 	.word	0x0800dfc8
 800186c:	20014580 	.word	0x20014580
 8001870:	20000090 	.word	0x20000090
 8001874:	0800dfd0 	.word	0x0800dfd0
 8001878:	0800e004 	.word	0x0800e004
 800187c:	0800e038 	.word	0x0800e038

08001880 <proc_fni_cmd>:

void proc_fni_cmd(char* message)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	3303      	adds	r3, #3
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b0d      	cmp	r3, #13
 8001890:	d10c      	bne.n	80018ac <proc_fni_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001892:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4808      	ldr	r0, [pc, #32]	; (80018bc <proc_fni_cmd+0x3c>)
 800189a:	f007 ff28 	bl	80096ee <strncpy>
		sp_config.filter_type = Inf;
 800189e:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <proc_fni_cmd+0x40>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 80018a4:	4807      	ldr	r0, [pc, #28]	; (80018c4 <proc_fni_cmd+0x44>)
 80018a6:	f001 fcf3 	bl	8003290 <send_UART>
	}
	else
		send_UART("Invalid IRR Filter On instruction syntax.");
}
 80018aa:	e002      	b.n	80018b2 <proc_fni_cmd+0x32>
		send_UART("Invalid IRR Filter On instruction syntax.");
 80018ac:	4806      	ldr	r0, [pc, #24]	; (80018c8 <proc_fni_cmd+0x48>)
 80018ae:	f001 fcef 	bl	8003290 <send_UART>
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20014580 	.word	0x20014580
 80018c0:	20000090 	.word	0x20000090
 80018c4:	0800e064 	.word	0x0800e064
 80018c8:	0800e070 	.word	0x0800e070

080018cc <proc_ffi_cmd>:

void proc_ffi_cmd(char* message)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3303      	adds	r3, #3
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b0d      	cmp	r3, #13
 80018dc:	d114      	bne.n	8001908 <proc_ffi_cmd+0x3c>
	{
		if(sp_config.filter_type == Inf)
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018e0:	7b9b      	ldrb	r3, [r3, #14]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d10c      	bne.n	8001900 <proc_ffi_cmd+0x34>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80018e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	480b      	ldr	r0, [pc, #44]	; (800191c <proc_ffi_cmd+0x50>)
 80018ee:	f007 fefe 	bl	80096ee <strncpy>
			sp_config.filter_type = Nf;
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <proc_ffi_cmd+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80018f8:	4809      	ldr	r0, [pc, #36]	; (8001920 <proc_ffi_cmd+0x54>)
 80018fa:	f001 fcc9 	bl	8003290 <send_UART>
		else
			send_UART("IRR Filter is already off.");
	}
	else
		send_UART("Invalid IRR Filter Off instruction syntax.");
}
 80018fe:	e006      	b.n	800190e <proc_ffi_cmd+0x42>
			send_UART("IRR Filter is already off.");
 8001900:	4808      	ldr	r0, [pc, #32]	; (8001924 <proc_ffi_cmd+0x58>)
 8001902:	f001 fcc5 	bl	8003290 <send_UART>
}
 8001906:	e002      	b.n	800190e <proc_ffi_cmd+0x42>
		send_UART("Invalid IRR Filter Off instruction syntax.");
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <proc_ffi_cmd+0x5c>)
 800190a:	f001 fcc1 	bl	8003290 <send_UART>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000090 	.word	0x20000090
 800191c:	20014580 	.word	0x20014580
 8001920:	0800e09c 	.word	0x0800e09c
 8001924:	0800e0a8 	.word	0x0800e0a8
 8001928:	0800e0c4 	.word	0x0800e0c4

0800192c <proc_fnf_cmd>:

void proc_fnf_cmd(char* message)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3303      	adds	r3, #3
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b0d      	cmp	r3, #13
 800193c:	d10c      	bne.n	8001958 <proc_fnf_cmd+0x2c>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800193e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4808      	ldr	r0, [pc, #32]	; (8001968 <proc_fnf_cmd+0x3c>)
 8001946:	f007 fed2 	bl	80096ee <strncpy>
		sp_config.filter_type = Fin;
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <proc_fnf_cmd+0x40>)
 800194c:	2202      	movs	r2, #2
 800194e:	739a      	strb	r2, [r3, #14]
		send_UART("Filter ON.");
 8001950:	4807      	ldr	r0, [pc, #28]	; (8001970 <proc_fnf_cmd+0x44>)
 8001952:	f001 fc9d 	bl	8003290 <send_UART>
	}
	else
		send_UART("Invalid FIR Filter On instruction syntax.");
}
 8001956:	e002      	b.n	800195e <proc_fnf_cmd+0x32>
		send_UART("Invalid FIR Filter On instruction syntax.");
 8001958:	4806      	ldr	r0, [pc, #24]	; (8001974 <proc_fnf_cmd+0x48>)
 800195a:	f001 fc99 	bl	8003290 <send_UART>
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20014580 	.word	0x20014580
 800196c:	20000090 	.word	0x20000090
 8001970:	0800e064 	.word	0x0800e064
 8001974:	0800e0f0 	.word	0x0800e0f0

08001978 <proc_fff_cmd>:

void proc_fff_cmd(char* message)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	if(message[3] == '\r')
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3303      	adds	r3, #3
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b0d      	cmp	r3, #13
 8001988:	d114      	bne.n	80019b4 <proc_fff_cmd+0x3c>
	{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 800198a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	480c      	ldr	r0, [pc, #48]	; (80019c4 <proc_fff_cmd+0x4c>)
 8001992:	f007 feac 	bl	80096ee <strncpy>
		if(sp_config.filter_type == Fin){
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <proc_fff_cmd+0x50>)
 8001998:	7b9b      	ldrb	r3, [r3, #14]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d106      	bne.n	80019ac <proc_fff_cmd+0x34>
			sp_config.filter_type = Nf;
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <proc_fff_cmd+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	739a      	strb	r2, [r3, #14]
			send_UART("Filter OFF");
 80019a4:	4809      	ldr	r0, [pc, #36]	; (80019cc <proc_fff_cmd+0x54>)
 80019a6:	f001 fc73 	bl	8003290 <send_UART>
		else
			send_UART("FIR Filter is already off.");
	}
	else
		send_UART("Invalid FIR Filter Off instruction syntax.");
}
 80019aa:	e006      	b.n	80019ba <proc_fff_cmd+0x42>
			send_UART("FIR Filter is already off.");
 80019ac:	4808      	ldr	r0, [pc, #32]	; (80019d0 <proc_fff_cmd+0x58>)
 80019ae:	f001 fc6f 	bl	8003290 <send_UART>
}
 80019b2:	e002      	b.n	80019ba <proc_fff_cmd+0x42>
		send_UART("Invalid FIR Filter Off instruction syntax.");
 80019b4:	4807      	ldr	r0, [pc, #28]	; (80019d4 <proc_fff_cmd+0x5c>)
 80019b6:	f001 fc6b 	bl	8003290 <send_UART>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20014580 	.word	0x20014580
 80019c8:	20000090 	.word	0x20000090
 80019cc:	0800e09c 	.word	0x0800e09c
 80019d0:	0800e11c 	.word	0x0800e11c
 80019d4:	0800e138 	.word	0x0800e138

080019d8 <proc_s_cmd>:

void proc_s_cmd(char* message)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
	unsigned int k_values;

	if(message[1] == '\r')
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3301      	adds	r3, #1
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b0d      	cmp	r3, #13
 80019e8:	d120      	bne.n	8001a2c <proc_s_cmd+0x54>
	{
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 80019ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019ee:	6879      	ldr	r1, [r7, #4]
 80019f0:	4827      	ldr	r0, [pc, #156]	; (8001a90 <proc_s_cmd+0xb8>)
 80019f2:	f007 fe7c 	bl	80096ee <strncpy>

		reset_adc_buf();
 80019f6:	f7ff f96b 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 80019fa:	4b26      	ldr	r3, [pc, #152]	; (8001a94 <proc_s_cmd+0xbc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = 0;
 8001a00:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
		MX_ADC3_Init1(false);
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7fe fff2 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a0c:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff f91f 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a1a:	f001 f979 	bl	8002d10 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a1e:	481f      	ldr	r0, [pc, #124]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a20:	f001 fe02 	bl	8003628 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a24:	481e      	ldr	r0, [pc, #120]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a26:	f004 f8a5 	bl	8005b74 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
	}
	else
		send_UART("Invalid Sample instruction syntax.");

}
 8001a2a:	e02d      	b.n	8001a88 <proc_s_cmd+0xb0>
	else if(sscanf((char*)message, "S %d", &k_values) == 1)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	461a      	mov	r2, r3
 8001a32:	491c      	ldr	r1, [pc, #112]	; (8001aa4 <proc_s_cmd+0xcc>)
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f007 fdcf 	bl	80095d8 <siscanf>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d120      	bne.n	8001a82 <proc_s_cmd+0xaa>
		strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a44:	6879      	ldr	r1, [r7, #4]
 8001a46:	4812      	ldr	r0, [pc, #72]	; (8001a90 <proc_s_cmd+0xb8>)
 8001a48:	f007 fe51 	bl	80096ee <strncpy>
		reset_adc_buf();
 8001a4c:	f7ff f940 	bl	8000cd0 <reset_adc_buf>
		counter = 0;
 8001a50:	4b10      	ldr	r3, [pc, #64]	; (8001a94 <proc_s_cmd+0xbc>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
		sp_config.sp_limit = k_values;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a5a:	6093      	str	r3, [r2, #8]
		MX_ADC3_Init1(false);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7fe ffc7 	bl	80009f0 <MX_ADC3_Init1>
		config_ADC(sp_config.addr3);
 8001a62:	4b0d      	ldr	r3, [pc, #52]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f8f4 	bl	8000c54 <config_ADC>
		MX_TIM1_Init1(sp_config);
 8001a6c:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <proc_s_cmd+0xc0>)
 8001a6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a70:	f001 f94e 	bl	8002d10 <MX_TIM1_Init1>
		HAL_ADC_Start_IT(&hadc3);
 8001a74:	4809      	ldr	r0, [pc, #36]	; (8001a9c <proc_s_cmd+0xc4>)
 8001a76:	f001 fdd7 	bl	8003628 <HAL_ADC_Start_IT>
		HAL_TIM_Base_Start_IT(&htim1);
 8001a7a:	4809      	ldr	r0, [pc, #36]	; (8001aa0 <proc_s_cmd+0xc8>)
 8001a7c:	f004 f87a 	bl	8005b74 <HAL_TIM_Base_Start_IT>
}
 8001a80:	e002      	b.n	8001a88 <proc_s_cmd+0xb0>
		send_UART("Invalid Sample instruction syntax.");
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <proc_s_cmd+0xd0>)
 8001a84:	f001 fc04 	bl	8003290 <send_UART>
}
 8001a88:	bf00      	nop
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20014580 	.word	0x20014580
 8001a94:	20000308 	.word	0x20000308
 8001a98:	20000090 	.word	0x20000090
 8001a9c:	20010430 	.word	0x20010430
 8001aa0:	2001869c 	.word	0x2001869c
 8001aa4:	0800e164 	.word	0x0800e164
 8001aa8:	0800e16c 	.word	0x0800e16c

08001aac <proc_st_cmd>:

void proc_st_cmd(char* message)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	if(counter > 0)
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <proc_st_cmd+0x60>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d01f      	beq.n	8001afc <proc_st_cmd+0x50>
	{
		if(message[2] == '\r')
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3302      	adds	r3, #2
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b0d      	cmp	r3, #13
 8001ac4:	d116      	bne.n	8001af4 <proc_st_cmd+0x48>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001ac6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	4810      	ldr	r0, [pc, #64]	; (8001b10 <proc_st_cmd+0x64>)
 8001ace:	f007 fe0e 	bl	80096ee <strncpy>
			counter = 0;
 8001ad2:	4b0e      	ldr	r3, [pc, #56]	; (8001b0c <proc_st_cmd+0x60>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2000      	movs	r0, #0
 8001adc:	f000 fc84 	bl	80023e8 <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <proc_st_cmd+0x68>)
 8001ae2:	f001 fe79 	bl	80037d8 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <proc_st_cmd+0x6c>)
 8001ae8:	f004 f8bc 	bl	8005c64 <HAL_TIM_Base_Stop_IT>
			send_UART("Sampling Stopped.");
 8001aec:	480b      	ldr	r0, [pc, #44]	; (8001b1c <proc_st_cmd+0x70>)
 8001aee:	f001 fbcf 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Stop Sampling instruction syntax.");
	}
	else
		send_UART("Sampling is not running.");
}
 8001af2:	e006      	b.n	8001b02 <proc_st_cmd+0x56>
			send_UART("Invalid Stop Sampling instruction syntax.");
 8001af4:	480a      	ldr	r0, [pc, #40]	; (8001b20 <proc_st_cmd+0x74>)
 8001af6:	f001 fbcb 	bl	8003290 <send_UART>
}
 8001afa:	e002      	b.n	8001b02 <proc_st_cmd+0x56>
		send_UART("Sampling is not running.");
 8001afc:	4809      	ldr	r0, [pc, #36]	; (8001b24 <proc_st_cmd+0x78>)
 8001afe:	f001 fbc7 	bl	8003290 <send_UART>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000308 	.word	0x20000308
 8001b10:	20014580 	.word	0x20014580
 8001b14:	20010430 	.word	0x20010430
 8001b18:	2001869c 	.word	0x2001869c
 8001b1c:	0800e190 	.word	0x0800e190
 8001b20:	0800e1a4 	.word	0x0800e1a4
 8001b24:	0800e1d0 	.word	0x0800e1d0

08001b28 <proc_cs_cmd>:


void proc_cs_cmd(char* message)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	enable = false;
 8001b30:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <proc_cs_cmd+0x7c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001b36:	210c      	movs	r1, #12
 8001b38:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <proc_cs_cmd+0x80>)
 8001b3a:	f004 fa1d 	bl	8005f78 <HAL_TIM_PWM_Stop>

	int val;

	if(sscanf((char*) message, "CS %d", &val) == 1)
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	461a      	mov	r2, r3
 8001b44:	4919      	ldr	r1, [pc, #100]	; (8001bac <proc_cs_cmd+0x84>)
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f007 fd46 	bl	80095d8 <siscanf>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d120      	bne.n	8001b94 <proc_cs_cmd+0x6c>
	{
		if(val == 0 || val == 1)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d002      	beq.n	8001b5e <proc_cs_cmd+0x36>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d116      	bne.n	8001b8c <proc_cs_cmd+0x64>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b62:	6879      	ldr	r1, [r7, #4]
 8001b64:	4812      	ldr	r0, [pc, #72]	; (8001bb0 <proc_cs_cmd+0x88>)
 8001b66:	f007 fdc2 	bl	80096ee <strncpy>

			if(val)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <proc_cs_cmd+0x56>
			{
				mode_speed = true;
 8001b70:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
				send_UART("Speed control mode selected.");
 8001b76:	4810      	ldr	r0, [pc, #64]	; (8001bb8 <proc_cs_cmd+0x90>)
 8001b78:	f001 fb8a 	bl	8003290 <send_UART>
			if(val)
 8001b7c:	e00e      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
			else
			{
				mode_speed = false;
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <proc_cs_cmd+0x8c>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
				send_UART("PWM control mode selected.");
 8001b84:	480d      	ldr	r0, [pc, #52]	; (8001bbc <proc_cs_cmd+0x94>)
 8001b86:	f001 fb83 	bl	8003290 <send_UART>
			if(val)
 8001b8a:	e007      	b.n	8001b9c <proc_cs_cmd+0x74>
			}
		}
		else
			send_UART("Invalid Control System instruction argument values.");
 8001b8c:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <proc_cs_cmd+0x98>)
 8001b8e:	f001 fb7f 	bl	8003290 <send_UART>
	}
	else
		send_UART("Invalid Control System instruction syntax.");
}
 8001b92:	e003      	b.n	8001b9c <proc_cs_cmd+0x74>
		send_UART("Invalid Control System instruction syntax.");
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <proc_cs_cmd+0x9c>)
 8001b96:	f001 fb7b 	bl	8003290 <send_UART>
}
 8001b9a:	e7ff      	b.n	8001b9c <proc_cs_cmd+0x74>
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	2000030d 	.word	0x2000030d
 8001ba8:	200186e8 	.word	0x200186e8
 8001bac:	0800e1ec 	.word	0x0800e1ec
 8001bb0:	20014580 	.word	0x20014580
 8001bb4:	2000030c 	.word	0x2000030c
 8001bb8:	0800e1f4 	.word	0x0800e1f4
 8001bbc:	0800e214 	.word	0x0800e214
 8001bc0:	0800e230 	.word	0x0800e230
 8001bc4:	0800e264 	.word	0x0800e264

08001bc8 <proc_en_cmd>:


void proc_en_cmd(char* message)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	int val;

	if(sscanf((char*) message, "EN %d", &val) == 1)
 8001bd0:	f107 030c 	add.w	r3, r7, #12
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	491e      	ldr	r1, [pc, #120]	; (8001c50 <proc_en_cmd+0x88>)
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f007 fcfd 	bl	80095d8 <siscanf>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d12c      	bne.n	8001c3e <proc_en_cmd+0x76>
	{
		if(val == 0 || val == 1)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <proc_en_cmd+0x28>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d122      	bne.n	8001c36 <proc_en_cmd+0x6e>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4817      	ldr	r0, [pc, #92]	; (8001c54 <proc_en_cmd+0x8c>)
 8001bf8:	f007 fd79 	bl	80096ee <strncpy>

			if(val)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d00e      	beq.n	8001c20 <proc_en_cmd+0x58>
			{
				send_UART("System enabled with success.");
 8001c02:	4815      	ldr	r0, [pc, #84]	; (8001c58 <proc_en_cmd+0x90>)
 8001c04:	f001 fb44 	bl	8003290 <send_UART>
				enable = true;
 8001c08:	4b14      	ldr	r3, [pc, #80]	; (8001c5c <proc_en_cmd+0x94>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]

				if(mode_speed)
 8001c0e:	4b14      	ldr	r3, [pc, #80]	; (8001c60 <proc_en_cmd+0x98>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d117      	bne.n	8001c46 <proc_en_cmd+0x7e>
				{
					// start speed mode
				}
				else
				{
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001c16:	210c      	movs	r1, #12
 8001c18:	4812      	ldr	r0, [pc, #72]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c1a:	f004 f8b3 	bl	8005d84 <HAL_TIM_PWM_Start>
			if(val)
 8001c1e:	e012      	b.n	8001c46 <proc_en_cmd+0x7e>
				}
			}
			else
			{
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001c20:	210c      	movs	r1, #12
 8001c22:	4810      	ldr	r0, [pc, #64]	; (8001c64 <proc_en_cmd+0x9c>)
 8001c24:	f004 f9a8 	bl	8005f78 <HAL_TIM_PWM_Stop>
				send_UART("System disabled with success.");
 8001c28:	480f      	ldr	r0, [pc, #60]	; (8001c68 <proc_en_cmd+0xa0>)
 8001c2a:	f001 fb31 	bl	8003290 <send_UART>
				enable = false;
 8001c2e:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <proc_en_cmd+0x94>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
			if(val)
 8001c34:	e007      	b.n	8001c46 <proc_en_cmd+0x7e>
			}
		}
		else
			send_UART("Invalid Enable instruction argument values.");
 8001c36:	480d      	ldr	r0, [pc, #52]	; (8001c6c <proc_en_cmd+0xa4>)
 8001c38:	f001 fb2a 	bl	8003290 <send_UART>
	}
	else
		send_UART("Invalid Enable instruction syntax.");
}
 8001c3c:	e004      	b.n	8001c48 <proc_en_cmd+0x80>
		send_UART("Invalid Enable instruction syntax.");
 8001c3e:	480c      	ldr	r0, [pc, #48]	; (8001c70 <proc_en_cmd+0xa8>)
 8001c40:	f001 fb26 	bl	8003290 <send_UART>
}
 8001c44:	e000      	b.n	8001c48 <proc_en_cmd+0x80>
			if(val)
 8001c46:	bf00      	nop
}
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	0800e290 	.word	0x0800e290
 8001c54:	20014580 	.word	0x20014580
 8001c58:	0800e298 	.word	0x0800e298
 8001c5c:	2000030d 	.word	0x2000030d
 8001c60:	2000030c 	.word	0x2000030c
 8001c64:	200186e8 	.word	0x200186e8
 8001c68:	0800e2b8 	.word	0x0800e2b8
 8001c6c:	0800e2d8 	.word	0x0800e2d8
 8001c70:	0800e304 	.word	0x0800e304

08001c74 <proc_un_cmd>:


void proc_un_cmd(char* message)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	char sign;
	int val;

	if(sscanf((char*) message, "UN %c%d", &sign, &val) == 2)
 8001c7c:	f107 0308 	add.w	r3, r7, #8
 8001c80:	f107 020f 	add.w	r2, r7, #15
 8001c84:	491d      	ldr	r1, [pc, #116]	; (8001cfc <proc_un_cmd+0x88>)
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f007 fca6 	bl	80095d8 <siscanf>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d12c      	bne.n	8001cec <proc_un_cmd+0x78>
	{
		if(val >= 0 && val <= 100 && (sign == '+' || sign == '-'))
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db25      	blt.n	8001ce4 <proc_un_cmd+0x70>
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b64      	cmp	r3, #100	; 0x64
 8001c9c:	dc22      	bgt.n	8001ce4 <proc_un_cmd+0x70>
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ca0:	2b2b      	cmp	r3, #43	; 0x2b
 8001ca2:	d002      	beq.n	8001caa <proc_un_cmd+0x36>
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	2b2d      	cmp	r3, #45	; 0x2d
 8001ca8:	d11c      	bne.n	8001ce4 <proc_un_cmd+0x70>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001caa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4813      	ldr	r0, [pc, #76]	; (8001d00 <proc_un_cmd+0x8c>)
 8001cb2:	f007 fd1c 	bl	80096ee <strncpy>

			TIM2->CCR4 = duty_cycle = val;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <proc_un_cmd+0x90>)
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <proc_un_cmd+0x90>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	6413      	str	r3, [r2, #64]	; 0x40

			if(sign == '+')
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
 8001cca:	2b2b      	cmp	r3, #43	; 0x2b
 8001ccc:	d103      	bne.n	8001cd6 <proc_un_cmd+0x62>
				direction = true;
 8001cce:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <proc_un_cmd+0x94>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
 8001cd4:	e002      	b.n	8001cdc <proc_un_cmd+0x68>
			else
				direction = false;
 8001cd6:	4b0c      	ldr	r3, [pc, #48]	; (8001d08 <proc_un_cmd+0x94>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]

			send_UART("PWM average voltage changed with success.");
 8001cdc:	480b      	ldr	r0, [pc, #44]	; (8001d0c <proc_un_cmd+0x98>)
 8001cde:	f001 fad7 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Normalized Voltage instruction argument values.");
	}
	else
		send_UART("Invalid Normalized Voltage instruction syntax.");
}
 8001ce2:	e006      	b.n	8001cf2 <proc_un_cmd+0x7e>
			send_UART("Invalid Normalized Voltage instruction argument values.");
 8001ce4:	480a      	ldr	r0, [pc, #40]	; (8001d10 <proc_un_cmd+0x9c>)
 8001ce6:	f001 fad3 	bl	8003290 <send_UART>
}
 8001cea:	e002      	b.n	8001cf2 <proc_un_cmd+0x7e>
		send_UART("Invalid Normalized Voltage instruction syntax.");
 8001cec:	4809      	ldr	r0, [pc, #36]	; (8001d14 <proc_un_cmd+0xa0>)
 8001cee:	f001 facf 	bl	8003290 <send_UART>
}
 8001cf2:	bf00      	nop
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	0800e328 	.word	0x0800e328
 8001d00:	20014580 	.word	0x20014580
 8001d04:	20000310 	.word	0x20000310
 8001d08:	2000030e 	.word	0x2000030e
 8001d0c:	0800e330 	.word	0x0800e330
 8001d10:	0800e35c 	.word	0x0800e35c
 8001d14:	0800e394 	.word	0x0800e394

08001d18 <proc_vr_cmd>:


void proc_vr_cmd(char* message)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	char sign;
	int val;

	if(sscanf((char*) message, "VR %c%d", &sign, &val) == 2)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	f107 020f 	add.w	r2, r7, #15
 8001d28:	491a      	ldr	r1, [pc, #104]	; (8001d94 <proc_vr_cmd+0x7c>)
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f007 fc54 	bl	80095d8 <siscanf>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d127      	bne.n	8001d86 <proc_vr_cmd+0x6e>
	{
		if(val >= 0 && val <= 160 && (sign == '+' || sign == '-'))
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	db20      	blt.n	8001d7e <proc_vr_cmd+0x66>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2ba0      	cmp	r3, #160	; 0xa0
 8001d40:	dc1d      	bgt.n	8001d7e <proc_vr_cmd+0x66>
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	2b2b      	cmp	r3, #43	; 0x2b
 8001d46:	d002      	beq.n	8001d4e <proc_vr_cmd+0x36>
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	2b2d      	cmp	r3, #45	; 0x2d
 8001d4c:	d117      	bne.n	8001d7e <proc_vr_cmd+0x66>
		{
			strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001d4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	4810      	ldr	r0, [pc, #64]	; (8001d98 <proc_vr_cmd+0x80>)
 8001d56:	f007 fcca 	bl	80096ee <strncpy>

			speed = val;
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	4b0f      	ldr	r3, [pc, #60]	; (8001d9c <proc_vr_cmd+0x84>)
 8001d60:	601a      	str	r2, [r3, #0]

			if(sign == '+')
 8001d62:	7bfb      	ldrb	r3, [r7, #15]
 8001d64:	2b2b      	cmp	r3, #43	; 0x2b
 8001d66:	d103      	bne.n	8001d70 <proc_vr_cmd+0x58>
				direction = true;
 8001d68:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <proc_vr_cmd+0x88>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	e002      	b.n	8001d76 <proc_vr_cmd+0x5e>
			else
				direction = false;
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <proc_vr_cmd+0x88>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]

			send_UART("Speed changed with success.");
 8001d76:	480b      	ldr	r0, [pc, #44]	; (8001da4 <proc_vr_cmd+0x8c>)
 8001d78:	f001 fa8a 	bl	8003290 <send_UART>
		else
			send_UART("Invalid Reference Speed instruction argument values.");
	}
	else
		send_UART("Invalid Reference Speed instruction syntax.");
}
 8001d7c:	e006      	b.n	8001d8c <proc_vr_cmd+0x74>
			send_UART("Invalid Reference Speed instruction argument values.");
 8001d7e:	480a      	ldr	r0, [pc, #40]	; (8001da8 <proc_vr_cmd+0x90>)
 8001d80:	f001 fa86 	bl	8003290 <send_UART>
}
 8001d84:	e002      	b.n	8001d8c <proc_vr_cmd+0x74>
		send_UART("Invalid Reference Speed instruction syntax.");
 8001d86:	4809      	ldr	r0, [pc, #36]	; (8001dac <proc_vr_cmd+0x94>)
 8001d88:	f001 fa82 	bl	8003290 <send_UART>
}
 8001d8c:	bf00      	nop
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	0800e3c4 	.word	0x0800e3c4
 8001d98:	20014580 	.word	0x20014580
 8001d9c:	20000314 	.word	0x20000314
 8001da0:	2000030e 	.word	0x2000030e
 8001da4:	0800e3cc 	.word	0x0800e3cc
 8001da8:	0800e3e8 	.word	0x0800e3e8
 8001dac:	0800e420 	.word	0x0800e420

08001db0 <proc_inc_cmd>:

void proc_inc_cmd(char* message)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	strncpy((char*) last_message, (char*) message, BUFFER_SIZE);
 8001db8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	4820      	ldr	r0, [pc, #128]	; (8001e40 <proc_inc_cmd+0x90>)
 8001dc0:	f007 fc95 	bl	80096ee <strncpy>

	if(mode_speed)
 8001dc4:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <proc_inc_cmd+0x94>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d014      	beq.n	8001df6 <proc_inc_cmd+0x46>
	{
		if(speed < 156)
 8001dcc:	4b1e      	ldr	r3, [pc, #120]	; (8001e48 <proc_inc_cmd+0x98>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b9b      	cmp	r3, #155	; 0x9b
 8001dd2:	d805      	bhi.n	8001de0 <proc_inc_cmd+0x30>
			speed += 5;
 8001dd4:	4b1c      	ldr	r3, [pc, #112]	; (8001e48 <proc_inc_cmd+0x98>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	3305      	adds	r3, #5
 8001dda:	4a1b      	ldr	r2, [pc, #108]	; (8001e48 <proc_inc_cmd+0x98>)
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e002      	b.n	8001de6 <proc_inc_cmd+0x36>
		else
			speed = 160;
 8001de0:	4b19      	ldr	r3, [pc, #100]	; (8001e48 <proc_inc_cmd+0x98>)
 8001de2:	22a0      	movs	r2, #160	; 0xa0
 8001de4:	601a      	str	r2, [r3, #0]

		sprintf(message, "Speed updated to %d rpm.", speed);
 8001de6:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <proc_inc_cmd+0x98>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	461a      	mov	r2, r3
 8001dec:	4917      	ldr	r1, [pc, #92]	; (8001e4c <proc_inc_cmd+0x9c>)
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f007 fbd2 	bl	8009598 <siprintf>
 8001df4:	e01d      	b.n	8001e32 <proc_inc_cmd+0x82>
	}
	else
	{
		if(duty_cycle < 96)
 8001df6:	4b16      	ldr	r3, [pc, #88]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2b5f      	cmp	r3, #95	; 0x5f
 8001dfc:	d80a      	bhi.n	8001e14 <proc_inc_cmd+0x64>
		{
			duty_cycle += 5;
 8001dfe:	4b14      	ldr	r3, [pc, #80]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	3305      	adds	r3, #5
 8001e04:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e06:	6013      	str	r3, [r2, #0]
			TIM2->CCR4 = duty_cycle;
 8001e08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e0c:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6413      	str	r3, [r2, #64]	; 0x40
 8001e12:	e007      	b.n	8001e24 <proc_inc_cmd+0x74>
		}
		else
		{
			duty_cycle = 100;
 8001e14:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e16:	2264      	movs	r2, #100	; 0x64
 8001e18:	601a      	str	r2, [r3, #0]
			TIM2->CCR4 = duty_cycle;
 8001e1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6413      	str	r3, [r2, #64]	; 0x40
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 8001e24:	4b0a      	ldr	r3, [pc, #40]	; (8001e50 <proc_inc_cmd+0xa0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	490a      	ldr	r1, [pc, #40]	; (8001e54 <proc_inc_cmd+0xa4>)
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f007 fbb3 	bl	8009598 <siprintf>
	}

	send_UART(message);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f001 fa2c 	bl	8003290 <send_UART>
}
 8001e38:	bf00      	nop
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20014580 	.word	0x20014580
 8001e44:	2000030c 	.word	0x2000030c
 8001e48:	20000314 	.word	0x20000314
 8001e4c:	0800e44c 	.word	0x0800e44c
 8001e50:	20000310 	.word	0x20000310
 8001e54:	0800e468 	.word	0x0800e468

08001e58 <proc_dec_cmd>:

void proc_dec_cmd(char* message)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	if(mode_speed)
 8001e60:	4b1e      	ldr	r3, [pc, #120]	; (8001edc <proc_dec_cmd+0x84>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d014      	beq.n	8001e92 <proc_dec_cmd+0x3a>
	{
		if(speed > 4)
 8001e68:	4b1d      	ldr	r3, [pc, #116]	; (8001ee0 <proc_dec_cmd+0x88>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d905      	bls.n	8001e7c <proc_dec_cmd+0x24>
			speed -= 5;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <proc_dec_cmd+0x88>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3b05      	subs	r3, #5
 8001e76:	4a1a      	ldr	r2, [pc, #104]	; (8001ee0 <proc_dec_cmd+0x88>)
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	e002      	b.n	8001e82 <proc_dec_cmd+0x2a>
		else
			speed = 0;
 8001e7c:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <proc_dec_cmd+0x88>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]

		sprintf((char*) message, "Speed updated to %d rpm.", speed);
 8001e82:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <proc_dec_cmd+0x88>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	4916      	ldr	r1, [pc, #88]	; (8001ee4 <proc_dec_cmd+0x8c>)
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f007 fb84 	bl	8009598 <siprintf>
 8001e90:	e01d      	b.n	8001ece <proc_dec_cmd+0x76>
	}
	else
	{
		if(duty_cycle > 4)
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	d90a      	bls.n	8001eb0 <proc_dec_cmd+0x58>
		{
			duty_cycle -= 5;
 8001e9a:	4b13      	ldr	r3, [pc, #76]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	3b05      	subs	r3, #5
 8001ea0:	4a11      	ldr	r2, [pc, #68]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001ea2:	6013      	str	r3, [r2, #0]
			TIM2->CCR4 = duty_cycle;
 8001ea4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6413      	str	r3, [r2, #64]	; 0x40
 8001eae:	e007      	b.n	8001ec0 <proc_dec_cmd+0x68>
		}
		else
		{
			duty_cycle = 0;
 8001eb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
			TIM2->CCR4 = duty_cycle;
 8001eb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6413      	str	r3, [r2, #64]	; 0x40
		}

		sprintf((char*) message, "Duty cycle updated to %d%%.", duty_cycle);
 8001ec0:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <proc_dec_cmd+0x90>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	4909      	ldr	r1, [pc, #36]	; (8001eec <proc_dec_cmd+0x94>)
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f007 fb65 	bl	8009598 <siprintf>
	}

	send_UART(message);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f001 f9de 	bl	8003290 <send_UART>
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	2000030c 	.word	0x2000030c
 8001ee0:	20000314 	.word	0x20000314
 8001ee4:	0800e44c 	.word	0x0800e44c
 8001ee8:	20000310 	.word	0x20000310
 8001eec:	0800e468 	.word	0x0800e468

08001ef0 <proc_hw_cmd>:

void proc_hw_cmd(char* message)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	return;
 8001ef8:	bf00      	nop
}
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <proc_fsw_cmd>:

void proc_fsw_cmd(char* message)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b083      	sub	sp, #12
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
	return;
 8001f0c:	bf00      	nop
}
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <proc_sw_cmd>:

void proc_sw_cmd(char* message)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	return;
 8001f20:	bf00      	nop
}
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <proc_stw_cmd>:

void proc_stw_cmd(char* message)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
	return;
 8001f34:	bf00      	nop
}
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <memory_read>:

//------------------------------------------------------------------------------------------------------------------


bool memory_read(unsigned int addr_r, unsigned int length, char* data)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
	if(addr_r < 0 || addr_r > 0xFFFF || length < 0 || length > 0xFF)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f52:	d202      	bcs.n	8001f5a <memory_read+0x1a>
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2bff      	cmp	r3, #255	; 0xff
 8001f58:	d901      	bls.n	8001f5e <memory_read+0x1e>
		return false;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e01b      	b.n	8001f96 <memory_read+0x56>

	if((0x10000 - addr_r) < length)
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d901      	bls.n	8001f6e <memory_read+0x2e>
		return false;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	e013      	b.n	8001f96 <memory_read+0x56>

	for(int i = 0; i < length; i++)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	e00b      	b.n	8001f8c <memory_read+0x4c>
	{
		data[i] = memory[addr_r++];
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	60fa      	str	r2, [r7, #12]
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	440a      	add	r2, r1
 8001f80:	4908      	ldr	r1, [pc, #32]	; (8001fa4 <memory_read+0x64>)
 8001f82:	5ccb      	ldrb	r3, [r1, r3]
 8001f84:	7013      	strb	r3, [r2, #0]
	for(int i = 0; i < length; i++)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d8ef      	bhi.n	8001f74 <memory_read+0x34>
	}

	return true;
 8001f94:	2301      	movs	r3, #1
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	2000042c 	.word	0x2000042c

08001fa8 <memory_write>:


bool memory_write(unsigned int addr, unsigned int length, int data)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b087      	sub	sp, #28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
	if(addr < 0 || addr > 0xFFFF || length < 0 || length > 0xFF || data < 0 || data > 0xFF)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fba:	d208      	bcs.n	8001fce <memory_write+0x26>
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2bff      	cmp	r3, #255	; 0xff
 8001fc0:	d805      	bhi.n	8001fce <memory_write+0x26>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	db02      	blt.n	8001fce <memory_write+0x26>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2bff      	cmp	r3, #255	; 0xff
 8001fcc:	dd01      	ble.n	8001fd2 <memory_write+0x2a>
		return false;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	e019      	b.n	8002006 <memory_write+0x5e>

	if((0x10000 - addr) < length)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001fd8:	68ba      	ldr	r2, [r7, #8]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d901      	bls.n	8001fe2 <memory_write+0x3a>
		return false;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e011      	b.n	8002006 <memory_write+0x5e>

	for(int i = 0; i < length; i++)
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	e009      	b.n	8001ffc <memory_write+0x54>
	{
		memory[addr++] = data;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1c5a      	adds	r2, r3, #1
 8001fec:	60fa      	str	r2, [r7, #12]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	b2d1      	uxtb	r1, r2
 8001ff2:	4a08      	ldr	r2, [pc, #32]	; (8002014 <memory_write+0x6c>)
 8001ff4:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < length; i++)
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	429a      	cmp	r2, r3
 8002002:	d8f1      	bhi.n	8001fe8 <memory_write+0x40>
	}

	return true;
 8002004:	2301      	movs	r3, #1
}
 8002006:	4618      	mov	r0, r3
 8002008:	371c      	adds	r7, #28
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	2000042c 	.word	0x2000042c

08002018 <make_pin_input>:


bool make_pin_input(unsigned int port_addr, unsigned int pin_setting)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08e      	sub	sp, #56	; 0x38
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d009      	beq.n	800203c <make_pin_input+0x24>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b08      	cmp	r3, #8
 800202c:	d806      	bhi.n	800203c <make_pin_input+0x24>
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <make_pin_input+0x24>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800203a:	d301      	bcc.n	8002040 <make_pin_input+0x28>
		return false;
 800203c:	2300      	movs	r3, #0
 800203e:	e07f      	b.n	8002140 <make_pin_input+0x128>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3b05      	subs	r3, #5
 8002044:	2b06      	cmp	r3, #6
 8002046:	d85f      	bhi.n	8002108 <make_pin_input+0xf0>
 8002048:	a201      	add	r2, pc, #4	; (adr r2, 8002050 <make_pin_input+0x38>)
 800204a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800204e:	bf00      	nop
 8002050:	0800206d 	.word	0x0800206d
 8002054:	08002109 	.word	0x08002109
 8002058:	08002087 	.word	0x08002087
 800205c:	080020a1 	.word	0x080020a1
 8002060:	080020bb 	.word	0x080020bb
 8002064:	080020d5 	.word	0x080020d5
 8002068:	080020ef 	.word	0x080020ef

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 800206c:	4b36      	ldr	r3, [pc, #216]	; (8002148 <make_pin_input+0x130>)
 800206e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002070:	4a35      	ldr	r2, [pc, #212]	; (8002148 <make_pin_input+0x130>)
 8002072:	f043 0310 	orr.w	r3, r3, #16
 8002076:	6313      	str	r3, [r2, #48]	; 0x30
 8002078:	4b33      	ldr	r3, [pc, #204]	; (8002148 <make_pin_input+0x130>)
 800207a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207c:	f003 0310 	and.w	r3, r3, #16
 8002080:	623b      	str	r3, [r7, #32]
 8002082:	6a3b      	ldr	r3, [r7, #32]
 8002084:	e040      	b.n	8002108 <make_pin_input+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 8002086:	4b30      	ldr	r3, [pc, #192]	; (8002148 <make_pin_input+0x130>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a2f      	ldr	r2, [pc, #188]	; (8002148 <make_pin_input+0x130>)
 800208c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b2d      	ldr	r3, [pc, #180]	; (8002148 <make_pin_input+0x130>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800209a:	61fb      	str	r3, [r7, #28]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	e033      	b.n	8002108 <make_pin_input+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 80020a0:	4b29      	ldr	r3, [pc, #164]	; (8002148 <make_pin_input+0x130>)
 80020a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a4:	4a28      	ldr	r2, [pc, #160]	; (8002148 <make_pin_input+0x130>)
 80020a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020aa:	6313      	str	r3, [r2, #48]	; 0x30
 80020ac:	4b26      	ldr	r3, [pc, #152]	; (8002148 <make_pin_input+0x130>)
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b4:	61bb      	str	r3, [r7, #24]
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	e026      	b.n	8002108 <make_pin_input+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 80020ba:	4b23      	ldr	r3, [pc, #140]	; (8002148 <make_pin_input+0x130>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a22      	ldr	r2, [pc, #136]	; (8002148 <make_pin_input+0x130>)
 80020c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b20      	ldr	r3, [pc, #128]	; (8002148 <make_pin_input+0x130>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	e019      	b.n	8002108 <make_pin_input+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 80020d4:	4b1c      	ldr	r3, [pc, #112]	; (8002148 <make_pin_input+0x130>)
 80020d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d8:	4a1b      	ldr	r2, [pc, #108]	; (8002148 <make_pin_input+0x130>)
 80020da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020de:	6313      	str	r3, [r2, #48]	; 0x30
 80020e0:	4b19      	ldr	r3, [pc, #100]	; (8002148 <make_pin_input+0x130>)
 80020e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	e00c      	b.n	8002108 <make_pin_input+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 80020ee:	4b16      	ldr	r3, [pc, #88]	; (8002148 <make_pin_input+0x130>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a15      	ldr	r2, [pc, #84]	; (8002148 <make_pin_input+0x130>)
 80020f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b13      	ldr	r3, [pc, #76]	; (8002148 <make_pin_input+0x130>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002108:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8002118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	4313      	orrs	r3, r2
 800211e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002120:	2300      	movs	r3, #0
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	62fb      	str	r3, [r7, #44]	; 0x2c

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr-1))), &GPIO_InitStruct);
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4b08      	ldr	r3, [pc, #32]	; (800214c <make_pin_input+0x134>)
 800212c:	4413      	add	r3, r2
 800212e:	029b      	lsls	r3, r3, #10
 8002130:	461a      	mov	r2, r3
 8002132:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002136:	4619      	mov	r1, r3
 8002138:	4610      	mov	r0, r2
 800213a:	f002 f9a3 	bl	8004484 <HAL_GPIO_Init>

	return true;
 800213e:	2301      	movs	r3, #1
}
 8002140:	4618      	mov	r0, r3
 8002142:	3738      	adds	r7, #56	; 0x38
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40023800 	.word	0x40023800
 800214c:	0010007f 	.word	0x0010007f

08002150 <make_pin_output>:


bool make_pin_output(unsigned int port_addr, unsigned int pin_setting)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08e      	sub	sp, #56	; 0x38
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d009      	beq.n	8002174 <make_pin_output+0x24>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b08      	cmp	r3, #8
 8002164:	d806      	bhi.n	8002174 <make_pin_output+0x24>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d003      	beq.n	8002174 <make_pin_output+0x24>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002172:	d301      	bcc.n	8002178 <make_pin_output+0x28>
		return false;
 8002174:	2300      	movs	r3, #0
 8002176:	e081      	b.n	800227c <make_pin_output+0x12c>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3b05      	subs	r3, #5
 800217c:	2b06      	cmp	r3, #6
 800217e:	d85f      	bhi.n	8002240 <make_pin_output+0xf0>
 8002180:	a201      	add	r2, pc, #4	; (adr r2, 8002188 <make_pin_output+0x38>)
 8002182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002186:	bf00      	nop
 8002188:	080021a5 	.word	0x080021a5
 800218c:	08002241 	.word	0x08002241
 8002190:	080021bf 	.word	0x080021bf
 8002194:	080021d9 	.word	0x080021d9
 8002198:	080021f3 	.word	0x080021f3
 800219c:	0800220d 	.word	0x0800220d
 80021a0:	08002227 	.word	0x08002227

	switch(port_addr)
	{
	case  5: __HAL_RCC_GPIOE_CLK_ENABLE(); break;
 80021a4:	4b37      	ldr	r3, [pc, #220]	; (8002284 <make_pin_output+0x134>)
 80021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a8:	4a36      	ldr	r2, [pc, #216]	; (8002284 <make_pin_output+0x134>)
 80021aa:	f043 0310 	orr.w	r3, r3, #16
 80021ae:	6313      	str	r3, [r2, #48]	; 0x30
 80021b0:	4b34      	ldr	r3, [pc, #208]	; (8002284 <make_pin_output+0x134>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b4:	f003 0310 	and.w	r3, r3, #16
 80021b8:	623b      	str	r3, [r7, #32]
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	e040      	b.n	8002240 <make_pin_output+0xf0>
	case  7: __HAL_RCC_GPIOG_CLK_ENABLE(); break;
 80021be:	4b31      	ldr	r3, [pc, #196]	; (8002284 <make_pin_output+0x134>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a30      	ldr	r2, [pc, #192]	; (8002284 <make_pin_output+0x134>)
 80021c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b2e      	ldr	r3, [pc, #184]	; (8002284 <make_pin_output+0x134>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d2:	61fb      	str	r3, [r7, #28]
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	e033      	b.n	8002240 <make_pin_output+0xf0>
	case  8: __HAL_RCC_GPIOH_CLK_ENABLE(); break;
 80021d8:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <make_pin_output+0x134>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	4a29      	ldr	r2, [pc, #164]	; (8002284 <make_pin_output+0x134>)
 80021de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021e2:	6313      	str	r3, [r2, #48]	; 0x30
 80021e4:	4b27      	ldr	r3, [pc, #156]	; (8002284 <make_pin_output+0x134>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	e026      	b.n	8002240 <make_pin_output+0xf0>
	case  9: __HAL_RCC_GPIOI_CLK_ENABLE(); break;
 80021f2:	4b24      	ldr	r3, [pc, #144]	; (8002284 <make_pin_output+0x134>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	4a23      	ldr	r2, [pc, #140]	; (8002284 <make_pin_output+0x134>)
 80021f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021fc:	6313      	str	r3, [r2, #48]	; 0x30
 80021fe:	4b21      	ldr	r3, [pc, #132]	; (8002284 <make_pin_output+0x134>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	e019      	b.n	8002240 <make_pin_output+0xf0>
	case 10: __HAL_RCC_GPIOJ_CLK_ENABLE(); break;
 800220c:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <make_pin_output+0x134>)
 800220e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002210:	4a1c      	ldr	r2, [pc, #112]	; (8002284 <make_pin_output+0x134>)
 8002212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002216:	6313      	str	r3, [r2, #48]	; 0x30
 8002218:	4b1a      	ldr	r3, [pc, #104]	; (8002284 <make_pin_output+0x134>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	e00c      	b.n	8002240 <make_pin_output+0xf0>
	case 11: __HAL_RCC_GPIOK_CLK_ENABLE(); break;
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <make_pin_output+0x134>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	4a16      	ldr	r2, [pc, #88]	; (8002284 <make_pin_output+0x134>)
 800222c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002230:	6313      	str	r3, [r2, #48]	; 0x30
 8002232:	4b14      	ldr	r3, [pc, #80]	; (8002284 <make_pin_output+0x134>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	bf00      	nop
	}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin |= pin_setting;
 8002250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	4313      	orrs	r3, r2
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002258:	2301      	movs	r3, #1
 800225a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225c:	2300      	movs	r3, #0
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002260:	2300      	movs	r3, #0
 8002262:	633b      	str	r3, [r7, #48]	; 0x30

	// HAL_GPIO_WritePin(port_addr, GPIO_PIN_0, GPIO_PIN_RESET); reset antes de inicializar, pino a pino

	HAL_GPIO_Init((GPIO_TypeDef *) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1))), &GPIO_InitStruct);
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	4b08      	ldr	r3, [pc, #32]	; (8002288 <make_pin_output+0x138>)
 8002268:	4413      	add	r3, r2
 800226a:	029b      	lsls	r3, r3, #10
 800226c:	461a      	mov	r2, r3
 800226e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002272:	4619      	mov	r1, r3
 8002274:	4610      	mov	r0, r2
 8002276:	f002 f905 	bl	8004484 <HAL_GPIO_Init>

	return true;
 800227a:	2301      	movs	r3, #1
}
 800227c:	4618      	mov	r0, r3
 800227e:	3738      	adds	r7, #56	; 0x38
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40023800 	.word	0x40023800
 8002288:	0010007f 	.word	0x0010007f

0800228c <read_dig_input>:

bool read_dig_input(unsigned int port_addr, unsigned int pin_setting, GPIO_PinState* pin_values)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b089      	sub	sp, #36	; 0x24
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <read_dig_input+0x26>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d806      	bhi.n	80022b2 <read_dig_input+0x26>
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <read_dig_input+0x26>
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b0:	d301      	bcc.n	80022b6 <read_dig_input+0x2a>
		return false;
 80022b2:	2300      	movs	r3, #0
 80022b4:	e02d      	b.n	8002312 <read_dig_input+0x86>

	int mask = 1;
 80022b6:	2301      	movs	r3, #1
 80022b8:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 80022ba:	2300      	movs	r3, #0
 80022bc:	61bb      	str	r3, [r7, #24]
 80022be:	e024      	b.n	800230a <read_dig_input+0x7e>
	{
		if(pin_setting & mask)
 80022c0:	69fa      	ldr	r2, [r7, #28]
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d014      	beq.n	80022f4 <read_dig_input+0x68>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	4b13      	ldr	r3, [pc, #76]	; (800231c <read_dig_input+0x90>)
 80022ce:	4413      	add	r3, r2
 80022d0:	029b      	lsls	r3, r3, #10
 80022d2:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 80022d4:	2201      	movs	r2, #1
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	827b      	strh	r3, [r7, #18]

			pin_values[pin] = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	18d4      	adds	r4, r2, r3
 80022e4:	8a7b      	ldrh	r3, [r7, #18]
 80022e6:	4619      	mov	r1, r3
 80022e8:	6978      	ldr	r0, [r7, #20]
 80022ea:	f002 fa77 	bl	80047dc <HAL_GPIO_ReadPin>
 80022ee:	4603      	mov	r3, r0
 80022f0:	7023      	strb	r3, [r4, #0]
 80022f2:	e004      	b.n	80022fe <read_dig_input+0x72>
		}
		else
			pin_values[pin] = GPIO_PIN_RESET;
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	4413      	add	r3, r2
 80022fa:	2200      	movs	r2, #0
 80022fc:	701a      	strb	r2, [r3, #0]

		mask <<= 1;
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	005b      	lsls	r3, r3, #1
 8002302:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	3301      	adds	r3, #1
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	ddd7      	ble.n	80022c0 <read_dig_input+0x34>
	}

	return true;
 8002310:	2301      	movs	r3, #1
}
 8002312:	4618      	mov	r0, r3
 8002314:	3724      	adds	r7, #36	; 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	bd90      	pop	{r4, r7, pc}
 800231a:	bf00      	nop
 800231c:	0010007f 	.word	0x0010007f

08002320 <write_dig_output>:

bool write_dig_output(unsigned int port_addr, unsigned int pin_setting, unsigned int pin_values)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b088      	sub	sp, #32
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
	if(port_addr < 0x01 || port_addr > 0x08 || pin_setting < 0x01 || pin_setting > 0xFFFF || pin_values < 0 || pin_values > 0xFFFF)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00d      	beq.n	800234e <write_dig_output+0x2e>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d80a      	bhi.n	800234e <write_dig_output+0x2e>
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d007      	beq.n	800234e <write_dig_output+0x2e>
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002344:	d203      	bcs.n	800234e <write_dig_output+0x2e>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800234c:	d301      	bcc.n	8002352 <write_dig_output+0x32>
		return false;
 800234e:	2300      	movs	r3, #0
 8002350:	e02a      	b.n	80023a8 <write_dig_output+0x88>

	int mask = 1;
 8002352:	2301      	movs	r3, #1
 8002354:	61fb      	str	r3, [r7, #28]

	for(int pin = 0; pin < 16; pin++)
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
 800235a:	e021      	b.n	80023a0 <write_dig_output+0x80>
	{
		if(pin_setting & mask)
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	4013      	ands	r3, r2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d016      	beq.n	8002394 <write_dig_output+0x74>
		{
			GPIO_TypeDef* GPIOx = (GPIO_TypeDef*) (AHB1PERIPH_BASE + (0x0400UL * (port_addr - 1)));
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	4b11      	ldr	r3, [pc, #68]	; (80023b0 <write_dig_output+0x90>)
 800236a:	4413      	add	r3, r2
 800236c:	029b      	lsls	r3, r3, #10
 800236e:	617b      	str	r3, [r7, #20]
			uint16_t GPIO_Pin = (1 << pin);
 8002370:	2201      	movs	r2, #1
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	827b      	strh	r3, [r7, #18]
			GPIO_PinState PinState = (pin_values & mask) >> pin;
 800237a:	69fa      	ldr	r2, [r7, #28]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	401a      	ands	r2, r3
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa22 f303 	lsr.w	r3, r2, r3
 8002386:	747b      	strb	r3, [r7, #17]

			HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState);
 8002388:	7c7a      	ldrb	r2, [r7, #17]
 800238a:	8a7b      	ldrh	r3, [r7, #18]
 800238c:	4619      	mov	r1, r3
 800238e:	6978      	ldr	r0, [r7, #20]
 8002390:	f002 fa3c 	bl	800480c <HAL_GPIO_WritePin>
		}
		mask <<= 1;
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	61fb      	str	r3, [r7, #28]
	for(int pin = 0; pin < 16; pin++)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	3301      	adds	r3, #1
 800239e:	61bb      	str	r3, [r7, #24]
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	2b0f      	cmp	r3, #15
 80023a4:	ddda      	ble.n	800235c <write_dig_output+0x3c>
	}

	return true;
 80023a6:	2301      	movs	r3, #1
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3720      	adds	r7, #32
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	0010007f 	.word	0x0010007f

080023b4 <analog_read>:

bool analog_read(unsigned int addr3, unsigned int* value)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x0F)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b0f      	cmp	r3, #15
 80023c2:	d901      	bls.n	80023c8 <analog_read+0x14>
		return false;
 80023c4:	2300      	movs	r3, #0
 80023c6:	e00b      	b.n	80023e0 <analog_read+0x2c>

	MX_ADC3_Init1(true);
 80023c8:	2001      	movs	r0, #1
 80023ca:	f7fe fb11 	bl	80009f0 <MX_ADC3_Init1>
	config_ADC(addr3);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe fc40 	bl	8000c54 <config_ADC>
	*value = read_ADC();
 80023d4:	f7fe fc5c 	bl	8000c90 <read_ADC>
 80023d8:	4602      	mov	r2, r0
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	601a      	str	r2, [r3, #0]

	return true;
 80023de:	2301      	movs	r3, #1
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <analog_write>:

bool analog_write(unsigned int addr3, uint32_t value)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
	if(addr3 < 0 || addr3 > 0x01)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d901      	bls.n	80023fc <analog_write+0x14>
		return false;
 80023f8:	2300      	movs	r3, #0
 80023fa:	e01a      	b.n	8002432 <analog_write+0x4a>

	if(HAL_DAC_Start(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1)) == HAL_OK){
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <analog_write+0x1e>
 8002402:	2310      	movs	r3, #16
 8002404:	e000      	b.n	8002408 <analog_write+0x20>
 8002406:	2300      	movs	r3, #0
 8002408:	4619      	mov	r1, r3
 800240a:	480c      	ldr	r0, [pc, #48]	; (800243c <analog_write+0x54>)
 800240c:	f001 fee1 	bl	80041d2 <HAL_DAC_Start>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10c      	bne.n	8002430 <analog_write+0x48>
	    HAL_DAC_SetValue(&hdac, (addr3 ? DAC_CHANNEL_2 : DAC_CHANNEL_1), DAC_ALIGN_12B_R, value);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <analog_write+0x38>
 800241c:	2110      	movs	r1, #16
 800241e:	e000      	b.n	8002422 <analog_write+0x3a>
 8002420:	2100      	movs	r1, #0
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	2200      	movs	r2, #0
 8002426:	4805      	ldr	r0, [pc, #20]	; (800243c <analog_write+0x54>)
 8002428:	f001 ff25 	bl	8004276 <HAL_DAC_SetValue>
	    return true;
 800242c:	2301      	movs	r3, #1
 800242e:	e000      	b.n	8002432 <analog_write+0x4a>
	}else
		return false;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	20018688 	.word	0x20018688

08002440 <process_buf_nf>:
	process_buf_ff

};

void process_buf_nf(uint32_t* x_buf, int n)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
	y_buf[n] = x_buf[n];
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4907      	ldr	r1, [pc, #28]	; (8002474 <process_buf_nf+0x34>)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 800245c:	4a05      	ldr	r2, [pc, #20]	; (8002474 <process_buf_nf+0x34>)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002464:	4619      	mov	r1, r3
 8002466:	2000      	movs	r0, #0
 8002468:	f7ff ffbe 	bl	80023e8 <analog_write>
}
 800246c:	bf00      	nop
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20014688 	.word	0x20014688

08002478 <process_buf_if>:

void process_buf_if(uint32_t* x_buf, int n)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]

	y_buf[n+1] = a * y_buf[n] + (1-a) * x_buf[n];
 8002482:	4a1d      	ldr	r2, [pc, #116]	; (80024f8 <process_buf_if+0x80>)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248a:	ee07 3a90 	vmov	s15, r3
 800248e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002492:	ed9f 6b15 	vldr	d6, [pc, #84]	; 80024e8 <process_buf_if+0x70>
 8002496:	ee27 6b06 	vmul.f64	d6, d7, d6
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	ee07 3a90 	vmov	s15, r3
 80024a8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80024ac:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80024f0 <process_buf_if+0x78>
 80024b0:	ee27 7b05 	vmul.f64	d7, d7, d5
 80024b4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	3301      	adds	r3, #1
 80024bc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80024c0:	ee17 1a90 	vmov	r1, s15
 80024c4:	4a0c      	ldr	r2, [pc, #48]	; (80024f8 <process_buf_if+0x80>)
 80024c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		temp += coef_bk[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
	 }

	y_buf[n] = temp;
	*/
	analog_write(0,y_buf[n]);
 80024ca:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <process_buf_if+0x80>)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d2:	4619      	mov	r1, r3
 80024d4:	2000      	movs	r0, #0
 80024d6:	f7ff ff87 	bl	80023e8 <analog_write>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	f3af 8000 	nop.w
 80024e8:	9999999a 	.word	0x9999999a
 80024ec:	3fd99999 	.word	0x3fd99999
 80024f0:	33333333 	.word	0x33333333
 80024f4:	3fe33333 	.word	0x3fe33333
 80024f8:	20014688 	.word	0x20014688

080024fc <process_buf_ff>:

void process_buf_ff(uint32_t* x_buf, int n)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
	unsigned int temp = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]

	for(int i = 0 ; i < M; i++)
 800250a:	2300      	movs	r3, #0
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	e023      	b.n	8002558 <process_buf_ff+0x5c>
	{
		temp += coef[i] * x_buf[(n-i) & (ADC_BUF_SIZE - 1)];
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	ee07 3a90 	vmov	s15, r3
 8002516:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800251a:	4a19      	ldr	r2, [pc, #100]	; (8002580 <process_buf_ff+0x84>)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	edd3 6a00 	vldr	s13, [r3]
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	4413      	add	r3, r2
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	ee07 3a90 	vmov	s15, r3
 800253c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002540:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002548:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800254c:	ee17 3a90 	vmov	r3, s15
 8002550:	60fb      	str	r3, [r7, #12]
	for(int i = 0 ; i < M; i++)
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	3301      	adds	r3, #1
 8002556:	60bb      	str	r3, [r7, #8]
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	2b19      	cmp	r3, #25
 800255c:	ddd8      	ble.n	8002510 <process_buf_ff+0x14>
	}
	y_buf[n] = temp;
 800255e:	4909      	ldr	r1, [pc, #36]	; (8002584 <process_buf_ff+0x88>)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	analog_write(0,y_buf[n]);
 8002568:	4a06      	ldr	r2, [pc, #24]	; (8002584 <process_buf_ff+0x88>)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002570:	4619      	mov	r1, r3
 8002572:	2000      	movs	r0, #0
 8002574:	f7ff ff38 	bl	80023e8 <analog_write>
}
 8002578:	bf00      	nop
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	200000a0 	.word	0x200000a0
 8002584:	20014688 	.word	0x20014688

08002588 <process_buf>:

void process_buf(uint32_t* x_buf, int n)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08a      	sub	sp, #40	; 0x28
 800258c:	af02      	add	r7, sp, #8
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
	process_buf_func[sp_config.filter_type](x_buf,n);
 8002592:	4b2f      	ldr	r3, [pc, #188]	; (8002650 <process_buf+0xc8>)
 8002594:	7b9b      	ldrb	r3, [r3, #14]
 8002596:	461a      	mov	r2, r3
 8002598:	4b2e      	ldr	r3, [pc, #184]	; (8002654 <process_buf+0xcc>)
 800259a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800259e:	6839      	ldr	r1, [r7, #0]
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	4798      	blx	r3

	counter ++;
 80025a4:	4b2c      	ldr	r3, [pc, #176]	; (8002658 <process_buf+0xd0>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	3301      	adds	r3, #1
 80025aa:	4a2b      	ldr	r2, [pc, #172]	; (8002658 <process_buf+0xd0>)
 80025ac:	6013      	str	r3, [r2, #0]

	if(sp_config.sp_limit > 0)
 80025ae:	4b28      	ldr	r3, [pc, #160]	; (8002650 <process_buf+0xc8>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d047      	beq.n	8002646 <process_buf+0xbe>
	{
		char message[22] = {"\0"};
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
 80025ba:	f107 030c 	add.w	r3, r7, #12
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
 80025c8:	821a      	strh	r2, [r3, #16]
		sprintf(message, "%d;%lu;%lu;", counter , x_buf[n], y_buf[n]);
 80025ca:	4b23      	ldr	r3, [pc, #140]	; (8002658 <process_buf+0xd0>)
 80025cc:	6819      	ldr	r1, [r3, #0]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	4413      	add	r3, r2
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4820      	ldr	r0, [pc, #128]	; (800265c <process_buf+0xd4>)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80025e0:	f107 0008 	add.w	r0, r7, #8
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	4613      	mov	r3, r2
 80025e8:	460a      	mov	r2, r1
 80025ea:	491d      	ldr	r1, [pc, #116]	; (8002660 <process_buf+0xd8>)
 80025ec:	f006 ffd4 	bl	8009598 <siprintf>
		send_UART(message);
 80025f0:	f107 0308 	add.w	r3, r7, #8
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 fe4b 	bl	8003290 <send_UART>

		if(counter == sp_config.sp_limit)
 80025fa:	4b15      	ldr	r3, [pc, #84]	; (8002650 <process_buf+0xc8>)
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	4b16      	ldr	r3, [pc, #88]	; (8002658 <process_buf+0xd0>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d11f      	bne.n	8002646 <process_buf+0xbe>
		{
			counter = 0;
 8002606:	4b14      	ldr	r3, [pc, #80]	; (8002658 <process_buf+0xd0>)
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
			analog_write(0,0);
 800260c:	2100      	movs	r1, #0
 800260e:	2000      	movs	r0, #0
 8002610:	f7ff feea 	bl	80023e8 <analog_write>
			HAL_ADC_Stop_IT(&hadc3);
 8002614:	4813      	ldr	r0, [pc, #76]	; (8002664 <process_buf+0xdc>)
 8002616:	f001 f8df 	bl	80037d8 <HAL_ADC_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim1);
 800261a:	4813      	ldr	r0, [pc, #76]	; (8002668 <process_buf+0xe0>)
 800261c:	f003 fb22 	bl	8005c64 <HAL_TIM_Base_Stop_IT>
		    HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8002620:	2200      	movs	r2, #0
 8002622:	2102      	movs	r1, #2
 8002624:	2012      	movs	r0, #18
 8002626:	f001 fd7c 	bl	8004122 <HAL_NVIC_SetPriority>
			while(is_transmitting_to_UART());
 800262a:	bf00      	nop
 800262c:	f000 fe0c 	bl	8003248 <is_transmitting_to_UART>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1fa      	bne.n	800262c <process_buf+0xa4>
			HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2100      	movs	r1, #0
 800263a:	2012      	movs	r0, #18
 800263c:	f001 fd71 	bl	8004122 <HAL_NVIC_SetPriority>
			send_UART("Sampling Stopped.\n>");
 8002640:	480a      	ldr	r0, [pc, #40]	; (800266c <process_buf+0xe4>)
 8002642:	f000 fe25 	bl	8003290 <send_UART>
		}
	}
}
 8002646:	bf00      	nop
 8002648:	3720      	adds	r7, #32
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000090 	.word	0x20000090
 8002654:	20000084 	.word	0x20000084
 8002658:	20000308 	.word	0x20000308
 800265c:	20014688 	.word	0x20014688
 8002660:	0800e484 	.word	0x0800e484
 8002664:	20010430 	.word	0x20010430
 8002668:	2001869c 	.word	0x2001869c
 800266c:	0800e490 	.word	0x0800e490

08002670 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002676:	463b      	mov	r3, r7
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800267e:	4b14      	ldr	r3, [pc, #80]	; (80026d0 <MX_DAC_Init+0x60>)
 8002680:	4a14      	ldr	r2, [pc, #80]	; (80026d4 <MX_DAC_Init+0x64>)
 8002682:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002684:	4812      	ldr	r0, [pc, #72]	; (80026d0 <MX_DAC_Init+0x60>)
 8002686:	f001 fd82 	bl	800418e <HAL_DAC_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002690:	f000 f9f4 	bl	8002a7c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002694:	2300      	movs	r3, #0
 8002696:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002698:	2300      	movs	r3, #0
 800269a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800269c:	463b      	mov	r3, r7
 800269e:	2200      	movs	r2, #0
 80026a0:	4619      	mov	r1, r3
 80026a2:	480b      	ldr	r0, [pc, #44]	; (80026d0 <MX_DAC_Init+0x60>)
 80026a4:	f001 fe0c 	bl	80042c0 <HAL_DAC_ConfigChannel>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80026ae:	f000 f9e5 	bl	8002a7c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80026b2:	463b      	mov	r3, r7
 80026b4:	2210      	movs	r2, #16
 80026b6:	4619      	mov	r1, r3
 80026b8:	4805      	ldr	r0, [pc, #20]	; (80026d0 <MX_DAC_Init+0x60>)
 80026ba:	f001 fe01 	bl	80042c0 <HAL_DAC_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80026c4:	f000 f9da 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20018688 	.word	0x20018688
 80026d4:	40007400 	.word	0x40007400

080026d8 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08a      	sub	sp, #40	; 0x28
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e0:	f107 0314 	add.w	r3, r7, #20
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	60da      	str	r2, [r3, #12]
 80026ee:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a15      	ldr	r2, [pc, #84]	; (800274c <HAL_DAC_MspInit+0x74>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d123      	bne.n	8002742 <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80026fa:	4b15      	ldr	r3, [pc, #84]	; (8002750 <HAL_DAC_MspInit+0x78>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	4a14      	ldr	r2, [pc, #80]	; (8002750 <HAL_DAC_MspInit+0x78>)
 8002700:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002704:	6413      	str	r3, [r2, #64]	; 0x40
 8002706:	4b12      	ldr	r3, [pc, #72]	; (8002750 <HAL_DAC_MspInit+0x78>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800270e:	613b      	str	r3, [r7, #16]
 8002710:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <HAL_DAC_MspInit+0x78>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	4a0e      	ldr	r2, [pc, #56]	; (8002750 <HAL_DAC_MspInit+0x78>)
 8002718:	f043 0301 	orr.w	r3, r3, #1
 800271c:	6313      	str	r3, [r2, #48]	; 0x30
 800271e:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <HAL_DAC_MspInit+0x78>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800272a:	2330      	movs	r3, #48	; 0x30
 800272c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800272e:	2303      	movs	r3, #3
 8002730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002736:	f107 0314 	add.w	r3, r7, #20
 800273a:	4619      	mov	r1, r3
 800273c:	4805      	ldr	r0, [pc, #20]	; (8002754 <HAL_DAC_MspInit+0x7c>)
 800273e:	f001 fea1 	bl	8004484 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	; 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40007400 	.word	0x40007400
 8002750:	40023800 	.word	0x40023800
 8002754:	40020000 	.word	0x40020000

08002758 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	; 0x30
 800275c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275e:	f107 031c 	add.w	r3, r7, #28
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
 800276c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800276e:	4b3b      	ldr	r3, [pc, #236]	; (800285c <MX_GPIO_Init+0x104>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	4a3a      	ldr	r2, [pc, #232]	; (800285c <MX_GPIO_Init+0x104>)
 8002774:	f043 0320 	orr.w	r3, r3, #32
 8002778:	6313      	str	r3, [r2, #48]	; 0x30
 800277a:	4b38      	ldr	r3, [pc, #224]	; (800285c <MX_GPIO_Init+0x104>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002786:	4b35      	ldr	r3, [pc, #212]	; (800285c <MX_GPIO_Init+0x104>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	4a34      	ldr	r2, [pc, #208]	; (800285c <MX_GPIO_Init+0x104>)
 800278c:	f043 0304 	orr.w	r3, r3, #4
 8002790:	6313      	str	r3, [r2, #48]	; 0x30
 8002792:	4b32      	ldr	r3, [pc, #200]	; (800285c <MX_GPIO_Init+0x104>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f003 0304 	and.w	r3, r3, #4
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	4b2f      	ldr	r3, [pc, #188]	; (800285c <MX_GPIO_Init+0x104>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a2e      	ldr	r2, [pc, #184]	; (800285c <MX_GPIO_Init+0x104>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b2c      	ldr	r3, [pc, #176]	; (800285c <MX_GPIO_Init+0x104>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b6:	4b29      	ldr	r3, [pc, #164]	; (800285c <MX_GPIO_Init+0x104>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	4a28      	ldr	r2, [pc, #160]	; (800285c <MX_GPIO_Init+0x104>)
 80027bc:	f043 0302 	orr.w	r3, r3, #2
 80027c0:	6313      	str	r3, [r2, #48]	; 0x30
 80027c2:	4b26      	ldr	r3, [pc, #152]	; (800285c <MX_GPIO_Init+0x104>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027ce:	4b23      	ldr	r3, [pc, #140]	; (800285c <MX_GPIO_Init+0x104>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	4a22      	ldr	r2, [pc, #136]	; (800285c <MX_GPIO_Init+0x104>)
 80027d4:	f043 0310 	orr.w	r3, r3, #16
 80027d8:	6313      	str	r3, [r2, #48]	; 0x30
 80027da:	4b20      	ldr	r3, [pc, #128]	; (800285c <MX_GPIO_Init+0x104>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f003 0310 	and.w	r3, r3, #16
 80027e2:	60bb      	str	r3, [r7, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e6:	4b1d      	ldr	r3, [pc, #116]	; (800285c <MX_GPIO_Init+0x104>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	4a1c      	ldr	r2, [pc, #112]	; (800285c <MX_GPIO_Init+0x104>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6313      	str	r3, [r2, #48]	; 0x30
 80027f2:	4b1a      	ldr	r3, [pc, #104]	; (800285c <MX_GPIO_Init+0x104>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	607b      	str	r3, [r7, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|FW_Pin, GPIO_PIN_RESET);
 80027fe:	2200      	movs	r2, #0
 8002800:	f240 4101 	movw	r1, #1025	; 0x401
 8002804:	4816      	ldr	r0, [pc, #88]	; (8002860 <MX_GPIO_Init+0x108>)
 8002806:	f002 f801 	bl	800480c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RV_GPIO_Port, RV_Pin, GPIO_PIN_RESET);
 800280a:	2200      	movs	r2, #0
 800280c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002810:	4814      	ldr	r0, [pc, #80]	; (8002864 <MX_GPIO_Init+0x10c>)
 8002812:	f001 fffb 	bl	800480c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|FW_Pin;
 8002816:	f240 4301 	movw	r3, #1025	; 0x401
 800281a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281c:	2301      	movs	r3, #1
 800281e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002828:	f107 031c 	add.w	r3, r7, #28
 800282c:	4619      	mov	r1, r3
 800282e:	480c      	ldr	r0, [pc, #48]	; (8002860 <MX_GPIO_Init+0x108>)
 8002830:	f001 fe28 	bl	8004484 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RV_Pin;
 8002834:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RV_GPIO_Port, &GPIO_InitStruct);
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	4619      	mov	r1, r3
 800284c:	4805      	ldr	r0, [pc, #20]	; (8002864 <MX_GPIO_Init+0x10c>)
 800284e:	f001 fe19 	bl	8004484 <HAL_GPIO_Init>

}
 8002852:	bf00      	nop
 8002854:	3730      	adds	r7, #48	; 0x30
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800
 8002860:	40020400 	.word	0x40020400
 8002864:	40021000 	.word	0x40021000

08002868 <is_GPIO_pin_free>:

/* USER CODE BEGIN 2 */

bool is_GPIO_pin_free(unsigned int port_addr, unsigned int pin_setting)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
	//	ADC3 e DAC

	if(port_addr == 1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b01      	cmp	r3, #1
 8002876:	d107      	bne.n	8002888 <is_GPIO_pin_free+0x20>
		if(pin_setting & 0x603F)
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	f246 033f 	movw	r3, #24639	; 0x603f
 800287e:	4013      	ands	r3, r2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <is_GPIO_pin_free+0x20>
			return false;
 8002884:	2300      	movs	r3, #0
 8002886:	e028      	b.n	80028da <is_GPIO_pin_free+0x72>

	if(port_addr == 3)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d106      	bne.n	800289c <is_GPIO_pin_free+0x34>
		if(pin_setting & 0x000F)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <is_GPIO_pin_free+0x34>
			return false;
 8002898:	2300      	movs	r3, #0
 800289a:	e01e      	b.n	80028da <is_GPIO_pin_free+0x72>

	if(port_addr == 6)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2b06      	cmp	r3, #6
 80028a0:	d106      	bne.n	80028b0 <is_GPIO_pin_free+0x48>
		if(pin_setting & 0x03FC)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <is_GPIO_pin_free+0x48>
			return false;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e014      	b.n	80028da <is_GPIO_pin_free+0x72>

	//	USART3

	if(port_addr == 4)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d106      	bne.n	80028c4 <is_GPIO_pin_free+0x5c>
		if(pin_setting & 0x0180)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <is_GPIO_pin_free+0x5c>
			return false;
 80028c0:	2300      	movs	r3, #0
 80028c2:	e00a      	b.n	80028da <is_GPIO_pin_free+0x72>

	//	LED1

	if(port_addr == 2)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d106      	bne.n	80028d8 <is_GPIO_pin_free+0x70>
		if(pin_setting & 0x0001)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <is_GPIO_pin_free+0x70>
			return false;
 80028d4:	2300      	movs	r3, #0
 80028d6:	e000      	b.n	80028da <is_GPIO_pin_free+0x72>

	return true;
 80028d8:	2301      	movs	r3, #1
}
 80028da:	4618      	mov	r0, r3
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <blink_LED>:

void blink_LED()
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80028ec:	2101      	movs	r1, #1
 80028ee:	4806      	ldr	r0, [pc, #24]	; (8002908 <blink_LED+0x20>)
 80028f0:	f001 ffa5 	bl	800483e <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 80028f4:	20c8      	movs	r0, #200	; 0xc8
 80028f6:	f000 fe2f 	bl	8003558 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80028fa:	2101      	movs	r1, #1
 80028fc:	4802      	ldr	r0, [pc, #8]	; (8002908 <blink_LED+0x20>)
 80028fe:	f001 ff9e 	bl	800483e <HAL_GPIO_TogglePin>
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40020400 	.word	0x40020400

0800290c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b0c2      	sub	sp, #264	; 0x108
 8002910:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002912:	f000 fdc4 	bl	800349e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002916:	f000 f843 	bl	80029a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800291a:	f7ff ff1d 	bl	8002758 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800291e:	f000 fbd5 	bl	80030cc <MX_USART3_UART_Init>
  MX_ADC3_Init();
 8002922:	f7fe f8c9 	bl	8000ab8 <MX_ADC3_Init>
  MX_TIM1_Init();
 8002926:	f000 fa99 	bl	8002e5c <MX_TIM1_Init>
  MX_DAC_Init();
 800292a:	f7ff fea1 	bl	8002670 <MX_DAC_Init>
  MX_TIM2_Init();
 800292e:	f000 fae9 	bl	8002f04 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8002932:	2201      	movs	r2, #1
 8002934:	4916      	ldr	r1, [pc, #88]	; (8002990 <main+0x84>)
 8002936:	4817      	ldr	r0, [pc, #92]	; (8002994 <main+0x88>)
 8002938:	f004 fcca 	bl	80072d0 <HAL_UART_Receive_IT>
  send_UART(PROMPT);
 800293c:	4816      	ldr	r0, [pc, #88]	; (8002998 <main+0x8c>)
 800293e:	f000 fca7 	bl	8003290 <send_UART>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(has_message_from_UART())
 8002942:	f000 fc75 	bl	8003230 <has_message_from_UART>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0fa      	beq.n	8002942 <main+0x36>
	  {
		  blink_LED();
 800294c:	f7ff ffcc 	bl	80028e8 <blink_LED>

		  uint8_t message[BUFFER_SIZE];

		  read_UART((char*) message);
 8002950:	1d3b      	adds	r3, r7, #4
 8002952:	4618      	mov	r0, r3
 8002954:	f000 fcc6 	bl	80032e4 <read_UART>

		  unsigned char cmd = check_command((char*) message);
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	4618      	mov	r0, r3
 800295c:	f7fe fa24 	bl	8000da8 <check_command>
 8002960:	4603      	mov	r3, r0
 8002962:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
		  exec_command[cmd]((char*) message);
 8002966:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800296a:	4a0c      	ldr	r2, [pc, #48]	; (800299c <main+0x90>)
 800296c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002970:	1d3a      	adds	r2, r7, #4
 8002972:	4610      	mov	r0, r2
 8002974:	4798      	blx	r3

		  while(is_transmitting_to_UART());
 8002976:	bf00      	nop
 8002978:	f000 fc66 	bl	8003248 <is_transmitting_to_UART>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1fa      	bne.n	8002978 <main+0x6c>

		  reset_UART();
 8002982:	f000 fc6d 	bl	8003260 <reset_UART>
		  send_UART(PROMPT);
 8002986:	4804      	ldr	r0, [pc, #16]	; (8002998 <main+0x8c>)
 8002988:	f000 fc82 	bl	8003290 <send_UART>
	  if(has_message_from_UART())
 800298c:	e7d9      	b.n	8002942 <main+0x36>
 800298e:	bf00      	nop
 8002990:	20000328 	.word	0x20000328
 8002994:	20018734 	.word	0x20018734
 8002998:	0800e4a4 	.word	0x0800e4a4
 800299c:	20000008 	.word	0x20000008

080029a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b094      	sub	sp, #80	; 0x50
 80029a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029a6:	f107 031c 	add.w	r3, r7, #28
 80029aa:	2234      	movs	r2, #52	; 0x34
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f005 ff9c 	bl	80088ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029b4:	f107 0308 	add.w	r3, r7, #8
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029c4:	4b2b      	ldr	r3, [pc, #172]	; (8002a74 <SystemClock_Config+0xd4>)
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	4a2a      	ldr	r2, [pc, #168]	; (8002a74 <SystemClock_Config+0xd4>)
 80029ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ce:	6413      	str	r3, [r2, #64]	; 0x40
 80029d0:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <SystemClock_Config+0xd4>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d8:	607b      	str	r3, [r7, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029dc:	4b26      	ldr	r3, [pc, #152]	; (8002a78 <SystemClock_Config+0xd8>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a25      	ldr	r2, [pc, #148]	; (8002a78 <SystemClock_Config+0xd8>)
 80029e2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b23      	ldr	r3, [pc, #140]	; (8002a78 <SystemClock_Config+0xd8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80029f0:	603b      	str	r3, [r7, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029f4:	2302      	movs	r3, #2
 80029f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029f8:	2301      	movs	r3, #1
 80029fa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029fc:	2310      	movs	r3, #16
 80029fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a00:	2302      	movs	r3, #2
 8002a02:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a04:	2300      	movs	r3, #0
 8002a06:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a08:	2308      	movs	r3, #8
 8002a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002a0c:	23c0      	movs	r3, #192	; 0xc0
 8002a0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a10:	2302      	movs	r3, #2
 8002a12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a14:	2304      	movs	r3, #4
 8002a16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a1c:	f107 031c 	add.w	r3, r7, #28
 8002a20:	4618      	mov	r0, r3
 8002a22:	f001 ff77 	bl	8004914 <HAL_RCC_OscConfig>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002a2c:	f000 f826 	bl	8002a7c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a30:	f001 ff20 	bl	8004874 <HAL_PWREx_EnableOverDrive>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002a3a:	f000 f81f 	bl	8002a7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a3e:	230f      	movs	r3, #15
 8002a40:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a42:	2302      	movs	r3, #2
 8002a44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a46:	2300      	movs	r3, #0
 8002a48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002a50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a54:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8002a56:	f107 0308 	add.w	r3, r7, #8
 8002a5a:	2106      	movs	r1, #6
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f002 fa07 	bl	8004e70 <HAL_RCC_ClockConfig>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002a68:	f000 f808 	bl	8002a7c <Error_Handler>
  }
}
 8002a6c:	bf00      	nop
 8002a6e:	3750      	adds	r7, #80	; 0x50
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40007000 	.word	0x40007000

08002a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a80:	b672      	cpsid	i
}
 8002a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a84:	e7fe      	b.n	8002a84 <Error_Handler+0x8>
	...

08002a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	; (8002acc <HAL_MspInit+0x44>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	4a0e      	ldr	r2, [pc, #56]	; (8002acc <HAL_MspInit+0x44>)
 8002a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a98:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <HAL_MspInit+0x44>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa6:	4b09      	ldr	r3, [pc, #36]	; (8002acc <HAL_MspInit+0x44>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a08      	ldr	r2, [pc, #32]	; (8002acc <HAL_MspInit+0x44>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_MspInit+0x44>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002abe:	2005      	movs	r0, #5
 8002ac0:	f001 fb24 	bl	800410c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40023800 	.word	0x40023800

08002ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ad4:	e7fe      	b.n	8002ad4 <NMI_Handler+0x4>

08002ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ada:	e7fe      	b.n	8002ada <HardFault_Handler+0x4>

08002adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <MemManage_Handler+0x4>

08002ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <BusFault_Handler+0x4>

08002ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <UsageFault_Handler+0x4>

08002aee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b00:	bf00      	nop
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b1c:	f000 fcfc 	bl	8003518 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002b28:	4802      	ldr	r0, [pc, #8]	; (8002b34 <ADC_IRQHandler+0x10>)
 8002b2a:	f000 fe93 	bl	8003854 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20010430 	.word	0x20010430

08002b38 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002b3c:	4802      	ldr	r0, [pc, #8]	; (8002b48 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002b3e:	f003 fa9b 	bl	8006078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2001869c 	.word	0x2001869c

08002b4c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <USART3_IRQHandler+0x10>)
 8002b52:	f004 fc0b 	bl	800736c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20018734 	.word	0x20018734

08002b60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
	return 1;
 8002b64:	2301      	movs	r3, #1
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <_kill>:

int _kill(int pid, int sig)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002b7a:	f005 fe8d 	bl	8008898 <__errno>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2216      	movs	r2, #22
 8002b82:	601a      	str	r2, [r3, #0]
	return -1;
 8002b84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3708      	adds	r7, #8
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <_exit>:

void _exit (int status)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b98:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f7ff ffe7 	bl	8002b70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ba2:	e7fe      	b.n	8002ba2 <_exit+0x12>

08002ba4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	e00a      	b.n	8002bcc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002bb6:	f3af 8000 	nop.w
 8002bba:	4601      	mov	r1, r0
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	60ba      	str	r2, [r7, #8]
 8002bc2:	b2ca      	uxtb	r2, r1
 8002bc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	dbf0      	blt.n	8002bb6 <_read+0x12>
	}

return len;
 8002bd4:	687b      	ldr	r3, [r7, #4]
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3718      	adds	r7, #24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}

08002bde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bde:	b580      	push	{r7, lr}
 8002be0:	b086      	sub	sp, #24
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
 8002be6:	60b9      	str	r1, [r7, #8]
 8002be8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	e009      	b.n	8002c04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	60ba      	str	r2, [r7, #8]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	3301      	adds	r3, #1
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	dbf1      	blt.n	8002bf0 <_write+0x12>
	}
	return len;
 8002c0c:	687b      	ldr	r3, [r7, #4]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <_close>:

int _close(int file)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
	return -1;
 8002c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c3e:	605a      	str	r2, [r3, #4]
	return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <_isatty>:

int _isatty(int file)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
	return 1;
 8002c56:	2301      	movs	r3, #1
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b085      	sub	sp, #20
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
	return 0;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c88:	4a14      	ldr	r2, [pc, #80]	; (8002cdc <_sbrk+0x5c>)
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <_sbrk+0x60>)
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c94:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <_sbrk+0x64>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c9c:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <_sbrk+0x64>)
 8002c9e:	4a12      	ldr	r2, [pc, #72]	; (8002ce8 <_sbrk+0x68>)
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ca2:	4b10      	ldr	r3, [pc, #64]	; (8002ce4 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4413      	add	r3, r2
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d207      	bcs.n	8002cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cb0:	f005 fdf2 	bl	8008898 <__errno>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	220c      	movs	r2, #12
 8002cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cba:	f04f 33ff 	mov.w	r3, #4294967295
 8002cbe:	e009      	b.n	8002cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <_sbrk+0x64>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cc6:	4b07      	ldr	r3, [pc, #28]	; (8002ce4 <_sbrk+0x64>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4413      	add	r3, r2
 8002cce:	4a05      	ldr	r2, [pc, #20]	; (8002ce4 <_sbrk+0x64>)
 8002cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	20080000 	.word	0x20080000
 8002ce0:	00000400 	.word	0x00000400
 8002ce4:	2000031c 	.word	0x2000031c
 8002ce8:	200187d0 	.word	0x200187d0

08002cec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cf0:	4b06      	ldr	r3, [pc, #24]	; (8002d0c <SystemInit+0x20>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf6:	4a05      	ldr	r2, [pc, #20]	; (8002d0c <SystemInit+0x20>)
 8002cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d00:	bf00      	nop
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <MX_TIM1_Init1>:
/* Includes ------------------------------------------------------------------*/
#include "tim.h"

/* USER CODE BEGIN 0 */
void MX_TIM1_Init1(struct sp_config_t sp_config)
{
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b093      	sub	sp, #76	; 0x4c
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	463c      	mov	r4, r7
 8002d18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	605a      	str	r2, [r3, #4]
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002d2a:	f107 031c 	add.w	r3, r7, #28
 8002d2e:	2200      	movs	r2, #0
 8002d30:	601a      	str	r2, [r3, #0]
 8002d32:	605a      	str	r2, [r3, #4]
 8002d34:	609a      	str	r2, [r3, #8]
 8002d36:	60da      	str	r2, [r3, #12]
 8002d38:	611a      	str	r2, [r3, #16]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d3a:	f107 0310 	add.w	r3, r7, #16
 8002d3e:	2200      	movs	r2, #0
 8002d40:	601a      	str	r2, [r3, #0]
 8002d42:	605a      	str	r2, [r3, #4]
 8002d44:	609a      	str	r2, [r3, #8]

	unsigned int mul1 = 1, mul2 = 1;
 8002d46:	2301      	movs	r3, #1
 8002d48:	647b      	str	r3, [r7, #68]	; 0x44
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	643b      	str	r3, [r7, #64]	; 0x40

	if(!strncmp(sp_config.timeunit,"us",2))
 8002d4e:	463b      	mov	r3, r7
 8002d50:	330c      	adds	r3, #12
 8002d52:	2202      	movs	r2, #2
 8002d54:	493c      	ldr	r1, [pc, #240]	; (8002e48 <MX_TIM1_Init1+0x138>)
 8002d56:	4618      	mov	r0, r3
 8002d58:	f006 fcb7 	bl	80096ca <strncmp>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d018      	beq.n	8002d94 <MX_TIM1_Init1+0x84>
	{
	}
	else if(!strncmp(sp_config.timeunit,"ms",2))
 8002d62:	463b      	mov	r3, r7
 8002d64:	330c      	adds	r3, #12
 8002d66:	2202      	movs	r2, #2
 8002d68:	4938      	ldr	r1, [pc, #224]	; (8002e4c <MX_TIM1_Init1+0x13c>)
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f006 fcad 	bl	80096ca <strncmp>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d103      	bne.n	8002d7e <MX_TIM1_Init1+0x6e>
	{
		mul1 = 1000;
 8002d76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d7a:	647b      	str	r3, [r7, #68]	; 0x44
 8002d7c:	e00a      	b.n	8002d94 <MX_TIM1_Init1+0x84>
	}
	else if(!strncmp(sp_config.timeunit,"s",1))
 8002d7e:	7b3a      	ldrb	r2, [r7, #12]
 8002d80:	4b33      	ldr	r3, [pc, #204]	; (8002e50 <MX_TIM1_Init1+0x140>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d104      	bne.n	8002d94 <MX_TIM1_Init1+0x84>
	{
		mul1 = 10000;
 8002d8a:	f242 7310 	movw	r3, #10000	; 0x2710
 8002d8e:	647b      	str	r3, [r7, #68]	; 0x44
		mul2 = 100;
 8002d90:	2364      	movs	r3, #100	; 0x64
 8002d92:	643b      	str	r3, [r7, #64]	; 0x40
	}

	htim1.Instance = TIM1;
 8002d94:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002d96:	4a30      	ldr	r2, [pc, #192]	; (8002e58 <MX_TIM1_Init1+0x148>)
 8002d98:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 2 * mul1;
 8002d9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	4a2d      	ldr	r2, [pc, #180]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002da0:	6053      	str	r3, [r2, #4]
  	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002da2:	4b2c      	ldr	r3, [pc, #176]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	609a      	str	r2, [r3, #8]
  	htim1.Init.Period = ((sp_config.unit * 48 * mul2)-1) & 65535;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002dac:	fb02 f203 	mul.w	r2, r2, r3
 8002db0:	4613      	mov	r3, r2
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	4413      	add	r3, r2
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	3b01      	subs	r3, #1
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4a25      	ldr	r2, [pc, #148]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002dbe:	60d3      	str	r3, [r2, #12]
  	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc0:	4b24      	ldr	r3, [pc, #144]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	611a      	str	r2, [r3, #16]
  	htim1.Init.RepetitionCounter = 0;
 8002dc6:	4b23      	ldr	r3, [pc, #140]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	615a      	str	r2, [r3, #20]
  	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dcc:	4b21      	ldr	r3, [pc, #132]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	619a      	str	r2, [r3, #24]
  	if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002dd2:	4820      	ldr	r0, [pc, #128]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002dd4:	f002 fe76 	bl	8005ac4 <HAL_TIM_Base_Init>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_TIM1_Init1+0xd2>
  	{
  		Error_Handler();
 8002dde:	f7ff fe4d 	bl	8002a7c <Error_Handler>
  	}
  	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002de6:	633b      	str	r3, [r7, #48]	; 0x30
  	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002de8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dec:	4619      	mov	r1, r3
 8002dee:	4819      	ldr	r0, [pc, #100]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002df0:	f003 fb76 	bl	80064e0 <HAL_TIM_ConfigClockSource>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_TIM1_Init1+0xee>
  	{
  		Error_Handler();
 8002dfa:	f7ff fe3f 	bl	8002a7c <Error_Handler>
  	}
  	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
  	sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002e02:	2310      	movs	r3, #16
 8002e04:	623b      	str	r3, [r7, #32]
  	if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8002e06:	f107 031c 	add.w	r3, r7, #28
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	4811      	ldr	r0, [pc, #68]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002e0e:	f003 fc31 	bl	8006674 <HAL_TIM_SlaveConfigSynchro>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <MX_TIM1_Init1+0x10c>
  	{
  		Error_Handler();
 8002e18:	f7ff fe30 	bl	8002a7c <Error_Handler>
  	}
  	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002e1c:	2320      	movs	r3, #32
 8002e1e:	613b      	str	r3, [r7, #16]
  	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]
  	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61bb      	str	r3, [r7, #24]
  	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e28:	f107 0310 	add.w	r3, r7, #16
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4809      	ldr	r0, [pc, #36]	; (8002e54 <MX_TIM1_Init1+0x144>)
 8002e30:	f004 f8e6 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_TIM1_Init1+0x12e>
  	{
  		Error_Handler();
 8002e3a:	f7ff fe1f 	bl	8002a7c <Error_Handler>
  	}
}
 8002e3e:	bf00      	nop
 8002e40:	374c      	adds	r7, #76	; 0x4c
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd90      	pop	{r4, r7, pc}
 8002e46:	bf00      	nop
 8002e48:	0800e4a8 	.word	0x0800e4a8
 8002e4c:	0800e4ac 	.word	0x0800e4ac
 8002e50:	0800e4b0 	.word	0x0800e4b0
 8002e54:	2001869c 	.word	0x2001869c
 8002e58:	40010000 	.word	0x40010000

08002e5c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b088      	sub	sp, #32
 8002e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e62:	f107 0310 	add.w	r3, r7, #16
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]
 8002e6a:	605a      	str	r2, [r3, #4]
 8002e6c:	609a      	str	r2, [r3, #8]
 8002e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e70:	1d3b      	adds	r3, r7, #4
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e7a:	4b20      	ldr	r3, [pc, #128]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e7c:	4a20      	ldr	r2, [pc, #128]	; (8002f00 <MX_TIM1_Init+0xa4>)
 8002e7e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9600;
 8002e80:	4b1e      	ldr	r3, [pc, #120]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e82:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e88:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8002e8e:	4b1b      	ldr	r3, [pc, #108]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e96:	4b19      	ldr	r3, [pc, #100]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e9c:	4b17      	ldr	r3, [pc, #92]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ea8:	4814      	ldr	r0, [pc, #80]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002eaa:	f002 fe0b 	bl	8005ac4 <HAL_TIM_Base_Init>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002eb4:	f7ff fde2 	bl	8002a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ebc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ebe:	f107 0310 	add.w	r3, r7, #16
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	480d      	ldr	r0, [pc, #52]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002ec6:	f003 fb0b 	bl	80064e0 <HAL_TIM_ConfigClockSource>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002ed0:	f7ff fdd4 	bl	8002a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002ed4:	2320      	movs	r3, #32
 8002ed6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ee0:	1d3b      	adds	r3, r7, #4
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4805      	ldr	r0, [pc, #20]	; (8002efc <MX_TIM1_Init+0xa0>)
 8002ee6:	f004 f88b 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002ef0:	f7ff fdc4 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002ef4:	bf00      	nop
 8002ef6:	3720      	adds	r7, #32
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	2001869c 	.word	0x2001869c
 8002f00:	40010000 	.word	0x40010000

08002f04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08e      	sub	sp, #56	; 0x38
 8002f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f18:	f107 031c 	add.w	r3, r7, #28
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f24:	463b      	mov	r3, r7
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
 8002f30:	611a      	str	r2, [r3, #16]
 8002f32:	615a      	str	r2, [r3, #20]
 8002f34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f36:	4b2d      	ldr	r3, [pc, #180]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f3c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8002f3e:	4b2b      	ldr	r3, [pc, #172]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f40:	225f      	movs	r2, #95	; 0x5f
 8002f42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f44:	4b29      	ldr	r3, [pc, #164]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002f4a:	4b28      	ldr	r3, [pc, #160]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f4c:	2263      	movs	r2, #99	; 0x63
 8002f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f50:	4b26      	ldr	r3, [pc, #152]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f56:	4b25      	ldr	r3, [pc, #148]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f58:	2280      	movs	r2, #128	; 0x80
 8002f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f5c:	4823      	ldr	r0, [pc, #140]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f5e:	f002 fdb1 	bl	8005ac4 <HAL_TIM_Base_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002f68:	f7ff fd88 	bl	8002a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f76:	4619      	mov	r1, r3
 8002f78:	481c      	ldr	r0, [pc, #112]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f7a:	f003 fab1 	bl	80064e0 <HAL_TIM_ConfigClockSource>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002f84:	f7ff fd7a 	bl	8002a7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f88:	4818      	ldr	r0, [pc, #96]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002f8a:	f002 fe9a 	bl	8005cc2 <HAL_TIM_PWM_Init>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002f94:	f7ff fd72 	bl	8002a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fa0:	f107 031c 	add.w	r3, r7, #28
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4811      	ldr	r0, [pc, #68]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002fa8:	f004 f82a 	bl	8007000 <HAL_TIMEx_MasterConfigSynchronization>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002fb2:	f7ff fd63 	bl	8002a7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fb6:	2360      	movs	r3, #96	; 0x60
 8002fb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	220c      	movs	r2, #12
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4807      	ldr	r0, [pc, #28]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002fce:	f003 f973 	bl	80062b8 <HAL_TIM_PWM_ConfigChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002fd8:	f7ff fd50 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002fdc:	4803      	ldr	r0, [pc, #12]	; (8002fec <MX_TIM2_Init+0xe8>)
 8002fde:	f000 f83f 	bl	8003060 <HAL_TIM_MspPostInit>

}
 8002fe2:	bf00      	nop
 8002fe4:	3738      	adds	r7, #56	; 0x38
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	200186e8 	.word	0x200186e8

08002ff0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a16      	ldr	r2, [pc, #88]	; (8003058 <HAL_TIM_Base_MspInit+0x68>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d114      	bne.n	800302c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003002:	4b16      	ldr	r3, [pc, #88]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 8003004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003006:	4a15      	ldr	r2, [pc, #84]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	6453      	str	r3, [r2, #68]	; 0x44
 800300e:	4b13      	ldr	r3, [pc, #76]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800301a:	2200      	movs	r2, #0
 800301c:	2100      	movs	r1, #0
 800301e:	2019      	movs	r0, #25
 8003020:	f001 f87f 	bl	8004122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003024:	2019      	movs	r0, #25
 8003026:	f001 f898 	bl	800415a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800302a:	e010      	b.n	800304e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003034:	d10b      	bne.n	800304e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003036:	4b09      	ldr	r3, [pc, #36]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	4a08      	ldr	r2, [pc, #32]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6413      	str	r3, [r2, #64]	; 0x40
 8003042:	4b06      	ldr	r3, [pc, #24]	; (800305c <HAL_TIM_Base_MspInit+0x6c>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40010000 	.word	0x40010000
 800305c:	40023800 	.word	0x40023800

08003060 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b088      	sub	sp, #32
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003068:	f107 030c 	add.w	r3, r7, #12
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	605a      	str	r2, [r3, #4]
 8003072:	609a      	str	r2, [r3, #8]
 8003074:	60da      	str	r2, [r3, #12]
 8003076:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003080:	d11c      	bne.n	80030bc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_TIM_MspPostInit+0x64>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	4a0f      	ldr	r2, [pc, #60]	; (80030c4 <HAL_TIM_MspPostInit+0x64>)
 8003088:	f043 0302 	orr.w	r3, r3, #2
 800308c:	6313      	str	r3, [r2, #48]	; 0x30
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <HAL_TIM_MspPostInit+0x64>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 800309a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800309e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a0:	2302      	movs	r3, #2
 80030a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a8:	2300      	movs	r3, #0
 80030aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030ac:	2301      	movs	r3, #1
 80030ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 80030b0:	f107 030c 	add.w	r3, r7, #12
 80030b4:	4619      	mov	r1, r3
 80030b6:	4804      	ldr	r0, [pc, #16]	; (80030c8 <HAL_TIM_MspPostInit+0x68>)
 80030b8:	f001 f9e4 	bl	8004484 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80030bc:	bf00      	nop
 80030be:	3720      	adds	r7, #32
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40020400 	.word	0x40020400

080030cc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  flagCPP = false;
 80030d0:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <MX_USART3_UART_Init+0x74>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	701a      	strb	r2, [r3, #0]
  flagCPE = false;
 80030d6:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <MX_USART3_UART_Init+0x78>)
 80030d8:	2200      	movs	r2, #0
 80030da:	701a      	strb	r2, [r3, #0]
  UART_RX_index = 0;
 80030dc:	4b1a      	ldr	r3, [pc, #104]	; (8003148 <MX_USART3_UART_Init+0x7c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
  UART_TX_index = 0;
 80030e2:	4b1a      	ldr	r3, [pc, #104]	; (800314c <MX_USART3_UART_Init+0x80>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
  UART_TX_buffer[0] = '\r';
 80030e8:	4b19      	ldr	r3, [pc, #100]	; (8003150 <MX_USART3_UART_Init+0x84>)
 80030ea:	220d      	movs	r2, #13
 80030ec:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80030ee:	4b19      	ldr	r3, [pc, #100]	; (8003154 <MX_USART3_UART_Init+0x88>)
 80030f0:	4a19      	ldr	r2, [pc, #100]	; (8003158 <MX_USART3_UART_Init+0x8c>)
 80030f2:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1750000;
 80030f4:	4b17      	ldr	r3, [pc, #92]	; (8003154 <MX_USART3_UART_Init+0x88>)
 80030f6:	4a19      	ldr	r2, [pc, #100]	; (800315c <MX_USART3_UART_Init+0x90>)
 80030f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030fa:	4b16      	ldr	r3, [pc, #88]	; (8003154 <MX_USART3_UART_Init+0x88>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003100:	4b14      	ldr	r3, [pc, #80]	; (8003154 <MX_USART3_UART_Init+0x88>)
 8003102:	2200      	movs	r2, #0
 8003104:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003106:	4b13      	ldr	r3, [pc, #76]	; (8003154 <MX_USART3_UART_Init+0x88>)
 8003108:	2200      	movs	r2, #0
 800310a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800310c:	4b11      	ldr	r3, [pc, #68]	; (8003154 <MX_USART3_UART_Init+0x88>)
 800310e:	220c      	movs	r2, #12
 8003110:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003112:	4b10      	ldr	r3, [pc, #64]	; (8003154 <MX_USART3_UART_Init+0x88>)
 8003114:	2200      	movs	r2, #0
 8003116:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003118:	4b0e      	ldr	r3, [pc, #56]	; (8003154 <MX_USART3_UART_Init+0x88>)
 800311a:	2200      	movs	r2, #0
 800311c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800311e:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <MX_USART3_UART_Init+0x88>)
 8003120:	2200      	movs	r2, #0
 8003122:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003124:	4b0b      	ldr	r3, [pc, #44]	; (8003154 <MX_USART3_UART_Init+0x88>)
 8003126:	2200      	movs	r2, #0
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800312a:	480a      	ldr	r0, [pc, #40]	; (8003154 <MX_USART3_UART_Init+0x88>)
 800312c:	f004 f814 	bl	8007158 <HAL_UART_Init>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 8003136:	f7ff fca1 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2001047c 	.word	0x2001047c
 8003144:	20014680 	.word	0x20014680
 8003148:	20010478 	.word	0x20010478
 800314c:	20014684 	.word	0x20014684
 8003150:	20010480 	.word	0x20010480
 8003154:	20018734 	.word	0x20018734
 8003158:	40004800 	.word	0x40004800
 800315c:	001ab3f0 	.word	0x001ab3f0

08003160 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b0ae      	sub	sp, #184	; 0xb8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
 8003176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	2290      	movs	r2, #144	; 0x90
 800317e:	2100      	movs	r1, #0
 8003180:	4618      	mov	r0, r3
 8003182:	f005 fbb3 	bl	80088ec <memset>
  if(uartHandle->Instance==USART3)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a26      	ldr	r2, [pc, #152]	; (8003224 <HAL_UART_MspInit+0xc4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d144      	bne.n	800321a <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003190:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003194:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003196:	2300      	movs	r3, #0
 8003198:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800319a:	f107 0314 	add.w	r3, r7, #20
 800319e:	4618      	mov	r0, r3
 80031a0:	f002 f868 	bl	8005274 <HAL_RCCEx_PeriphCLKConfig>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80031aa:	f7ff fc67 	bl	8002a7c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80031ae:	4b1e      	ldr	r3, [pc, #120]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	4a1d      	ldr	r2, [pc, #116]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031b8:	6413      	str	r3, [r2, #64]	; 0x40
 80031ba:	4b1b      	ldr	r3, [pc, #108]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031c2:	613b      	str	r3, [r7, #16]
 80031c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031c6:	4b18      	ldr	r3, [pc, #96]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ca:	4a17      	ldr	r2, [pc, #92]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031cc:	f043 0308 	orr.w	r3, r3, #8
 80031d0:	6313      	str	r3, [r2, #48]	; 0x30
 80031d2:	4b15      	ldr	r3, [pc, #84]	; (8003228 <HAL_UART_MspInit+0xc8>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	f003 0308 	and.w	r3, r3, #8
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80031de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e6:	2302      	movs	r3, #2
 80031e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ec:	2300      	movs	r3, #0
 80031ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031f2:	2303      	movs	r3, #3
 80031f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031f8:	2307      	movs	r3, #7
 80031fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031fe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003202:	4619      	mov	r1, r3
 8003204:	4809      	ldr	r0, [pc, #36]	; (800322c <HAL_UART_MspInit+0xcc>)
 8003206:	f001 f93d 	bl	8004484 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800320a:	2200      	movs	r2, #0
 800320c:	2101      	movs	r1, #1
 800320e:	2027      	movs	r0, #39	; 0x27
 8003210:	f000 ff87 	bl	8004122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003214:	2027      	movs	r0, #39	; 0x27
 8003216:	f000 ffa0 	bl	800415a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800321a:	bf00      	nop
 800321c:	37b8      	adds	r7, #184	; 0xb8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	40004800 	.word	0x40004800
 8003228:	40023800 	.word	0x40023800
 800322c:	40020c00 	.word	0x40020c00

08003230 <has_message_from_UART>:
}

/* USER CODE BEGIN 1 */

bool has_message_from_UART()
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
	return flagCPP;
 8003234:	4b03      	ldr	r3, [pc, #12]	; (8003244 <has_message_from_UART+0x14>)
 8003236:	781b      	ldrb	r3, [r3, #0]
}
 8003238:	4618      	mov	r0, r3
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	2001047c 	.word	0x2001047c

08003248 <is_transmitting_to_UART>:

bool is_transmitting_to_UART()
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
	return flagCPE;
 800324c:	4b03      	ldr	r3, [pc, #12]	; (800325c <is_transmitting_to_UART+0x14>)
 800324e:	781b      	ldrb	r3, [r3, #0]
}
 8003250:	4618      	mov	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	20014680 	.word	0x20014680

08003260 <reset_UART>:

void reset_UART()
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
	memset(UART_RX_buffer, 0, BUFFER_SIZE);
 8003264:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003268:	2100      	movs	r1, #0
 800326a:	4806      	ldr	r0, [pc, #24]	; (8003284 <reset_UART+0x24>)
 800326c:	f005 fb3e 	bl	80088ec <memset>

	HAL_UART_Receive_IT(&huart3, UART_RX_buffer, 1);
 8003270:	2201      	movs	r2, #1
 8003272:	4904      	ldr	r1, [pc, #16]	; (8003284 <reset_UART+0x24>)
 8003274:	4804      	ldr	r0, [pc, #16]	; (8003288 <reset_UART+0x28>)
 8003276:	f004 f82b 	bl	80072d0 <HAL_UART_Receive_IT>
	flagCPP = false;
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <reset_UART+0x2c>)
 800327c:	2200      	movs	r2, #0
 800327e:	701a      	strb	r2, [r3, #0]
}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20000328 	.word	0x20000328
 8003288:	20018734 	.word	0x20018734
 800328c:	2001047c 	.word	0x2001047c

08003290 <send_UART>:

void send_UART(const char* msg_to_send)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	strncpy((char*) UART_TX_buffer, msg_to_send, BUFFER_SIZE);
 8003298:	f44f 7280 	mov.w	r2, #256	; 0x100
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	480d      	ldr	r0, [pc, #52]	; (80032d4 <send_UART+0x44>)
 80032a0:	f006 fa25 	bl	80096ee <strncpy>
	strcat((char*) UART_TX_buffer, "\r");
 80032a4:	480b      	ldr	r0, [pc, #44]	; (80032d4 <send_UART+0x44>)
 80032a6:	f7fc ffd5 	bl	8000254 <strlen>
 80032aa:	4603      	mov	r3, r0
 80032ac:	461a      	mov	r2, r3
 80032ae:	4b09      	ldr	r3, [pc, #36]	; (80032d4 <send_UART+0x44>)
 80032b0:	4413      	add	r3, r2
 80032b2:	4909      	ldr	r1, [pc, #36]	; (80032d8 <send_UART+0x48>)
 80032b4:	461a      	mov	r2, r3
 80032b6:	460b      	mov	r3, r1
 80032b8:	881b      	ldrh	r3, [r3, #0]
 80032ba:	8013      	strh	r3, [r2, #0]

	flagCPE = true;
 80032bc:	4b07      	ldr	r3, [pc, #28]	; (80032dc <send_UART+0x4c>)
 80032be:	2201      	movs	r2, #1
 80032c0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(&huart3, UART_TX_buffer, 1);
 80032c2:	2201      	movs	r2, #1
 80032c4:	4903      	ldr	r1, [pc, #12]	; (80032d4 <send_UART+0x44>)
 80032c6:	4806      	ldr	r0, [pc, #24]	; (80032e0 <send_UART+0x50>)
 80032c8:	f003 ff94 	bl	80071f4 <HAL_UART_Transmit_IT>
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	20010480 	.word	0x20010480
 80032d8:	0800e4b4 	.word	0x0800e4b4
 80032dc:	20014680 	.word	0x20014680
 80032e0:	20018734 	.word	0x20018734

080032e4 <read_UART>:

void read_UART(char* msg_to_read)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
	strncpy((char*) msg_to_read, (char*) UART_RX_buffer, BUFFER_SIZE);
 80032ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032f0:	4903      	ldr	r1, [pc, #12]	; (8003300 <read_UART+0x1c>)
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f006 f9fb 	bl	80096ee <strncpy>
}
 80032f8:	bf00      	nop
 80032fa:	3708      	adds	r7, #8
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20000328 	.word	0x20000328

08003304 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
	if(flagCPP)
 800330c:	4b2e      	ldr	r3, [pc, #184]	; (80033c8 <HAL_UART_RxCpltCallback+0xc4>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d154      	bne.n	80033be <HAL_UART_RxCpltCallback+0xba>
		return;

	if(UART_RX_buffer[UART_RX_index] == '\r' || UART_RX_buffer[UART_RX_index] == '\\' || UART_RX_buffer[UART_RX_index] == '/')
 8003314:	4b2d      	ldr	r3, [pc, #180]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a2d      	ldr	r2, [pc, #180]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 800331a:	5cd3      	ldrb	r3, [r2, r3]
 800331c:	2b0d      	cmp	r3, #13
 800331e:	d00b      	beq.n	8003338 <HAL_UART_RxCpltCallback+0x34>
 8003320:	4b2a      	ldr	r3, [pc, #168]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a2a      	ldr	r2, [pc, #168]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 8003326:	5cd3      	ldrb	r3, [r2, r3]
 8003328:	2b5c      	cmp	r3, #92	; 0x5c
 800332a:	d005      	beq.n	8003338 <HAL_UART_RxCpltCallback+0x34>
 800332c:	4b27      	ldr	r3, [pc, #156]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a27      	ldr	r2, [pc, #156]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 8003332:	5cd3      	ldrb	r3, [r2, r3]
 8003334:	2b2f      	cmp	r3, #47	; 0x2f
 8003336:	d106      	bne.n	8003346 <HAL_UART_RxCpltCallback+0x42>
	{
		UART_RX_index = 0;
 8003338:	4b24      	ldr	r3, [pc, #144]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 800333a:	2200      	movs	r2, #0
 800333c:	601a      	str	r2, [r3, #0]
		flagCPP = true;
 800333e:	4b22      	ldr	r3, [pc, #136]	; (80033c8 <HAL_UART_RxCpltCallback+0xc4>)
 8003340:	2201      	movs	r2, #1
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e03c      	b.n	80033c0 <HAL_UART_RxCpltCallback+0xbc>
	}
	else
	{
		if(UART_RX_buffer[UART_RX_index] == 0x08) //	BACKSPACE
 8003346:	4b21      	ldr	r3, [pc, #132]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a21      	ldr	r2, [pc, #132]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 800334c:	5cd3      	ldrb	r3, [r2, r3]
 800334e:	2b08      	cmp	r3, #8
 8003350:	d10f      	bne.n	8003372 <HAL_UART_RxCpltCallback+0x6e>
		{
			if(UART_RX_index == 0)
 8003352:	4b1e      	ldr	r3, [pc, #120]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d105      	bne.n	8003366 <HAL_UART_RxCpltCallback+0x62>
				UART_RX_index--;
 800335a:	4b1c      	ldr	r3, [pc, #112]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	3b01      	subs	r3, #1
 8003360:	4a1a      	ldr	r2, [pc, #104]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003362:	6013      	str	r3, [r2, #0]
 8003364:	e01c      	b.n	80033a0 <HAL_UART_RxCpltCallback+0x9c>
			else
				UART_RX_index -= 2;
 8003366:	4b19      	ldr	r3, [pc, #100]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	3b02      	subs	r3, #2
 800336c:	4a17      	ldr	r2, [pc, #92]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 800336e:	6013      	str	r3, [r2, #0]
 8003370:	e016      	b.n	80033a0 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == 0x1B) //	ESCAPE
 8003372:	4b16      	ldr	r3, [pc, #88]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a16      	ldr	r2, [pc, #88]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 8003378:	5cd3      	ldrb	r3, [r2, r3]
 800337a:	2b1b      	cmp	r3, #27
 800337c:	d104      	bne.n	8003388 <HAL_UART_RxCpltCallback+0x84>
		{
			UART_RX_index = -1;
 800337e:	4b13      	ldr	r3, [pc, #76]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003380:	f04f 32ff 	mov.w	r2, #4294967295
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	e00b      	b.n	80033a0 <HAL_UART_RxCpltCallback+0x9c>
		}
		else if(UART_RX_buffer[UART_RX_index] == '$') //		$
 8003388:	4b10      	ldr	r3, [pc, #64]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a10      	ldr	r2, [pc, #64]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 800338e:	5cd3      	ldrb	r3, [r2, r3]
 8003390:	2b24      	cmp	r3, #36	; 0x24
 8003392:	d105      	bne.n	80033a0 <HAL_UART_RxCpltCallback+0x9c>
		{
			UART_RX_index = 0;
 8003394:	4b0d      	ldr	r3, [pc, #52]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
			UART_RX_buffer[0] = '$';
 800339a:	4b0d      	ldr	r3, [pc, #52]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 800339c:	2224      	movs	r2, #36	; 0x24
 800339e:	701a      	strb	r2, [r3, #0]
		}



		HAL_UART_Receive_IT(&huart3, &UART_RX_buffer[++UART_RX_index], 1);
 80033a0:	4b0a      	ldr	r3, [pc, #40]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	3301      	adds	r3, #1
 80033a6:	4a09      	ldr	r2, [pc, #36]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 80033a8:	6013      	str	r3, [r2, #0]
 80033aa:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_UART_RxCpltCallback+0xc8>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a08      	ldr	r2, [pc, #32]	; (80033d0 <HAL_UART_RxCpltCallback+0xcc>)
 80033b0:	4413      	add	r3, r2
 80033b2:	2201      	movs	r2, #1
 80033b4:	4619      	mov	r1, r3
 80033b6:	4807      	ldr	r0, [pc, #28]	; (80033d4 <HAL_UART_RxCpltCallback+0xd0>)
 80033b8:	f003 ff8a 	bl	80072d0 <HAL_UART_Receive_IT>
 80033bc:	e000      	b.n	80033c0 <HAL_UART_RxCpltCallback+0xbc>
		return;
 80033be:	bf00      	nop
	}
}
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	2001047c 	.word	0x2001047c
 80033cc:	20010478 	.word	0x20010478
 80033d0:	20000328 	.word	0x20000328
 80033d4:	20018734 	.word	0x20018734

080033d8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
	if(!flagCPE)
 80033e0:	4b16      	ldr	r3, [pc, #88]	; (800343c <HAL_UART_TxCpltCallback+0x64>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	f083 0301 	eor.w	r3, r3, #1
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d122      	bne.n	8003434 <HAL_UART_TxCpltCallback+0x5c>
		return;

	if(UART_TX_buffer[UART_TX_index] == '\r' && UART_TX_buffer[UART_TX_index-1] != '\n')
 80033ee:	4b14      	ldr	r3, [pc, #80]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a14      	ldr	r2, [pc, #80]	; (8003444 <HAL_UART_TxCpltCallback+0x6c>)
 80033f4:	5cd3      	ldrb	r3, [r2, r3]
 80033f6:	2b0d      	cmp	r3, #13
 80033f8:	d10d      	bne.n	8003416 <HAL_UART_TxCpltCallback+0x3e>
 80033fa:	4b11      	ldr	r3, [pc, #68]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	3b01      	subs	r3, #1
 8003400:	4a10      	ldr	r2, [pc, #64]	; (8003444 <HAL_UART_TxCpltCallback+0x6c>)
 8003402:	5cd3      	ldrb	r3, [r2, r3]
 8003404:	2b0a      	cmp	r3, #10
 8003406:	d006      	beq.n	8003416 <HAL_UART_TxCpltCallback+0x3e>
	{
		UART_TX_index = 0;
 8003408:	4b0d      	ldr	r3, [pc, #52]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]
		flagCPE = false;
 800340e:	4b0b      	ldr	r3, [pc, #44]	; (800343c <HAL_UART_TxCpltCallback+0x64>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
 8003414:	e00f      	b.n	8003436 <HAL_UART_TxCpltCallback+0x5e>
	}
	else
		HAL_UART_Transmit_IT(&huart3, (uint8_t*) &UART_TX_buffer[++UART_TX_index], 1);
 8003416:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	3301      	adds	r3, #1
 800341c:	4a08      	ldr	r2, [pc, #32]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	4b07      	ldr	r3, [pc, #28]	; (8003440 <HAL_UART_TxCpltCallback+0x68>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <HAL_UART_TxCpltCallback+0x6c>)
 8003426:	4413      	add	r3, r2
 8003428:	2201      	movs	r2, #1
 800342a:	4619      	mov	r1, r3
 800342c:	4806      	ldr	r0, [pc, #24]	; (8003448 <HAL_UART_TxCpltCallback+0x70>)
 800342e:	f003 fee1 	bl	80071f4 <HAL_UART_Transmit_IT>
 8003432:	e000      	b.n	8003436 <HAL_UART_TxCpltCallback+0x5e>
		return;
 8003434:	bf00      	nop
}
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	20014680 	.word	0x20014680
 8003440:	20014684 	.word	0x20014684
 8003444:	20010480 	.word	0x20010480
 8003448:	20018734 	.word	0x20018734

0800344c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800344c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003484 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003450:	480d      	ldr	r0, [pc, #52]	; (8003488 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003452:	490e      	ldr	r1, [pc, #56]	; (800348c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003454:	4a0e      	ldr	r2, [pc, #56]	; (8003490 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003458:	e002      	b.n	8003460 <LoopCopyDataInit>

0800345a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800345a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800345c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800345e:	3304      	adds	r3, #4

08003460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003464:	d3f9      	bcc.n	800345a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003466:	4a0b      	ldr	r2, [pc, #44]	; (8003494 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003468:	4c0b      	ldr	r4, [pc, #44]	; (8003498 <LoopFillZerobss+0x26>)
  movs r3, #0
 800346a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800346c:	e001      	b.n	8003472 <LoopFillZerobss>

0800346e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800346e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003470:	3204      	adds	r2, #4

08003472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003474:	d3fb      	bcc.n	800346e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003476:	f7ff fc39 	bl	8002cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800347a:	f005 fa13 	bl	80088a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800347e:	f7ff fa45 	bl	800290c <main>
  bx  lr    
 8003482:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003484:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800348c:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 8003490:	0800e9b4 	.word	0x0800e9b4
  ldr r2, =_sbss
 8003494:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 8003498:	200187cc 	.word	0x200187cc

0800349c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800349c:	e7fe      	b.n	800349c <CAN1_RX0_IRQHandler>

0800349e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034a2:	2003      	movs	r0, #3
 80034a4:	f000 fe32 	bl	800410c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034a8:	2000      	movs	r0, #0
 80034aa:	f000 f805 	bl	80034b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034ae:	f7ff faeb 	bl	8002a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034c0:	4b12      	ldr	r3, [pc, #72]	; (800350c <HAL_InitTick+0x54>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b12      	ldr	r3, [pc, #72]	; (8003510 <HAL_InitTick+0x58>)
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	4619      	mov	r1, r3
 80034ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80034d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 fe4d 	bl	8004176 <HAL_SYSTICK_Config>
 80034dc:	4603      	mov	r3, r0
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e00e      	b.n	8003504 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b0f      	cmp	r3, #15
 80034ea:	d80a      	bhi.n	8003502 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034ec:	2200      	movs	r2, #0
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	f04f 30ff 	mov.w	r0, #4294967295
 80034f4:	f000 fe15 	bl	8004122 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034f8:	4a06      	ldr	r2, [pc, #24]	; (8003514 <HAL_InitTick+0x5c>)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
 8003500:	e000      	b.n	8003504 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
}
 8003504:	4618      	mov	r0, r3
 8003506:	3708      	adds	r7, #8
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	20000108 	.word	0x20000108
 8003510:	20000110 	.word	0x20000110
 8003514:	2000010c 	.word	0x2000010c

08003518 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800351c:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_IncTick+0x20>)
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	461a      	mov	r2, r3
 8003522:	4b06      	ldr	r3, [pc, #24]	; (800353c <HAL_IncTick+0x24>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4413      	add	r3, r2
 8003528:	4a04      	ldr	r2, [pc, #16]	; (800353c <HAL_IncTick+0x24>)
 800352a:	6013      	str	r3, [r2, #0]
}
 800352c:	bf00      	nop
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	20000110 	.word	0x20000110
 800353c:	200187b8 	.word	0x200187b8

08003540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return uwTick;
 8003544:	4b03      	ldr	r3, [pc, #12]	; (8003554 <HAL_GetTick+0x14>)
 8003546:	681b      	ldr	r3, [r3, #0]
}
 8003548:	4618      	mov	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	200187b8 	.word	0x200187b8

08003558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003560:	f7ff ffee 	bl	8003540 <HAL_GetTick>
 8003564:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003570:	d005      	beq.n	800357e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003572:	4b0a      	ldr	r3, [pc, #40]	; (800359c <HAL_Delay+0x44>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	461a      	mov	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4413      	add	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800357e:	bf00      	nop
 8003580:	f7ff ffde 	bl	8003540 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	429a      	cmp	r2, r3
 800358e:	d8f7      	bhi.n	8003580 <HAL_Delay+0x28>
  {
  }
}
 8003590:	bf00      	nop
 8003592:	bf00      	nop
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	20000110 	.word	0x20000110

080035a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e031      	b.n	800361a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d109      	bne.n	80035d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fd facc 	bl	8000b5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d116      	bne.n	800360c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <HAL_ADC_Init+0x84>)
 80035e4:	4013      	ands	r3, r2
 80035e6:	f043 0202 	orr.w	r2, r3, #2
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fbb8 	bl	8003d64 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fe:	f023 0303 	bic.w	r3, r3, #3
 8003602:	f043 0201 	orr.w	r2, r3, #1
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	641a      	str	r2, [r3, #64]	; 0x40
 800360a:	e001      	b.n	8003610 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003618:	7bfb      	ldrb	r3, [r7, #15]
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	ffffeefd 	.word	0xffffeefd

08003628 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_ADC_Start_IT+0x1a>
 800363e:	2302      	movs	r3, #2
 8003640:	e0b5      	b.n	80037ae <HAL_ADC_Start_IT+0x186>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	d018      	beq.n	800368a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689a      	ldr	r2, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0201 	orr.w	r2, r2, #1
 8003666:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003668:	4b54      	ldr	r3, [pc, #336]	; (80037bc <HAL_ADC_Start_IT+0x194>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a54      	ldr	r2, [pc, #336]	; (80037c0 <HAL_ADC_Start_IT+0x198>)
 800366e:	fba2 2303 	umull	r2, r3, r2, r3
 8003672:	0c9a      	lsrs	r2, r3, #18
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800367c:	e002      	b.n	8003684 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	3b01      	subs	r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1f9      	bne.n	800367e <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b01      	cmp	r3, #1
 8003696:	d17d      	bne.n	8003794 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800369c:	4b49      	ldr	r3, [pc, #292]	; (80037c4 <HAL_ADC_Start_IT+0x19c>)
 800369e:	4013      	ands	r3, r2
 80036a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d2:	d106      	bne.n	80036e2 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d8:	f023 0206 	bic.w	r2, r3, #6
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	645a      	str	r2, [r3, #68]	; 0x44
 80036e0:	e002      	b.n	80036e8 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036f8:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4b30      	ldr	r3, [pc, #192]	; (80037c8 <HAL_ADC_Start_IT+0x1a0>)
 8003706:	430b      	orrs	r3, r1
 8003708:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800370a:	4b30      	ldr	r3, [pc, #192]	; (80037cc <HAL_ADC_Start_IT+0x1a4>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 031f 	and.w	r3, r3, #31
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10f      	bne.n	8003736 <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d143      	bne.n	80037ac <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003732:	609a      	str	r2, [r3, #8]
 8003734:	e03a      	b.n	80037ac <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a25      	ldr	r2, [pc, #148]	; (80037d0 <HAL_ADC_Start_IT+0x1a8>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d10e      	bne.n	800375e <HAL_ADC_Start_IT+0x136>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d107      	bne.n	800375e <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800375c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800375e:	4b1b      	ldr	r3, [pc, #108]	; (80037cc <HAL_ADC_Start_IT+0x1a4>)
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0310 	and.w	r3, r3, #16
 8003766:	2b00      	cmp	r3, #0
 8003768:	d120      	bne.n	80037ac <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a19      	ldr	r2, [pc, #100]	; (80037d4 <HAL_ADC_Start_IT+0x1ac>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d11b      	bne.n	80037ac <HAL_ADC_Start_IT+0x184>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d114      	bne.n	80037ac <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	689a      	ldr	r2, [r3, #8]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003790:	609a      	str	r2, [r3, #8]
 8003792:	e00b      	b.n	80037ac <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	f043 0210 	orr.w	r2, r3, #16
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	20000108 	.word	0x20000108
 80037c0:	431bde83 	.word	0x431bde83
 80037c4:	fffff8fe 	.word	0xfffff8fe
 80037c8:	04000020 	.word	0x04000020
 80037cc:	40012300 	.word	0x40012300
 80037d0:	40012000 	.word	0x40012000
 80037d4:	40012200 	.word	0x40012200

080037d8 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_ADC_Stop_IT+0x16>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e027      	b.n	800383e <HAL_ADC_Stop_IT+0x66>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 0201 	bic.w	r2, r2, #1
 8003804:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10f      	bne.n	8003834 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6859      	ldr	r1, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	4b0b      	ldr	r3, [pc, #44]	; (800384c <HAL_ADC_Stop_IT+0x74>)
 8003820:	400b      	ands	r3, r1
 8003822:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003828:	4b09      	ldr	r3, [pc, #36]	; (8003850 <HAL_ADC_Stop_IT+0x78>)
 800382a:	4013      	ands	r3, r2
 800382c:	f043 0201 	orr.w	r2, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	fbffffdf 	.word	0xfbffffdf
 8003850:	ffffeefe 	.word	0xffffeefe

08003854 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800385c:	2300      	movs	r3, #0
 800385e:	617b      	str	r3, [r7, #20]
 8003860:	2300      	movs	r3, #0
 8003862:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d049      	beq.n	800391e <HAL_ADC_IRQHandler+0xca>
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d046      	beq.n	800391e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003894:	f003 0310 	and.w	r3, r3, #16
 8003898:	2b00      	cmp	r3, #0
 800389a:	d105      	bne.n	80038a8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d12b      	bne.n	800390e <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d127      	bne.n	800390e <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d006      	beq.n	80038da <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d119      	bne.n	800390e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0220 	bic.w	r2, r2, #32
 80038e8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f043 0201 	orr.w	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7fd f9fe 	bl	8000d10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f06f 0212 	mvn.w	r2, #18
 800391c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800392c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d057      	beq.n	80039e4 <HAL_ADC_IRQHandler+0x190>
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d054      	beq.n	80039e4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b00      	cmp	r3, #0
 8003944:	d105      	bne.n	8003952 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d139      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003966:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800396a:	2b00      	cmp	r3, #0
 800396c:	d006      	beq.n	800397c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003978:	2b00      	cmp	r3, #0
 800397a:	d12b      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003986:	2b00      	cmp	r3, #0
 8003988:	d124      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003994:	2b00      	cmp	r3, #0
 8003996:	d11d      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800399c:	2b00      	cmp	r3, #0
 800399e:	d119      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039ae:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 fabf 	bl	8003f58 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f06f 020c 	mvn.w	r2, #12
 80039e2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d017      	beq.n	8003a2a <HAL_ADC_IRQHandler+0x1d6>
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d014      	beq.n	8003a2a <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d10d      	bne.n	8003a2a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f000 f837 	bl	8003a8e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f06f 0201 	mvn.w	r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f003 0320 	and.w	r3, r3, #32
 8003a30:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a38:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d015      	beq.n	8003a6c <HAL_ADC_IRQHandler+0x218>
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d012      	beq.n	8003a6c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4a:	f043 0202 	orr.w	r2, r3, #2
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f06f 0220 	mvn.w	r2, #32
 8003a5a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f820 	bl	8003aa2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f06f 0220 	mvn.w	r2, #32
 8003a6a:	601a      	str	r2, [r3, #0]
  }
}
 8003a6c:	bf00      	nop
 8003a6e:	3718      	adds	r7, #24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr

08003a8e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b083      	sub	sp, #12
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003aa2:	b480      	push	{r7}
 8003aa4:	b083      	sub	sp, #12
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_ADC_ConfigChannel+0x1c>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e136      	b.n	8003d42 <HAL_ADC_ConfigChannel+0x28a>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2b09      	cmp	r3, #9
 8003ae2:	d93a      	bls.n	8003b5a <HAL_ADC_ConfigChannel+0xa2>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003aec:	d035      	beq.n	8003b5a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68d9      	ldr	r1, [r3, #12]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	461a      	mov	r2, r3
 8003afc:	4613      	mov	r3, r2
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	4413      	add	r3, r2
 8003b02:	3b1e      	subs	r3, #30
 8003b04:	2207      	movs	r2, #7
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	43da      	mvns	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	400a      	ands	r2, r1
 8003b12:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a8d      	ldr	r2, [pc, #564]	; (8003d50 <HAL_ADC_ConfigChannel+0x298>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d10a      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68d9      	ldr	r1, [r3, #12]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	061a      	lsls	r2, r3, #24
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b32:	e035      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68d9      	ldr	r1, [r3, #12]
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	4618      	mov	r0, r3
 8003b46:	4603      	mov	r3, r0
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	4403      	add	r3, r0
 8003b4c:	3b1e      	subs	r3, #30
 8003b4e:	409a      	lsls	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b58:	e022      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6919      	ldr	r1, [r3, #16]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	4613      	mov	r3, r2
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	4413      	add	r3, r2
 8003b6e:	2207      	movs	r2, #7
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	43da      	mvns	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	400a      	ands	r2, r1
 8003b7c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6919      	ldr	r1, [r3, #16]
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	4618      	mov	r0, r3
 8003b90:	4603      	mov	r3, r0
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	4403      	add	r3, r0
 8003b96:	409a      	lsls	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b06      	cmp	r3, #6
 8003ba6:	d824      	bhi.n	8003bf2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3b05      	subs	r3, #5
 8003bba:	221f      	movs	r2, #31
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	400a      	ands	r2, r1
 8003bc8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4413      	add	r3, r2
 8003be2:	3b05      	subs	r3, #5
 8003be4:	fa00 f203 	lsl.w	r2, r0, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	635a      	str	r2, [r3, #52]	; 0x34
 8003bf0:	e04c      	b.n	8003c8c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	2b0c      	cmp	r3, #12
 8003bf8:	d824      	bhi.n	8003c44 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	3b23      	subs	r3, #35	; 0x23
 8003c0c:	221f      	movs	r2, #31
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	43da      	mvns	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	400a      	ands	r2, r1
 8003c1a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	4618      	mov	r0, r3
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	3b23      	subs	r3, #35	; 0x23
 8003c36:	fa00 f203 	lsl.w	r2, r0, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	631a      	str	r2, [r3, #48]	; 0x30
 8003c42:	e023      	b.n	8003c8c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685a      	ldr	r2, [r3, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	3b41      	subs	r3, #65	; 0x41
 8003c56:	221f      	movs	r2, #31
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	43da      	mvns	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	400a      	ands	r2, r1
 8003c64:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	4618      	mov	r0, r3
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	4413      	add	r3, r2
 8003c7e:	3b41      	subs	r3, #65	; 0x41
 8003c80:	fa00 f203 	lsl.w	r2, r0, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a30      	ldr	r2, [pc, #192]	; (8003d54 <HAL_ADC_ConfigChannel+0x29c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d10a      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x1f4>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c9e:	d105      	bne.n	8003cac <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003ca0:	4b2d      	ldr	r3, [pc, #180]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	4a2c      	ldr	r2, [pc, #176]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ca6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003caa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a28      	ldr	r2, [pc, #160]	; (8003d54 <HAL_ADC_ConfigChannel+0x29c>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d10f      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x21e>
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2b12      	cmp	r3, #18
 8003cbc:	d10b      	bne.n	8003cd6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003cbe:	4b26      	ldr	r3, [pc, #152]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4a25      	ldr	r2, [pc, #148]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cc4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003cc8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003cca:	4b23      	ldr	r3, [pc, #140]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	4a22      	ldr	r2, [pc, #136]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cd0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003cd4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a1e      	ldr	r2, [pc, #120]	; (8003d54 <HAL_ADC_ConfigChannel+0x29c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d12b      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x280>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a1a      	ldr	r2, [pc, #104]	; (8003d50 <HAL_ADC_ConfigChannel+0x298>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d003      	beq.n	8003cf2 <HAL_ADC_ConfigChannel+0x23a>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b11      	cmp	r3, #17
 8003cf0:	d122      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003cf2:	4b19      	ldr	r3, [pc, #100]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	4a18      	ldr	r2, [pc, #96]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cf8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003cfc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003cfe:	4b16      	ldr	r3, [pc, #88]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	4a15      	ldr	r2, [pc, #84]	; (8003d58 <HAL_ADC_ConfigChannel+0x2a0>)
 8003d04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d08:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a10      	ldr	r2, [pc, #64]	; (8003d50 <HAL_ADC_ConfigChannel+0x298>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d111      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003d14:	4b11      	ldr	r3, [pc, #68]	; (8003d5c <HAL_ADC_ConfigChannel+0x2a4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a11      	ldr	r2, [pc, #68]	; (8003d60 <HAL_ADC_ConfigChannel+0x2a8>)
 8003d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1e:	0c9a      	lsrs	r2, r3, #18
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003d2a:	e002      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1f9      	bne.n	8003d2c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3714      	adds	r7, #20
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	10000012 	.word	0x10000012
 8003d54:	40012000 	.word	0x40012000
 8003d58:	40012300 	.word	0x40012300
 8003d5c:	20000108 	.word	0x20000108
 8003d60:	431bde83 	.word	0x431bde83

08003d64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003d6c:	4b78      	ldr	r3, [pc, #480]	; (8003f50 <ADC_Init+0x1ec>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	4a77      	ldr	r2, [pc, #476]	; (8003f50 <ADC_Init+0x1ec>)
 8003d72:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003d76:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003d78:	4b75      	ldr	r3, [pc, #468]	; (8003f50 <ADC_Init+0x1ec>)
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	4973      	ldr	r1, [pc, #460]	; (8003f50 <ADC_Init+0x1ec>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6859      	ldr	r1, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	021a      	lsls	r2, r3, #8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003db8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	6859      	ldr	r1, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dda:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6899      	ldr	r1, [r3, #8]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df2:	4a58      	ldr	r2, [pc, #352]	; (8003f54 <ADC_Init+0x1f0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d022      	beq.n	8003e3e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689a      	ldr	r2, [r3, #8]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e06:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6899      	ldr	r1, [r3, #8]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689a      	ldr	r2, [r3, #8]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6899      	ldr	r1, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	430a      	orrs	r2, r1
 8003e3a:	609a      	str	r2, [r3, #8]
 8003e3c:	e00f      	b.n	8003e5e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e5c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689a      	ldr	r2, [r3, #8]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 0202 	bic.w	r2, r2, #2
 8003e6c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	6899      	ldr	r1, [r3, #8]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	005a      	lsls	r2, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d01b      	beq.n	8003ec4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e9a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003eaa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6859      	ldr	r1, [r3, #4]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	035a      	lsls	r2, r3, #13
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
 8003ec2:	e007      	b.n	8003ed4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ed2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003ee2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	051a      	lsls	r2, r3, #20
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6899      	ldr	r1, [r3, #8]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f16:	025a      	lsls	r2, r3, #9
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f2e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6899      	ldr	r1, [r3, #8]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	029a      	lsls	r2, r3, #10
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	609a      	str	r2, [r3, #8]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	40012300 	.word	0x40012300
 8003f54:	0f000001 	.word	0x0f000001

08003f58 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f7c:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <__NVIC_SetPriorityGrouping+0x40>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f88:	4013      	ands	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f94:	4b06      	ldr	r3, [pc, #24]	; (8003fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f9a:	4a04      	ldr	r2, [pc, #16]	; (8003fac <__NVIC_SetPriorityGrouping+0x40>)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	60d3      	str	r3, [r2, #12]
}
 8003fa0:	bf00      	nop
 8003fa2:	3714      	adds	r7, #20
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	e000ed00 	.word	0xe000ed00
 8003fb0:	05fa0000 	.word	0x05fa0000

08003fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <__NVIC_GetPriorityGrouping+0x18>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	0a1b      	lsrs	r3, r3, #8
 8003fbe:	f003 0307 	and.w	r3, r3, #7
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	e000ed00 	.word	0xe000ed00

08003fd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	db0b      	blt.n	8003ffa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	f003 021f 	and.w	r2, r3, #31
 8003fe8:	4907      	ldr	r1, [pc, #28]	; (8004008 <__NVIC_EnableIRQ+0x38>)
 8003fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fee:	095b      	lsrs	r3, r3, #5
 8003ff0:	2001      	movs	r0, #1
 8003ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	e000e100 	.word	0xe000e100

0800400c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	6039      	str	r1, [r7, #0]
 8004016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401c:	2b00      	cmp	r3, #0
 800401e:	db0a      	blt.n	8004036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	b2da      	uxtb	r2, r3
 8004024:	490c      	ldr	r1, [pc, #48]	; (8004058 <__NVIC_SetPriority+0x4c>)
 8004026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800402a:	0112      	lsls	r2, r2, #4
 800402c:	b2d2      	uxtb	r2, r2
 800402e:	440b      	add	r3, r1
 8004030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004034:	e00a      	b.n	800404c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	b2da      	uxtb	r2, r3
 800403a:	4908      	ldr	r1, [pc, #32]	; (800405c <__NVIC_SetPriority+0x50>)
 800403c:	79fb      	ldrb	r3, [r7, #7]
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	3b04      	subs	r3, #4
 8004044:	0112      	lsls	r2, r2, #4
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	440b      	add	r3, r1
 800404a:	761a      	strb	r2, [r3, #24]
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	e000e100 	.word	0xe000e100
 800405c:	e000ed00 	.word	0xe000ed00

08004060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004060:	b480      	push	{r7}
 8004062:	b089      	sub	sp, #36	; 0x24
 8004064:	af00      	add	r7, sp, #0
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	60b9      	str	r1, [r7, #8]
 800406a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004074:	69fb      	ldr	r3, [r7, #28]
 8004076:	f1c3 0307 	rsb	r3, r3, #7
 800407a:	2b04      	cmp	r3, #4
 800407c:	bf28      	it	cs
 800407e:	2304      	movcs	r3, #4
 8004080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	3304      	adds	r3, #4
 8004086:	2b06      	cmp	r3, #6
 8004088:	d902      	bls.n	8004090 <NVIC_EncodePriority+0x30>
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	3b03      	subs	r3, #3
 800408e:	e000      	b.n	8004092 <NVIC_EncodePriority+0x32>
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004094:	f04f 32ff 	mov.w	r2, #4294967295
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43da      	mvns	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	401a      	ands	r2, r3
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040a8:	f04f 31ff 	mov.w	r1, #4294967295
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	fa01 f303 	lsl.w	r3, r1, r3
 80040b2:	43d9      	mvns	r1, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040b8:	4313      	orrs	r3, r2
         );
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3724      	adds	r7, #36	; 0x24
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
	...

080040c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3b01      	subs	r3, #1
 80040d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040d8:	d301      	bcc.n	80040de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040da:	2301      	movs	r3, #1
 80040dc:	e00f      	b.n	80040fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040de:	4a0a      	ldr	r2, [pc, #40]	; (8004108 <SysTick_Config+0x40>)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3b01      	subs	r3, #1
 80040e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040e6:	210f      	movs	r1, #15
 80040e8:	f04f 30ff 	mov.w	r0, #4294967295
 80040ec:	f7ff ff8e 	bl	800400c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040f0:	4b05      	ldr	r3, [pc, #20]	; (8004108 <SysTick_Config+0x40>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040f6:	4b04      	ldr	r3, [pc, #16]	; (8004108 <SysTick_Config+0x40>)
 80040f8:	2207      	movs	r2, #7
 80040fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	e000e010 	.word	0xe000e010

0800410c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f7ff ff29 	bl	8003f6c <__NVIC_SetPriorityGrouping>
}
 800411a:	bf00      	nop
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004122:	b580      	push	{r7, lr}
 8004124:	b086      	sub	sp, #24
 8004126:	af00      	add	r7, sp, #0
 8004128:	4603      	mov	r3, r0
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004134:	f7ff ff3e 	bl	8003fb4 <__NVIC_GetPriorityGrouping>
 8004138:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	6978      	ldr	r0, [r7, #20]
 8004140:	f7ff ff8e 	bl	8004060 <NVIC_EncodePriority>
 8004144:	4602      	mov	r2, r0
 8004146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800414a:	4611      	mov	r1, r2
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ff5d 	bl	800400c <__NVIC_SetPriority>
}
 8004152:	bf00      	nop
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	4603      	mov	r3, r0
 8004162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff ff31 	bl	8003fd0 <__NVIC_EnableIRQ>
}
 800416e:	bf00      	nop
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7ff ffa2 	bl	80040c8 <SysTick_Config>
 8004184:	4603      	mov	r3, r0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e014      	b.n	80041ca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	791b      	ldrb	r3, [r3, #4]
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d105      	bne.n	80041b6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7fe fa91 	bl	80026d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2202      	movs	r2, #2
 80041ba:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80041d2:	b480      	push	{r7}
 80041d4:	b083      	sub	sp, #12
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	6078      	str	r0, [r7, #4]
 80041da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	795b      	ldrb	r3, [r3, #5]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d101      	bne.n	80041e8 <HAL_DAC_Start+0x16>
 80041e4:	2302      	movs	r3, #2
 80041e6:	e040      	b.n	800426a <HAL_DAC_Start+0x98>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2202      	movs	r2, #2
 80041f2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6819      	ldr	r1, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	f003 0310 	and.w	r3, r3, #16
 8004200:	2201      	movs	r2, #1
 8004202:	409a      	lsls	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	430a      	orrs	r2, r1
 800420a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10f      	bne.n	8004232 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800421c:	2b3c      	cmp	r3, #60	; 0x3c
 800421e:	d11d      	bne.n	800425c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685a      	ldr	r2, [r3, #4]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f042 0201 	orr.w	r2, r2, #1
 800422e:	605a      	str	r2, [r3, #4]
 8004230:	e014      	b.n	800425c <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	f003 0310 	and.w	r3, r3, #16
 8004242:	213c      	movs	r1, #60	; 0x3c
 8004244:	fa01 f303 	lsl.w	r3, r1, r3
 8004248:	429a      	cmp	r2, r3
 800424a:	d107      	bne.n	800425c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0202 	orr.w	r2, r2, #2
 800425a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004276:	b480      	push	{r7}
 8004278:	b087      	sub	sp, #28
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
 8004282:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004284:	2300      	movs	r3, #0
 8004286:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d105      	bne.n	80042a0 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4413      	add	r3, r2
 800429a:	3308      	adds	r3, #8
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	e004      	b.n	80042aa <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4413      	add	r3, r2
 80042a6:	3314      	adds	r3, #20
 80042a8:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	461a      	mov	r2, r3
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	795b      	ldrb	r3, [r3, #5]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <HAL_DAC_ConfigChannel+0x18>
 80042d4:	2302      	movs	r3, #2
 80042d6:	e03c      	b.n	8004352 <HAL_DAC_ConfigChannel+0x92>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2202      	movs	r2, #2
 80042e2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f003 0310 	and.w	r3, r3, #16
 80042f2:	f640 72fe 	movw	r2, #4094	; 0xffe
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	43db      	mvns	r3, r3
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	4013      	ands	r3, r2
 8004300:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f003 0310 	and.w	r3, r3, #16
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	fa02 f303 	lsl.w	r3, r2, r3
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	697a      	ldr	r2, [r7, #20]
 8004326:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6819      	ldr	r1, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	22c0      	movs	r2, #192	; 0xc0
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	43da      	mvns	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	400a      	ands	r2, r1
 8004342:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	371c      	adds	r7, #28
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b084      	sub	sp, #16
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800436a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800436c:	f7ff f8e8 	bl	8003540 <HAL_GetTick>
 8004370:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d008      	beq.n	8004390 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2280      	movs	r2, #128	; 0x80
 8004382:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e052      	b.n	8004436 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0216 	bic.w	r2, r2, #22
 800439e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	695a      	ldr	r2, [r3, #20]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d103      	bne.n	80043c0 <HAL_DMA_Abort+0x62>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d007      	beq.n	80043d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0208 	bic.w	r2, r2, #8
 80043ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0201 	bic.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043e0:	e013      	b.n	800440a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043e2:	f7ff f8ad 	bl	8003540 <HAL_GetTick>
 80043e6:	4602      	mov	r2, r0
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b05      	cmp	r3, #5
 80043ee:	d90c      	bls.n	800440a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2203      	movs	r2, #3
 80043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e015      	b.n	8004436 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e4      	bne.n	80043e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441c:	223f      	movs	r2, #63	; 0x3f
 800441e:	409a      	lsls	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d004      	beq.n	800445c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2280      	movs	r2, #128	; 0x80
 8004456:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e00c      	b.n	8004476 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2205      	movs	r2, #5
 8004460:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0201 	bic.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr
	...

08004484 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004484:	b480      	push	{r7}
 8004486:	b089      	sub	sp, #36	; 0x24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800448e:	2300      	movs	r3, #0
 8004490:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004496:	2300      	movs	r3, #0
 8004498:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800449a:	2300      	movs	r3, #0
 800449c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800449e:	2300      	movs	r3, #0
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e175      	b.n	8004790 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80044a4:	2201      	movs	r2, #1
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	4013      	ands	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	429a      	cmp	r2, r3
 80044be:	f040 8164 	bne.w	800478a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f003 0303 	and.w	r3, r3, #3
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d005      	beq.n	80044da <HAL_GPIO_Init+0x56>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d130      	bne.n	800453c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	2203      	movs	r2, #3
 80044e6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ea:	43db      	mvns	r3, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4013      	ands	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	68da      	ldr	r2, [r3, #12]
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	4313      	orrs	r3, r2
 8004502:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004510:	2201      	movs	r2, #1
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	43db      	mvns	r3, r3
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	4013      	ands	r3, r2
 800451e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 0201 	and.w	r2, r3, #1
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	69ba      	ldr	r2, [r7, #24]
 8004532:	4313      	orrs	r3, r2
 8004534:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	2b03      	cmp	r3, #3
 8004546:	d017      	beq.n	8004578 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	005b      	lsls	r3, r3, #1
 8004552:	2203      	movs	r2, #3
 8004554:	fa02 f303 	lsl.w	r3, r2, r3
 8004558:	43db      	mvns	r3, r3
 800455a:	69ba      	ldr	r2, [r7, #24]
 800455c:	4013      	ands	r3, r2
 800455e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4313      	orrs	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d123      	bne.n	80045cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	08da      	lsrs	r2, r3, #3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	3208      	adds	r2, #8
 800458c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	220f      	movs	r2, #15
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	43db      	mvns	r3, r3
 80045a2:	69ba      	ldr	r2, [r7, #24]
 80045a4:	4013      	ands	r3, r2
 80045a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f003 0307 	and.w	r3, r3, #7
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	08da      	lsrs	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	3208      	adds	r2, #8
 80045c6:	69b9      	ldr	r1, [r7, #24]
 80045c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	2203      	movs	r2, #3
 80045d8:	fa02 f303 	lsl.w	r3, r2, r3
 80045dc:	43db      	mvns	r3, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 0203 	and.w	r2, r3, #3
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69ba      	ldr	r2, [r7, #24]
 80045fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 80be 	beq.w	800478a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800460e:	4b66      	ldr	r3, [pc, #408]	; (80047a8 <HAL_GPIO_Init+0x324>)
 8004610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004612:	4a65      	ldr	r2, [pc, #404]	; (80047a8 <HAL_GPIO_Init+0x324>)
 8004614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004618:	6453      	str	r3, [r2, #68]	; 0x44
 800461a:	4b63      	ldr	r3, [pc, #396]	; (80047a8 <HAL_GPIO_Init+0x324>)
 800461c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800461e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004626:	4a61      	ldr	r2, [pc, #388]	; (80047ac <HAL_GPIO_Init+0x328>)
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	089b      	lsrs	r3, r3, #2
 800462c:	3302      	adds	r3, #2
 800462e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004632:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	220f      	movs	r2, #15
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_GPIO_Init+0x32c>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d037      	beq.n	80046c2 <HAL_GPIO_Init+0x23e>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a57      	ldr	r2, [pc, #348]	; (80047b4 <HAL_GPIO_Init+0x330>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d031      	beq.n	80046be <HAL_GPIO_Init+0x23a>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a56      	ldr	r2, [pc, #344]	; (80047b8 <HAL_GPIO_Init+0x334>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d02b      	beq.n	80046ba <HAL_GPIO_Init+0x236>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a55      	ldr	r2, [pc, #340]	; (80047bc <HAL_GPIO_Init+0x338>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d025      	beq.n	80046b6 <HAL_GPIO_Init+0x232>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a54      	ldr	r2, [pc, #336]	; (80047c0 <HAL_GPIO_Init+0x33c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01f      	beq.n	80046b2 <HAL_GPIO_Init+0x22e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a53      	ldr	r2, [pc, #332]	; (80047c4 <HAL_GPIO_Init+0x340>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d019      	beq.n	80046ae <HAL_GPIO_Init+0x22a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a52      	ldr	r2, [pc, #328]	; (80047c8 <HAL_GPIO_Init+0x344>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <HAL_GPIO_Init+0x226>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a51      	ldr	r2, [pc, #324]	; (80047cc <HAL_GPIO_Init+0x348>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00d      	beq.n	80046a6 <HAL_GPIO_Init+0x222>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a50      	ldr	r2, [pc, #320]	; (80047d0 <HAL_GPIO_Init+0x34c>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d007      	beq.n	80046a2 <HAL_GPIO_Init+0x21e>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a4f      	ldr	r2, [pc, #316]	; (80047d4 <HAL_GPIO_Init+0x350>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d101      	bne.n	800469e <HAL_GPIO_Init+0x21a>
 800469a:	2309      	movs	r3, #9
 800469c:	e012      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 800469e:	230a      	movs	r3, #10
 80046a0:	e010      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046a2:	2308      	movs	r3, #8
 80046a4:	e00e      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046a6:	2307      	movs	r3, #7
 80046a8:	e00c      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046aa:	2306      	movs	r3, #6
 80046ac:	e00a      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046ae:	2305      	movs	r3, #5
 80046b0:	e008      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046b2:	2304      	movs	r3, #4
 80046b4:	e006      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046b6:	2303      	movs	r3, #3
 80046b8:	e004      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046ba:	2302      	movs	r3, #2
 80046bc:	e002      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <HAL_GPIO_Init+0x240>
 80046c2:	2300      	movs	r3, #0
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	f002 0203 	and.w	r2, r2, #3
 80046ca:	0092      	lsls	r2, r2, #2
 80046cc:	4093      	lsls	r3, r2
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80046d4:	4935      	ldr	r1, [pc, #212]	; (80047ac <HAL_GPIO_Init+0x328>)
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	3302      	adds	r3, #2
 80046dc:	69ba      	ldr	r2, [r7, #24]
 80046de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046e2:	4b3d      	ldr	r3, [pc, #244]	; (80047d8 <HAL_GPIO_Init+0x354>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4013      	ands	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004706:	4a34      	ldr	r2, [pc, #208]	; (80047d8 <HAL_GPIO_Init+0x354>)
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800470c:	4b32      	ldr	r3, [pc, #200]	; (80047d8 <HAL_GPIO_Init+0x354>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	43db      	mvns	r3, r3
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	4013      	ands	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004728:	69ba      	ldr	r2, [r7, #24]
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004730:	4a29      	ldr	r2, [pc, #164]	; (80047d8 <HAL_GPIO_Init+0x354>)
 8004732:	69bb      	ldr	r3, [r7, #24]
 8004734:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004736:	4b28      	ldr	r3, [pc, #160]	; (80047d8 <HAL_GPIO_Init+0x354>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800475a:	4a1f      	ldr	r2, [pc, #124]	; (80047d8 <HAL_GPIO_Init+0x354>)
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004760:	4b1d      	ldr	r3, [pc, #116]	; (80047d8 <HAL_GPIO_Init+0x354>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	43db      	mvns	r3, r3
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	4013      	ands	r3, r2
 800476e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004784:	4a14      	ldr	r2, [pc, #80]	; (80047d8 <HAL_GPIO_Init+0x354>)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	3301      	adds	r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	f67f ae86 	bls.w	80044a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004798:	bf00      	nop
 800479a:	bf00      	nop
 800479c:	3724      	adds	r7, #36	; 0x24
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	40023800 	.word	0x40023800
 80047ac:	40013800 	.word	0x40013800
 80047b0:	40020000 	.word	0x40020000
 80047b4:	40020400 	.word	0x40020400
 80047b8:	40020800 	.word	0x40020800
 80047bc:	40020c00 	.word	0x40020c00
 80047c0:	40021000 	.word	0x40021000
 80047c4:	40021400 	.word	0x40021400
 80047c8:	40021800 	.word	0x40021800
 80047cc:	40021c00 	.word	0x40021c00
 80047d0:	40022000 	.word	0x40022000
 80047d4:	40022400 	.word	0x40022400
 80047d8:	40013c00 	.word	0x40013c00

080047dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691a      	ldr	r2, [r3, #16]
 80047ec:	887b      	ldrh	r3, [r7, #2]
 80047ee:	4013      	ands	r3, r2
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d002      	beq.n	80047fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047f4:	2301      	movs	r3, #1
 80047f6:	73fb      	strb	r3, [r7, #15]
 80047f8:	e001      	b.n	80047fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047fa:	2300      	movs	r3, #0
 80047fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004800:	4618      	mov	r0, r3
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	460b      	mov	r3, r1
 8004816:	807b      	strh	r3, [r7, #2]
 8004818:	4613      	mov	r3, r2
 800481a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800481c:	787b      	ldrb	r3, [r7, #1]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004822:	887a      	ldrh	r2, [r7, #2]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004828:	e003      	b.n	8004832 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800482a:	887b      	ldrh	r3, [r7, #2]
 800482c:	041a      	lsls	r2, r3, #16
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	619a      	str	r2, [r3, #24]
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	460b      	mov	r3, r1
 8004848:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004850:	887a      	ldrh	r2, [r7, #2]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4013      	ands	r3, r2
 8004856:	041a      	lsls	r2, r3, #16
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	43d9      	mvns	r1, r3
 800485c:	887b      	ldrh	r3, [r7, #2]
 800485e:	400b      	ands	r3, r1
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	619a      	str	r2, [r3, #24]
}
 8004866:	bf00      	nop
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
	...

08004874 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800487a:	2300      	movs	r3, #0
 800487c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800487e:	4b23      	ldr	r3, [pc, #140]	; (800490c <HAL_PWREx_EnableOverDrive+0x98>)
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	4a22      	ldr	r2, [pc, #136]	; (800490c <HAL_PWREx_EnableOverDrive+0x98>)
 8004884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004888:	6413      	str	r3, [r2, #64]	; 0x40
 800488a:	4b20      	ldr	r3, [pc, #128]	; (800490c <HAL_PWREx_EnableOverDrive+0x98>)
 800488c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004892:	603b      	str	r3, [r7, #0]
 8004894:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004896:	4b1e      	ldr	r3, [pc, #120]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a1d      	ldr	r2, [pc, #116]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048a2:	f7fe fe4d 	bl	8003540 <HAL_GetTick>
 80048a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80048a8:	e009      	b.n	80048be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80048aa:	f7fe fe49 	bl	8003540 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048b8:	d901      	bls.n	80048be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e022      	b.n	8004904 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80048be:	4b14      	ldr	r3, [pc, #80]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048ca:	d1ee      	bne.n	80048aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80048cc:	4b10      	ldr	r3, [pc, #64]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a0f      	ldr	r2, [pc, #60]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 80048d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048d8:	f7fe fe32 	bl	8003540 <HAL_GetTick>
 80048dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80048de:	e009      	b.n	80048f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80048e0:	f7fe fe2e 	bl	8003540 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048ee:	d901      	bls.n	80048f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e007      	b.n	8004904 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80048f4:	4b06      	ldr	r3, [pc, #24]	; (8004910 <HAL_PWREx_EnableOverDrive+0x9c>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004900:	d1ee      	bne.n	80048e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3708      	adds	r7, #8
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40023800 	.word	0x40023800
 8004910:	40007000 	.word	0x40007000

08004914 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800491c:	2300      	movs	r3, #0
 800491e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e29b      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 8087 	beq.w	8004a46 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004938:	4b96      	ldr	r3, [pc, #600]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f003 030c 	and.w	r3, r3, #12
 8004940:	2b04      	cmp	r3, #4
 8004942:	d00c      	beq.n	800495e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004944:	4b93      	ldr	r3, [pc, #588]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f003 030c 	and.w	r3, r3, #12
 800494c:	2b08      	cmp	r3, #8
 800494e:	d112      	bne.n	8004976 <HAL_RCC_OscConfig+0x62>
 8004950:	4b90      	ldr	r3, [pc, #576]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004958:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800495c:	d10b      	bne.n	8004976 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800495e:	4b8d      	ldr	r3, [pc, #564]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d06c      	beq.n	8004a44 <HAL_RCC_OscConfig+0x130>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d168      	bne.n	8004a44 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e275      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800497e:	d106      	bne.n	800498e <HAL_RCC_OscConfig+0x7a>
 8004980:	4b84      	ldr	r3, [pc, #528]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a83      	ldr	r2, [pc, #524]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	e02e      	b.n	80049ec <HAL_RCC_OscConfig+0xd8>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10c      	bne.n	80049b0 <HAL_RCC_OscConfig+0x9c>
 8004996:	4b7f      	ldr	r3, [pc, #508]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a7e      	ldr	r2, [pc, #504]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 800499c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049a0:	6013      	str	r3, [r2, #0]
 80049a2:	4b7c      	ldr	r3, [pc, #496]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a7b      	ldr	r2, [pc, #492]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049ac:	6013      	str	r3, [r2, #0]
 80049ae:	e01d      	b.n	80049ec <HAL_RCC_OscConfig+0xd8>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049b8:	d10c      	bne.n	80049d4 <HAL_RCC_OscConfig+0xc0>
 80049ba:	4b76      	ldr	r3, [pc, #472]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a75      	ldr	r2, [pc, #468]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049c4:	6013      	str	r3, [r2, #0]
 80049c6:	4b73      	ldr	r3, [pc, #460]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a72      	ldr	r2, [pc, #456]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	e00b      	b.n	80049ec <HAL_RCC_OscConfig+0xd8>
 80049d4:	4b6f      	ldr	r3, [pc, #444]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a6e      	ldr	r2, [pc, #440]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049de:	6013      	str	r3, [r2, #0]
 80049e0:	4b6c      	ldr	r3, [pc, #432]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a6b      	ldr	r2, [pc, #428]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 80049e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d013      	beq.n	8004a1c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f4:	f7fe fda4 	bl	8003540 <HAL_GetTick>
 80049f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049fa:	e008      	b.n	8004a0e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049fc:	f7fe fda0 	bl	8003540 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b64      	cmp	r3, #100	; 0x64
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e229      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	4b61      	ldr	r3, [pc, #388]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0xe8>
 8004a1a:	e014      	b.n	8004a46 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1c:	f7fe fd90 	bl	8003540 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a24:	f7fe fd8c 	bl	8003540 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b64      	cmp	r3, #100	; 0x64
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e215      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	4b57      	ldr	r3, [pc, #348]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x110>
 8004a42:	e000      	b.n	8004a46 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d069      	beq.n	8004b26 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a52:	4b50      	ldr	r3, [pc, #320]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00b      	beq.n	8004a76 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a5e:	4b4d      	ldr	r3, [pc, #308]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 030c 	and.w	r3, r3, #12
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d11c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x190>
 8004a6a:	4b4a      	ldr	r3, [pc, #296]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d116      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a76:	4b47      	ldr	r3, [pc, #284]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d005      	beq.n	8004a8e <HAL_RCC_OscConfig+0x17a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d001      	beq.n	8004a8e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e1e9      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a8e:	4b41      	ldr	r3, [pc, #260]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	00db      	lsls	r3, r3, #3
 8004a9c:	493d      	ldr	r1, [pc, #244]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aa2:	e040      	b.n	8004b26 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d023      	beq.n	8004af4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004aac:	4b39      	ldr	r3, [pc, #228]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a38      	ldr	r2, [pc, #224]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004ab2:	f043 0301 	orr.w	r3, r3, #1
 8004ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fe fd42 	bl	8003540 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac0:	f7fe fd3e 	bl	8003540 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e1c7      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad2:	4b30      	ldr	r3, [pc, #192]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0f0      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ade:	4b2d      	ldr	r3, [pc, #180]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	4929      	ldr	r1, [pc, #164]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	600b      	str	r3, [r1, #0]
 8004af2:	e018      	b.n	8004b26 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004af4:	4b27      	ldr	r3, [pc, #156]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a26      	ldr	r2, [pc, #152]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004afa:	f023 0301 	bic.w	r3, r3, #1
 8004afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b00:	f7fe fd1e 	bl	8003540 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b08:	f7fe fd1a 	bl	8003540 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e1a3      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b1a:	4b1e      	ldr	r3, [pc, #120]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d038      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d019      	beq.n	8004b6e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b3a:	4b16      	ldr	r3, [pc, #88]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3e:	4a15      	ldr	r2, [pc, #84]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b40:	f043 0301 	orr.w	r3, r3, #1
 8004b44:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b46:	f7fe fcfb 	bl	8003540 <HAL_GetTick>
 8004b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b4e:	f7fe fcf7 	bl	8003540 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e180      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b60:	4b0c      	ldr	r3, [pc, #48]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0f0      	beq.n	8004b4e <HAL_RCC_OscConfig+0x23a>
 8004b6c:	e01a      	b.n	8004ba4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b6e:	4b09      	ldr	r3, [pc, #36]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b72:	4a08      	ldr	r2, [pc, #32]	; (8004b94 <HAL_RCC_OscConfig+0x280>)
 8004b74:	f023 0301 	bic.w	r3, r3, #1
 8004b78:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b7a:	f7fe fce1 	bl	8003540 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b80:	e00a      	b.n	8004b98 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b82:	f7fe fcdd 	bl	8003540 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d903      	bls.n	8004b98 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e166      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
 8004b94:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b98:	4b92      	ldr	r3, [pc, #584]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1ee      	bne.n	8004b82 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 80a4 	beq.w	8004cfa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bb2:	4b8c      	ldr	r3, [pc, #560]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10d      	bne.n	8004bda <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbe:	4b89      	ldr	r3, [pc, #548]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	4a88      	ldr	r2, [pc, #544]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004bca:	4b86      	ldr	r3, [pc, #536]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bd2:	60bb      	str	r3, [r7, #8]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bda:	4b83      	ldr	r3, [pc, #524]	; (8004de8 <HAL_RCC_OscConfig+0x4d4>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d118      	bne.n	8004c18 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004be6:	4b80      	ldr	r3, [pc, #512]	; (8004de8 <HAL_RCC_OscConfig+0x4d4>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a7f      	ldr	r2, [pc, #508]	; (8004de8 <HAL_RCC_OscConfig+0x4d4>)
 8004bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bf2:	f7fe fca5 	bl	8003540 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf8:	e008      	b.n	8004c0c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bfa:	f7fe fca1 	bl	8003540 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b64      	cmp	r3, #100	; 0x64
 8004c06:	d901      	bls.n	8004c0c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e12a      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c0c:	4b76      	ldr	r3, [pc, #472]	; (8004de8 <HAL_RCC_OscConfig+0x4d4>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0f0      	beq.n	8004bfa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d106      	bne.n	8004c2e <HAL_RCC_OscConfig+0x31a>
 8004c20:	4b70      	ldr	r3, [pc, #448]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c24:	4a6f      	ldr	r2, [pc, #444]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	6713      	str	r3, [r2, #112]	; 0x70
 8004c2c:	e02d      	b.n	8004c8a <HAL_RCC_OscConfig+0x376>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10c      	bne.n	8004c50 <HAL_RCC_OscConfig+0x33c>
 8004c36:	4b6b      	ldr	r3, [pc, #428]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c3a:	4a6a      	ldr	r2, [pc, #424]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c3c:	f023 0301 	bic.w	r3, r3, #1
 8004c40:	6713      	str	r3, [r2, #112]	; 0x70
 8004c42:	4b68      	ldr	r3, [pc, #416]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c46:	4a67      	ldr	r2, [pc, #412]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c48:	f023 0304 	bic.w	r3, r3, #4
 8004c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c4e:	e01c      	b.n	8004c8a <HAL_RCC_OscConfig+0x376>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	2b05      	cmp	r3, #5
 8004c56:	d10c      	bne.n	8004c72 <HAL_RCC_OscConfig+0x35e>
 8004c58:	4b62      	ldr	r3, [pc, #392]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c5c:	4a61      	ldr	r2, [pc, #388]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c5e:	f043 0304 	orr.w	r3, r3, #4
 8004c62:	6713      	str	r3, [r2, #112]	; 0x70
 8004c64:	4b5f      	ldr	r3, [pc, #380]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c68:	4a5e      	ldr	r2, [pc, #376]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c6a:	f043 0301 	orr.w	r3, r3, #1
 8004c6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004c70:	e00b      	b.n	8004c8a <HAL_RCC_OscConfig+0x376>
 8004c72:	4b5c      	ldr	r3, [pc, #368]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c76:	4a5b      	ldr	r2, [pc, #364]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c78:	f023 0301 	bic.w	r3, r3, #1
 8004c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c7e:	4b59      	ldr	r3, [pc, #356]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c82:	4a58      	ldr	r2, [pc, #352]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004c84:	f023 0304 	bic.w	r3, r3, #4
 8004c88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d015      	beq.n	8004cbe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c92:	f7fe fc55 	bl	8003540 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c98:	e00a      	b.n	8004cb0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fe fc51 	bl	8003540 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e0d8      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb0:	4b4c      	ldr	r3, [pc, #304]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ee      	beq.n	8004c9a <HAL_RCC_OscConfig+0x386>
 8004cbc:	e014      	b.n	8004ce8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cbe:	f7fe fc3f 	bl	8003540 <HAL_GetTick>
 8004cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cc4:	e00a      	b.n	8004cdc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc6:	f7fe fc3b 	bl	8003540 <HAL_GetTick>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d901      	bls.n	8004cdc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e0c2      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cdc:	4b41      	ldr	r3, [pc, #260]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1ee      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ce8:	7dfb      	ldrb	r3, [r7, #23]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d105      	bne.n	8004cfa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cee:	4b3d      	ldr	r3, [pc, #244]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	4a3c      	ldr	r2, [pc, #240]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004cf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 80ae 	beq.w	8004e60 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d04:	4b37      	ldr	r3, [pc, #220]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 030c 	and.w	r3, r3, #12
 8004d0c:	2b08      	cmp	r3, #8
 8004d0e:	d06d      	beq.n	8004dec <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d14b      	bne.n	8004db0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d18:	4b32      	ldr	r3, [pc, #200]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a31      	ldr	r2, [pc, #196]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d24:	f7fe fc0c 	bl	8003540 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d2a:	e008      	b.n	8004d3e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d2c:	f7fe fc08 	bl	8003540 <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d901      	bls.n	8004d3e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e091      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3e:	4b29      	ldr	r3, [pc, #164]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1f0      	bne.n	8004d2c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69da      	ldr	r2, [r3, #28]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d58:	019b      	lsls	r3, r3, #6
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d60:	085b      	lsrs	r3, r3, #1
 8004d62:	3b01      	subs	r3, #1
 8004d64:	041b      	lsls	r3, r3, #16
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6c:	061b      	lsls	r3, r3, #24
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d74:	071b      	lsls	r3, r3, #28
 8004d76:	491b      	ldr	r1, [pc, #108]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d7c:	4b19      	ldr	r3, [pc, #100]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a18      	ldr	r2, [pc, #96]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004d82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d88:	f7fe fbda 	bl	8003540 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d90:	f7fe fbd6 	bl	8003540 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e05f      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004da2:	4b10      	ldr	r3, [pc, #64]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d0f0      	beq.n	8004d90 <HAL_RCC_OscConfig+0x47c>
 8004dae:	e057      	b.n	8004e60 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a0b      	ldr	r2, [pc, #44]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004db6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dbc:	f7fe fbc0 	bl	8003540 <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7fe fbbc 	bl	8003540 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e045      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd6:	4b03      	ldr	r3, [pc, #12]	; (8004de4 <HAL_RCC_OscConfig+0x4d0>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f0      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x4b0>
 8004de2:	e03d      	b.n	8004e60 <HAL_RCC_OscConfig+0x54c>
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004dec:	4b1f      	ldr	r3, [pc, #124]	; (8004e6c <HAL_RCC_OscConfig+0x558>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	699b      	ldr	r3, [r3, #24]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d030      	beq.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d129      	bne.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d122      	bne.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e22:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d119      	bne.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e32:	085b      	lsrs	r3, r3, #1
 8004e34:	3b01      	subs	r3, #1
 8004e36:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d10f      	bne.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e46:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d107      	bne.n	8004e5c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e56:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d001      	beq.n	8004e60 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e000      	b.n	8004e62 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3718      	adds	r7, #24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023800 	.word	0x40023800

08004e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e0d0      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e88:	4b6a      	ldr	r3, [pc, #424]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	683a      	ldr	r2, [r7, #0]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d910      	bls.n	8004eb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e96:	4b67      	ldr	r3, [pc, #412]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f023 020f 	bic.w	r2, r3, #15
 8004e9e:	4965      	ldr	r1, [pc, #404]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ea6:	4b63      	ldr	r3, [pc, #396]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 030f 	and.w	r3, r3, #15
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e0b8      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d020      	beq.n	8004f06 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0304 	and.w	r3, r3, #4
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d005      	beq.n	8004edc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ed0:	4b59      	ldr	r3, [pc, #356]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	4a58      	ldr	r2, [pc, #352]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004ed6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004eda:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0308 	and.w	r3, r3, #8
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d005      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ee8:	4b53      	ldr	r3, [pc, #332]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4a52      	ldr	r2, [pc, #328]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004eee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ef2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ef4:	4b50      	ldr	r3, [pc, #320]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	494d      	ldr	r1, [pc, #308]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d040      	beq.n	8004f94 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d107      	bne.n	8004f2a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f1a:	4b47      	ldr	r3, [pc, #284]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d115      	bne.n	8004f52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e07f      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d107      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f32:	4b41      	ldr	r3, [pc, #260]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d109      	bne.n	8004f52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e073      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f42:	4b3d      	ldr	r3, [pc, #244]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e06b      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f52:	4b39      	ldr	r3, [pc, #228]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f023 0203 	bic.w	r2, r3, #3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	4936      	ldr	r1, [pc, #216]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f64:	f7fe faec 	bl	8003540 <HAL_GetTick>
 8004f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f6a:	e00a      	b.n	8004f82 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f6c:	f7fe fae8 	bl	8003540 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d901      	bls.n	8004f82 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004f7e:	2303      	movs	r3, #3
 8004f80:	e053      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f82:	4b2d      	ldr	r3, [pc, #180]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 020c 	and.w	r2, r3, #12
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d1eb      	bne.n	8004f6c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f94:	4b27      	ldr	r3, [pc, #156]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 030f 	and.w	r3, r3, #15
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d210      	bcs.n	8004fc4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fa2:	4b24      	ldr	r3, [pc, #144]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 020f 	bic.w	r2, r3, #15
 8004faa:	4922      	ldr	r1, [pc, #136]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb2:	4b20      	ldr	r3, [pc, #128]	; (8005034 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 030f 	and.w	r3, r3, #15
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d001      	beq.n	8004fc4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e032      	b.n	800502a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0304 	and.w	r3, r3, #4
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d008      	beq.n	8004fe2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fd0:	4b19      	ldr	r3, [pc, #100]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	4916      	ldr	r1, [pc, #88]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d009      	beq.n	8005002 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fee:	4b12      	ldr	r3, [pc, #72]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	490e      	ldr	r1, [pc, #56]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005002:	f000 f821 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8005006:	4602      	mov	r2, r0
 8005008:	4b0b      	ldr	r3, [pc, #44]	; (8005038 <HAL_RCC_ClockConfig+0x1c8>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	091b      	lsrs	r3, r3, #4
 800500e:	f003 030f 	and.w	r3, r3, #15
 8005012:	490a      	ldr	r1, [pc, #40]	; (800503c <HAL_RCC_ClockConfig+0x1cc>)
 8005014:	5ccb      	ldrb	r3, [r1, r3]
 8005016:	fa22 f303 	lsr.w	r3, r2, r3
 800501a:	4a09      	ldr	r2, [pc, #36]	; (8005040 <HAL_RCC_ClockConfig+0x1d0>)
 800501c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800501e:	4b09      	ldr	r3, [pc, #36]	; (8005044 <HAL_RCC_ClockConfig+0x1d4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4618      	mov	r0, r3
 8005024:	f7fe fa48 	bl	80034b8 <HAL_InitTick>

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	40023c00 	.word	0x40023c00
 8005038:	40023800 	.word	0x40023800
 800503c:	0800e4c4 	.word	0x0800e4c4
 8005040:	20000108 	.word	0x20000108
 8005044:	2000010c 	.word	0x2000010c

08005048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005048:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800504c:	b084      	sub	sp, #16
 800504e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005050:	2300      	movs	r3, #0
 8005052:	607b      	str	r3, [r7, #4]
 8005054:	2300      	movs	r3, #0
 8005056:	60fb      	str	r3, [r7, #12]
 8005058:	2300      	movs	r3, #0
 800505a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800505c:	2300      	movs	r3, #0
 800505e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005060:	4b67      	ldr	r3, [pc, #412]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 030c 	and.w	r3, r3, #12
 8005068:	2b08      	cmp	r3, #8
 800506a:	d00d      	beq.n	8005088 <HAL_RCC_GetSysClockFreq+0x40>
 800506c:	2b08      	cmp	r3, #8
 800506e:	f200 80bd 	bhi.w	80051ec <HAL_RCC_GetSysClockFreq+0x1a4>
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_RCC_GetSysClockFreq+0x34>
 8005076:	2b04      	cmp	r3, #4
 8005078:	d003      	beq.n	8005082 <HAL_RCC_GetSysClockFreq+0x3a>
 800507a:	e0b7      	b.n	80051ec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800507c:	4b61      	ldr	r3, [pc, #388]	; (8005204 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800507e:	60bb      	str	r3, [r7, #8]
      break;
 8005080:	e0b7      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005082:	4b61      	ldr	r3, [pc, #388]	; (8005208 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005084:	60bb      	str	r3, [r7, #8]
      break;
 8005086:	e0b4      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005088:	4b5d      	ldr	r3, [pc, #372]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005090:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005092:	4b5b      	ldr	r3, [pc, #364]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d04d      	beq.n	800513a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800509e:	4b58      	ldr	r3, [pc, #352]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	099b      	lsrs	r3, r3, #6
 80050a4:	461a      	mov	r2, r3
 80050a6:	f04f 0300 	mov.w	r3, #0
 80050aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80050ae:	f04f 0100 	mov.w	r1, #0
 80050b2:	ea02 0800 	and.w	r8, r2, r0
 80050b6:	ea03 0901 	and.w	r9, r3, r1
 80050ba:	4640      	mov	r0, r8
 80050bc:	4649      	mov	r1, r9
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	f04f 0300 	mov.w	r3, #0
 80050c6:	014b      	lsls	r3, r1, #5
 80050c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80050cc:	0142      	lsls	r2, r0, #5
 80050ce:	4610      	mov	r0, r2
 80050d0:	4619      	mov	r1, r3
 80050d2:	ebb0 0008 	subs.w	r0, r0, r8
 80050d6:	eb61 0109 	sbc.w	r1, r1, r9
 80050da:	f04f 0200 	mov.w	r2, #0
 80050de:	f04f 0300 	mov.w	r3, #0
 80050e2:	018b      	lsls	r3, r1, #6
 80050e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80050e8:	0182      	lsls	r2, r0, #6
 80050ea:	1a12      	subs	r2, r2, r0
 80050ec:	eb63 0301 	sbc.w	r3, r3, r1
 80050f0:	f04f 0000 	mov.w	r0, #0
 80050f4:	f04f 0100 	mov.w	r1, #0
 80050f8:	00d9      	lsls	r1, r3, #3
 80050fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80050fe:	00d0      	lsls	r0, r2, #3
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	eb12 0208 	adds.w	r2, r2, r8
 8005108:	eb43 0309 	adc.w	r3, r3, r9
 800510c:	f04f 0000 	mov.w	r0, #0
 8005110:	f04f 0100 	mov.w	r1, #0
 8005114:	0259      	lsls	r1, r3, #9
 8005116:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800511a:	0250      	lsls	r0, r2, #9
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	4610      	mov	r0, r2
 8005122:	4619      	mov	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	461a      	mov	r2, r3
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	f7fb faac 	bl	8000688 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4613      	mov	r3, r2
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	e04a      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800513a:	4b31      	ldr	r3, [pc, #196]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	099b      	lsrs	r3, r3, #6
 8005140:	461a      	mov	r2, r3
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	f240 10ff 	movw	r0, #511	; 0x1ff
 800514a:	f04f 0100 	mov.w	r1, #0
 800514e:	ea02 0400 	and.w	r4, r2, r0
 8005152:	ea03 0501 	and.w	r5, r3, r1
 8005156:	4620      	mov	r0, r4
 8005158:	4629      	mov	r1, r5
 800515a:	f04f 0200 	mov.w	r2, #0
 800515e:	f04f 0300 	mov.w	r3, #0
 8005162:	014b      	lsls	r3, r1, #5
 8005164:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005168:	0142      	lsls	r2, r0, #5
 800516a:	4610      	mov	r0, r2
 800516c:	4619      	mov	r1, r3
 800516e:	1b00      	subs	r0, r0, r4
 8005170:	eb61 0105 	sbc.w	r1, r1, r5
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	018b      	lsls	r3, r1, #6
 800517e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005182:	0182      	lsls	r2, r0, #6
 8005184:	1a12      	subs	r2, r2, r0
 8005186:	eb63 0301 	sbc.w	r3, r3, r1
 800518a:	f04f 0000 	mov.w	r0, #0
 800518e:	f04f 0100 	mov.w	r1, #0
 8005192:	00d9      	lsls	r1, r3, #3
 8005194:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005198:	00d0      	lsls	r0, r2, #3
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	1912      	adds	r2, r2, r4
 80051a0:	eb45 0303 	adc.w	r3, r5, r3
 80051a4:	f04f 0000 	mov.w	r0, #0
 80051a8:	f04f 0100 	mov.w	r1, #0
 80051ac:	0299      	lsls	r1, r3, #10
 80051ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80051b2:	0290      	lsls	r0, r2, #10
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4610      	mov	r0, r2
 80051ba:	4619      	mov	r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	461a      	mov	r2, r3
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	f7fb fa60 	bl	8000688 <__aeabi_uldivmod>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4613      	mov	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80051d0:	4b0b      	ldr	r3, [pc, #44]	; (8005200 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	0c1b      	lsrs	r3, r3, #16
 80051d6:	f003 0303 	and.w	r3, r3, #3
 80051da:	3301      	adds	r3, #1
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e8:	60bb      	str	r3, [r7, #8]
      break;
 80051ea:	e002      	b.n	80051f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051ec:	4b05      	ldr	r3, [pc, #20]	; (8005204 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80051ee:	60bb      	str	r3, [r7, #8]
      break;
 80051f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051f2:	68bb      	ldr	r3, [r7, #8]
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3710      	adds	r7, #16
 80051f8:	46bd      	mov	sp, r7
 80051fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80051fe:	bf00      	nop
 8005200:	40023800 	.word	0x40023800
 8005204:	00f42400 	.word	0x00f42400
 8005208:	007a1200 	.word	0x007a1200

0800520c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800520c:	b480      	push	{r7}
 800520e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005210:	4b03      	ldr	r3, [pc, #12]	; (8005220 <HAL_RCC_GetHCLKFreq+0x14>)
 8005212:	681b      	ldr	r3, [r3, #0]
}
 8005214:	4618      	mov	r0, r3
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000108 	.word	0x20000108

08005224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005228:	f7ff fff0 	bl	800520c <HAL_RCC_GetHCLKFreq>
 800522c:	4602      	mov	r2, r0
 800522e:	4b05      	ldr	r3, [pc, #20]	; (8005244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	0a9b      	lsrs	r3, r3, #10
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	4903      	ldr	r1, [pc, #12]	; (8005248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800523a:	5ccb      	ldrb	r3, [r1, r3]
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005240:	4618      	mov	r0, r3
 8005242:	bd80      	pop	{r7, pc}
 8005244:	40023800 	.word	0x40023800
 8005248:	0800e4d4 	.word	0x0800e4d4

0800524c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005250:	f7ff ffdc 	bl	800520c <HAL_RCC_GetHCLKFreq>
 8005254:	4602      	mov	r2, r0
 8005256:	4b05      	ldr	r3, [pc, #20]	; (800526c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	0b5b      	lsrs	r3, r3, #13
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	4903      	ldr	r1, [pc, #12]	; (8005270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005262:	5ccb      	ldrb	r3, [r1, r3]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005268:	4618      	mov	r0, r3
 800526a:	bd80      	pop	{r7, pc}
 800526c:	40023800 	.word	0x40023800
 8005270:	0800e4d4 	.word	0x0800e4d4

08005274 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b088      	sub	sp, #32
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005284:	2300      	movs	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005288:	2300      	movs	r3, #0
 800528a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0301 	and.w	r3, r3, #1
 8005298:	2b00      	cmp	r3, #0
 800529a:	d012      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800529c:	4b69      	ldr	r3, [pc, #420]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	4a68      	ldr	r2, [pc, #416]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052a2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80052a6:	6093      	str	r3, [r2, #8]
 80052a8:	4b66      	ldr	r3, [pc, #408]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b0:	4964      	ldr	r1, [pc, #400]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80052be:	2301      	movs	r3, #1
 80052c0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d017      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052ce:	4b5d      	ldr	r3, [pc, #372]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052dc:	4959      	ldr	r1, [pc, #356]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052ec:	d101      	bne.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80052ee:	2301      	movs	r3, #1
 80052f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d101      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80052fa:	2301      	movs	r3, #1
 80052fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d017      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800530a:	4b4e      	ldr	r3, [pc, #312]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800530c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005310:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	494a      	ldr	r1, [pc, #296]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800531a:	4313      	orrs	r3, r2
 800531c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005324:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005328:	d101      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800532a:	2301      	movs	r3, #1
 800532c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005336:	2301      	movs	r3, #1
 8005338:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005346:	2301      	movs	r3, #1
 8005348:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0320 	and.w	r3, r3, #32
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 808b 	beq.w	800546e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005358:	4b3a      	ldr	r3, [pc, #232]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800535a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535c:	4a39      	ldr	r2, [pc, #228]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800535e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005362:	6413      	str	r3, [r2, #64]	; 0x40
 8005364:	4b37      	ldr	r3, [pc, #220]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005368:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800536c:	60bb      	str	r3, [r7, #8]
 800536e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005370:	4b35      	ldr	r3, [pc, #212]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a34      	ldr	r2, [pc, #208]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800537a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800537c:	f7fe f8e0 	bl	8003540 <HAL_GetTick>
 8005380:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005382:	e008      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005384:	f7fe f8dc 	bl	8003540 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b64      	cmp	r3, #100	; 0x64
 8005390:	d901      	bls.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e38f      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005396:	4b2c      	ldr	r3, [pc, #176]	; (8005448 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d0f0      	beq.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053a2:	4b28      	ldr	r3, [pc, #160]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053aa:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d035      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d02e      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053c0:	4b20      	ldr	r3, [pc, #128]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053ca:	4b1e      	ldr	r3, [pc, #120]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ce:	4a1d      	ldr	r2, [pc, #116]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053d4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053d6:	4b1b      	ldr	r3, [pc, #108]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053da:	4a1a      	ldr	r2, [pc, #104]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80053e2:	4a18      	ldr	r2, [pc, #96]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053e8:	4b16      	ldr	r3, [pc, #88]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d114      	bne.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fe f8a4 	bl	8003540 <HAL_GetTick>
 80053f8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053fa:	e00a      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053fc:	f7fe f8a0 	bl	8003540 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	f241 3288 	movw	r2, #5000	; 0x1388
 800540a:	4293      	cmp	r3, r2
 800540c:	d901      	bls.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e351      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005412:	4b0c      	ldr	r3, [pc, #48]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d0ee      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005426:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800542a:	d111      	bne.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800542c:	4b05      	ldr	r3, [pc, #20]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005438:	4b04      	ldr	r3, [pc, #16]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800543a:	400b      	ands	r3, r1
 800543c:	4901      	ldr	r1, [pc, #4]	; (8005444 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800543e:	4313      	orrs	r3, r2
 8005440:	608b      	str	r3, [r1, #8]
 8005442:	e00b      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005444:	40023800 	.word	0x40023800
 8005448:	40007000 	.word	0x40007000
 800544c:	0ffffcff 	.word	0x0ffffcff
 8005450:	4bb3      	ldr	r3, [pc, #716]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	4ab2      	ldr	r2, [pc, #712]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005456:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800545a:	6093      	str	r3, [r2, #8]
 800545c:	4bb0      	ldr	r3, [pc, #704]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800545e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005468:	49ad      	ldr	r1, [pc, #692]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800546a:	4313      	orrs	r3, r2
 800546c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0310 	and.w	r3, r3, #16
 8005476:	2b00      	cmp	r3, #0
 8005478:	d010      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800547a:	4ba9      	ldr	r3, [pc, #676]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800547c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005480:	4aa7      	ldr	r2, [pc, #668]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005482:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005486:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800548a:	4ba5      	ldr	r3, [pc, #660]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800548c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005494:	49a2      	ldr	r1, [pc, #648]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005496:	4313      	orrs	r3, r2
 8005498:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00a      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054a8:	4b9d      	ldr	r3, [pc, #628]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054b6:	499a      	ldr	r1, [pc, #616]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00a      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054ca:	4b95      	ldr	r3, [pc, #596]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054d8:	4991      	ldr	r1, [pc, #580]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00a      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054ec:	4b8c      	ldr	r3, [pc, #560]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054fa:	4989      	ldr	r1, [pc, #548]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800550e:	4b84      	ldr	r3, [pc, #528]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005510:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005514:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551c:	4980      	ldr	r1, [pc, #512]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800551e:	4313      	orrs	r3, r2
 8005520:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00a      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005530:	4b7b      	ldr	r3, [pc, #492]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005536:	f023 0203 	bic.w	r2, r3, #3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800553e:	4978      	ldr	r1, [pc, #480]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00a      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005552:	4b73      	ldr	r3, [pc, #460]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005558:	f023 020c 	bic.w	r2, r3, #12
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005560:	496f      	ldr	r1, [pc, #444]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005562:	4313      	orrs	r3, r2
 8005564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005574:	4b6a      	ldr	r3, [pc, #424]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800557a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005582:	4967      	ldr	r1, [pc, #412]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005584:	4313      	orrs	r3, r2
 8005586:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005596:	4b62      	ldr	r3, [pc, #392]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800559c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a4:	495e      	ldr	r1, [pc, #376]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00a      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055b8:	4b59      	ldr	r3, [pc, #356]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c6:	4956      	ldr	r1, [pc, #344]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80055da:	4b51      	ldr	r3, [pc, #324]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e8:	494d      	ldr	r1, [pc, #308]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00a      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80055fc:	4b48      	ldr	r3, [pc, #288]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005602:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560a:	4945      	ldr	r1, [pc, #276]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800560c:	4313      	orrs	r3, r2
 800560e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800561e:	4b40      	ldr	r3, [pc, #256]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005620:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005624:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800562c:	493c      	ldr	r1, [pc, #240]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00a      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005640:	4b37      	ldr	r3, [pc, #220]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005646:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800564e:	4934      	ldr	r1, [pc, #208]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d011      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005662:	4b2f      	ldr	r3, [pc, #188]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005668:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005670:	492b      	ldr	r1, [pc, #172]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800567c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005680:	d101      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005682:	2301      	movs	r3, #1
 8005684:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b00      	cmp	r3, #0
 8005690:	d001      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005692:	2301      	movs	r3, #1
 8005694:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d00a      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056a2:	4b1f      	ldr	r3, [pc, #124]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b0:	491b      	ldr	r1, [pc, #108]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00b      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056c4:	4b16      	ldr	r3, [pc, #88]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056d4:	4912      	ldr	r1, [pc, #72]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00b      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80056e8:	4b0d      	ldr	r3, [pc, #52]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ee:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056f8:	4909      	ldr	r1, [pc, #36]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00f      	beq.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800570c:	4b04      	ldr	r3, [pc, #16]	; (8005720 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800570e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005712:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800571c:	e002      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800571e:	bf00      	nop
 8005720:	40023800 	.word	0x40023800
 8005724:	4986      	ldr	r1, [pc, #536]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005726:	4313      	orrs	r3, r2
 8005728:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00b      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005738:	4b81      	ldr	r3, [pc, #516]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800573a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800573e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005748:	497d      	ldr	r1, [pc, #500]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d006      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 80d6 	beq.w	8005910 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005764:	4b76      	ldr	r3, [pc, #472]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a75      	ldr	r2, [pc, #468]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800576a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800576e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005770:	f7fd fee6 	bl	8003540 <HAL_GetTick>
 8005774:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005776:	e008      	b.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005778:	f7fd fee2 	bl	8003540 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b64      	cmp	r3, #100	; 0x64
 8005784:	d901      	bls.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e195      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800578a:	4b6d      	ldr	r3, [pc, #436]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1f0      	bne.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d021      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d11d      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80057aa:	4b65      	ldr	r3, [pc, #404]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057b0:	0c1b      	lsrs	r3, r3, #16
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80057b8:	4b61      	ldr	r3, [pc, #388]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057be:	0e1b      	lsrs	r3, r3, #24
 80057c0:	f003 030f 	and.w	r3, r3, #15
 80057c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	019a      	lsls	r2, r3, #6
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	041b      	lsls	r3, r3, #16
 80057d0:	431a      	orrs	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	061b      	lsls	r3, r3, #24
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	071b      	lsls	r3, r3, #28
 80057de:	4958      	ldr	r1, [pc, #352]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80057e0:	4313      	orrs	r3, r2
 80057e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d004      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057fa:	d00a      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005804:	2b00      	cmp	r3, #0
 8005806:	d02e      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005810:	d129      	bne.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005812:	4b4b      	ldr	r3, [pc, #300]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005814:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005818:	0c1b      	lsrs	r3, r3, #16
 800581a:	f003 0303 	and.w	r3, r3, #3
 800581e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005820:	4b47      	ldr	r3, [pc, #284]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005822:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005826:	0f1b      	lsrs	r3, r3, #28
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	019a      	lsls	r2, r3, #6
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	041b      	lsls	r3, r3, #16
 8005838:	431a      	orrs	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	061b      	lsls	r3, r3, #24
 8005840:	431a      	orrs	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	071b      	lsls	r3, r3, #28
 8005846:	493e      	ldr	r1, [pc, #248]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005848:	4313      	orrs	r3, r2
 800584a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800584e:	4b3c      	ldr	r3, [pc, #240]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005850:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005854:	f023 021f 	bic.w	r2, r3, #31
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	3b01      	subs	r3, #1
 800585e:	4938      	ldr	r1, [pc, #224]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005860:	4313      	orrs	r3, r2
 8005862:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d01d      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005872:	4b33      	ldr	r3, [pc, #204]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005874:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005878:	0e1b      	lsrs	r3, r3, #24
 800587a:	f003 030f 	and.w	r3, r3, #15
 800587e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005880:	4b2f      	ldr	r3, [pc, #188]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005882:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005886:	0f1b      	lsrs	r3, r3, #28
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	019a      	lsls	r2, r3, #6
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	041b      	lsls	r3, r3, #16
 800589a:	431a      	orrs	r2, r3
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	061b      	lsls	r3, r3, #24
 80058a0:	431a      	orrs	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	071b      	lsls	r3, r3, #28
 80058a6:	4926      	ldr	r1, [pc, #152]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d011      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	019a      	lsls	r2, r3, #6
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	041b      	lsls	r3, r3, #16
 80058c6:	431a      	orrs	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	061b      	lsls	r3, r3, #24
 80058ce:	431a      	orrs	r2, r3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	071b      	lsls	r3, r3, #28
 80058d6:	491a      	ldr	r1, [pc, #104]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058de:	4b18      	ldr	r3, [pc, #96]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a17      	ldr	r2, [pc, #92]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80058e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ea:	f7fd fe29 	bl	8003540 <HAL_GetTick>
 80058ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058f0:	e008      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058f2:	f7fd fe25 	bl	8003540 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b64      	cmp	r3, #100	; 0x64
 80058fe:	d901      	bls.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e0d8      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005904:	4b0e      	ldr	r3, [pc, #56]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0f0      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	2b01      	cmp	r3, #1
 8005914:	f040 80ce 	bne.w	8005ab4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005918:	4b09      	ldr	r3, [pc, #36]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a08      	ldr	r2, [pc, #32]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800591e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005922:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005924:	f7fd fe0c 	bl	8003540 <HAL_GetTick>
 8005928:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800592a:	e00b      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800592c:	f7fd fe08 	bl	8003540 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b64      	cmp	r3, #100	; 0x64
 8005938:	d904      	bls.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e0bb      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800593e:	bf00      	nop
 8005940:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005944:	4b5e      	ldr	r3, [pc, #376]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800594c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005950:	d0ec      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d003      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005962:	2b00      	cmp	r3, #0
 8005964:	d009      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800596e:	2b00      	cmp	r3, #0
 8005970:	d02e      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d12a      	bne.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800597a:	4b51      	ldr	r3, [pc, #324]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005980:	0c1b      	lsrs	r3, r3, #16
 8005982:	f003 0303 	and.w	r3, r3, #3
 8005986:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005988:	4b4d      	ldr	r3, [pc, #308]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598e:	0f1b      	lsrs	r3, r3, #28
 8005990:	f003 0307 	and.w	r3, r3, #7
 8005994:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	019a      	lsls	r2, r3, #6
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	041b      	lsls	r3, r3, #16
 80059a0:	431a      	orrs	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	061b      	lsls	r3, r3, #24
 80059a8:	431a      	orrs	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	071b      	lsls	r3, r3, #28
 80059ae:	4944      	ldr	r1, [pc, #272]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80059b6:	4b42      	ldr	r3, [pc, #264]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	3b01      	subs	r3, #1
 80059c6:	021b      	lsls	r3, r3, #8
 80059c8:	493d      	ldr	r1, [pc, #244]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d022      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059e4:	d11d      	bne.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80059e6:	4b36      	ldr	r3, [pc, #216]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ec:	0e1b      	lsrs	r3, r3, #24
 80059ee:	f003 030f 	and.w	r3, r3, #15
 80059f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80059f4:	4b32      	ldr	r3, [pc, #200]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80059f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059fa:	0f1b      	lsrs	r3, r3, #28
 80059fc:	f003 0307 	and.w	r3, r3, #7
 8005a00:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	019a      	lsls	r2, r3, #6
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	041b      	lsls	r3, r3, #16
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	061b      	lsls	r3, r3, #24
 8005a14:	431a      	orrs	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	071b      	lsls	r3, r3, #28
 8005a1a:	4929      	ldr	r1, [pc, #164]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0308 	and.w	r3, r3, #8
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d028      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a2e:	4b24      	ldr	r3, [pc, #144]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a34:	0e1b      	lsrs	r3, r3, #24
 8005a36:	f003 030f 	and.w	r3, r3, #15
 8005a3a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a3c:	4b20      	ldr	r3, [pc, #128]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a42:	0c1b      	lsrs	r3, r3, #16
 8005a44:	f003 0303 	and.w	r3, r3, #3
 8005a48:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	019a      	lsls	r2, r3, #6
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	041b      	lsls	r3, r3, #16
 8005a54:	431a      	orrs	r2, r3
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	061b      	lsls	r3, r3, #24
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	69db      	ldr	r3, [r3, #28]
 8005a60:	071b      	lsls	r3, r3, #28
 8005a62:	4917      	ldr	r1, [pc, #92]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005a6a:	4b15      	ldr	r3, [pc, #84]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a70:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a78:	4911      	ldr	r1, [pc, #68]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005a80:	4b0f      	ldr	r3, [pc, #60]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a0e      	ldr	r2, [pc, #56]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a8c:	f7fd fd58 	bl	8003540 <HAL_GetTick>
 8005a90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a94:	f7fd fd54 	bl	8003540 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b64      	cmp	r3, #100	; 0x64
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e007      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005aa6:	4b06      	ldr	r3, [pc, #24]	; (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005aae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ab2:	d1ef      	bne.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3720      	adds	r7, #32
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
 8005abe:	bf00      	nop
 8005ac0:	40023800 	.word	0x40023800

08005ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d101      	bne.n	8005ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e049      	b.n	8005b6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d106      	bne.n	8005af0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7fd fa80 	bl	8002ff0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3304      	adds	r3, #4
 8005b00:	4619      	mov	r1, r3
 8005b02:	4610      	mov	r0, r2
 8005b04:	f000 fe2a 	bl	800675c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
	...

08005b74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d001      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e054      	b.n	8005c36 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2202      	movs	r2, #2
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 0201 	orr.w	r2, r2, #1
 8005ba2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a26      	ldr	r2, [pc, #152]	; (8005c44 <HAL_TIM_Base_Start_IT+0xd0>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d022      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb6:	d01d      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a22      	ldr	r2, [pc, #136]	; (8005c48 <HAL_TIM_Base_Start_IT+0xd4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d018      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a21      	ldr	r2, [pc, #132]	; (8005c4c <HAL_TIM_Base_Start_IT+0xd8>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d013      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a1f      	ldr	r2, [pc, #124]	; (8005c50 <HAL_TIM_Base_Start_IT+0xdc>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00e      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1e      	ldr	r2, [pc, #120]	; (8005c54 <HAL_TIM_Base_Start_IT+0xe0>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d009      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a1c      	ldr	r2, [pc, #112]	; (8005c58 <HAL_TIM_Base_Start_IT+0xe4>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d004      	beq.n	8005bf4 <HAL_TIM_Base_Start_IT+0x80>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a1b      	ldr	r2, [pc, #108]	; (8005c5c <HAL_TIM_Base_Start_IT+0xe8>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d115      	bne.n	8005c20 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	4b19      	ldr	r3, [pc, #100]	; (8005c60 <HAL_TIM_Base_Start_IT+0xec>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2b06      	cmp	r3, #6
 8005c04:	d015      	beq.n	8005c32 <HAL_TIM_Base_Start_IT+0xbe>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c0c:	d011      	beq.n	8005c32 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f042 0201 	orr.w	r2, r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c1e:	e008      	b.n	8005c32 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0201 	orr.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	e000      	b.n	8005c34 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	40010000 	.word	0x40010000
 8005c48:	40000400 	.word	0x40000400
 8005c4c:	40000800 	.word	0x40000800
 8005c50:	40000c00 	.word	0x40000c00
 8005c54:	40010400 	.word	0x40010400
 8005c58:	40014000 	.word	0x40014000
 8005c5c:	40001800 	.word	0x40001800
 8005c60:	00010007 	.word	0x00010007

08005c64 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 0201 	bic.w	r2, r2, #1
 8005c7a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6a1a      	ldr	r2, [r3, #32]
 8005c82:	f241 1311 	movw	r3, #4369	; 0x1111
 8005c86:	4013      	ands	r3, r2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10f      	bne.n	8005cac <HAL_TIM_Base_Stop_IT+0x48>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	6a1a      	ldr	r2, [r3, #32]
 8005c92:	f240 4344 	movw	r3, #1092	; 0x444
 8005c96:	4013      	ands	r3, r2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d107      	bne.n	8005cac <HAL_TIM_Base_Stop_IT+0x48>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0201 	bic.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b082      	sub	sp, #8
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e049      	b.n	8005d68 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d106      	bne.n	8005cee <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 f841 	bl	8005d70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	4619      	mov	r1, r3
 8005d00:	4610      	mov	r0, r2
 8005d02:	f000 fd2b 	bl	800675c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2201      	movs	r2, #1
 8005d5a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d109      	bne.n	8005da8 <HAL_TIM_PWM_Start+0x24>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	bf14      	ite	ne
 8005da0:	2301      	movne	r3, #1
 8005da2:	2300      	moveq	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	e03c      	b.n	8005e22 <HAL_TIM_PWM_Start+0x9e>
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	2b04      	cmp	r3, #4
 8005dac:	d109      	bne.n	8005dc2 <HAL_TIM_PWM_Start+0x3e>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	bf14      	ite	ne
 8005dba:	2301      	movne	r3, #1
 8005dbc:	2300      	moveq	r3, #0
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	e02f      	b.n	8005e22 <HAL_TIM_PWM_Start+0x9e>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d109      	bne.n	8005ddc <HAL_TIM_PWM_Start+0x58>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	bf14      	ite	ne
 8005dd4:	2301      	movne	r3, #1
 8005dd6:	2300      	moveq	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	e022      	b.n	8005e22 <HAL_TIM_PWM_Start+0x9e>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	2b0c      	cmp	r3, #12
 8005de0:	d109      	bne.n	8005df6 <HAL_TIM_PWM_Start+0x72>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	bf14      	ite	ne
 8005dee:	2301      	movne	r3, #1
 8005df0:	2300      	moveq	r3, #0
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	e015      	b.n	8005e22 <HAL_TIM_PWM_Start+0x9e>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b10      	cmp	r3, #16
 8005dfa:	d109      	bne.n	8005e10 <HAL_TIM_PWM_Start+0x8c>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	bf14      	ite	ne
 8005e08:	2301      	movne	r3, #1
 8005e0a:	2300      	moveq	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	e008      	b.n	8005e22 <HAL_TIM_PWM_Start+0x9e>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	bf14      	ite	ne
 8005e1c:	2301      	movne	r3, #1
 8005e1e:	2300      	moveq	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	e092      	b.n	8005f50 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d104      	bne.n	8005e3a <HAL_TIM_PWM_Start+0xb6>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e38:	e023      	b.n	8005e82 <HAL_TIM_PWM_Start+0xfe>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b04      	cmp	r3, #4
 8005e3e:	d104      	bne.n	8005e4a <HAL_TIM_PWM_Start+0xc6>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2202      	movs	r2, #2
 8005e44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e48:	e01b      	b.n	8005e82 <HAL_TIM_PWM_Start+0xfe>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b08      	cmp	r3, #8
 8005e4e:	d104      	bne.n	8005e5a <HAL_TIM_PWM_Start+0xd6>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2202      	movs	r2, #2
 8005e54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e58:	e013      	b.n	8005e82 <HAL_TIM_PWM_Start+0xfe>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2b0c      	cmp	r3, #12
 8005e5e:	d104      	bne.n	8005e6a <HAL_TIM_PWM_Start+0xe6>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e68:	e00b      	b.n	8005e82 <HAL_TIM_PWM_Start+0xfe>
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d104      	bne.n	8005e7a <HAL_TIM_PWM_Start+0xf6>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e78:	e003      	b.n	8005e82 <HAL_TIM_PWM_Start+0xfe>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2202      	movs	r2, #2
 8005e7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2201      	movs	r2, #1
 8005e88:	6839      	ldr	r1, [r7, #0]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f001 f892 	bl	8006fb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a30      	ldr	r2, [pc, #192]	; (8005f58 <HAL_TIM_PWM_Start+0x1d4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d004      	beq.n	8005ea4 <HAL_TIM_PWM_Start+0x120>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a2f      	ldr	r2, [pc, #188]	; (8005f5c <HAL_TIM_PWM_Start+0x1d8>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d101      	bne.n	8005ea8 <HAL_TIM_PWM_Start+0x124>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e000      	b.n	8005eaa <HAL_TIM_PWM_Start+0x126>
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ebc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a25      	ldr	r2, [pc, #148]	; (8005f58 <HAL_TIM_PWM_Start+0x1d4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d022      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ed0:	d01d      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a22      	ldr	r2, [pc, #136]	; (8005f60 <HAL_TIM_PWM_Start+0x1dc>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d018      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a20      	ldr	r2, [pc, #128]	; (8005f64 <HAL_TIM_PWM_Start+0x1e0>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d013      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a1f      	ldr	r2, [pc, #124]	; (8005f68 <HAL_TIM_PWM_Start+0x1e4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00e      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a19      	ldr	r2, [pc, #100]	; (8005f5c <HAL_TIM_PWM_Start+0x1d8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d009      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a1b      	ldr	r2, [pc, #108]	; (8005f6c <HAL_TIM_PWM_Start+0x1e8>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d004      	beq.n	8005f0e <HAL_TIM_PWM_Start+0x18a>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a19      	ldr	r2, [pc, #100]	; (8005f70 <HAL_TIM_PWM_Start+0x1ec>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d115      	bne.n	8005f3a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689a      	ldr	r2, [r3, #8]
 8005f14:	4b17      	ldr	r3, [pc, #92]	; (8005f74 <HAL_TIM_PWM_Start+0x1f0>)
 8005f16:	4013      	ands	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2b06      	cmp	r3, #6
 8005f1e:	d015      	beq.n	8005f4c <HAL_TIM_PWM_Start+0x1c8>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f26:	d011      	beq.n	8005f4c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f38:	e008      	b.n	8005f4c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f042 0201 	orr.w	r2, r2, #1
 8005f48:	601a      	str	r2, [r3, #0]
 8005f4a:	e000      	b.n	8005f4e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40010000 	.word	0x40010000
 8005f5c:	40010400 	.word	0x40010400
 8005f60:	40000400 	.word	0x40000400
 8005f64:	40000800 	.word	0x40000800
 8005f68:	40000c00 	.word	0x40000c00
 8005f6c:	40014000 	.word	0x40014000
 8005f70:	40001800 	.word	0x40001800
 8005f74:	00010007 	.word	0x00010007

08005f78 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2200      	movs	r2, #0
 8005f88:	6839      	ldr	r1, [r7, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f001 f812 	bl	8006fb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a36      	ldr	r2, [pc, #216]	; (8006070 <HAL_TIM_PWM_Stop+0xf8>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIM_PWM_Stop+0x2c>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a35      	ldr	r2, [pc, #212]	; (8006074 <HAL_TIM_PWM_Stop+0xfc>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_PWM_Stop+0x30>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_Stop+0x32>
 8005fa8:	2300      	movs	r3, #0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d017      	beq.n	8005fde <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6a1a      	ldr	r2, [r3, #32]
 8005fb4:	f241 1311 	movw	r3, #4369	; 0x1111
 8005fb8:	4013      	ands	r3, r2
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10f      	bne.n	8005fde <HAL_TIM_PWM_Stop+0x66>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6a1a      	ldr	r2, [r3, #32]
 8005fc4:	f240 4344 	movw	r3, #1092	; 0x444
 8005fc8:	4013      	ands	r3, r2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d107      	bne.n	8005fde <HAL_TIM_PWM_Stop+0x66>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	6a1a      	ldr	r2, [r3, #32]
 8005fe4:	f241 1311 	movw	r3, #4369	; 0x1111
 8005fe8:	4013      	ands	r3, r2
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d10f      	bne.n	800600e <HAL_TIM_PWM_Stop+0x96>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6a1a      	ldr	r2, [r3, #32]
 8005ff4:	f240 4344 	movw	r3, #1092	; 0x444
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d107      	bne.n	800600e <HAL_TIM_PWM_Stop+0x96>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0201 	bic.w	r2, r2, #1
 800600c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <HAL_TIM_PWM_Stop+0xa6>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800601c:	e023      	b.n	8006066 <HAL_TIM_PWM_Stop+0xee>
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b04      	cmp	r3, #4
 8006022:	d104      	bne.n	800602e <HAL_TIM_PWM_Stop+0xb6>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800602c:	e01b      	b.n	8006066 <HAL_TIM_PWM_Stop+0xee>
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b08      	cmp	r3, #8
 8006032:	d104      	bne.n	800603e <HAL_TIM_PWM_Stop+0xc6>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800603c:	e013      	b.n	8006066 <HAL_TIM_PWM_Stop+0xee>
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b0c      	cmp	r3, #12
 8006042:	d104      	bne.n	800604e <HAL_TIM_PWM_Stop+0xd6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800604c:	e00b      	b.n	8006066 <HAL_TIM_PWM_Stop+0xee>
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	2b10      	cmp	r3, #16
 8006052:	d104      	bne.n	800605e <HAL_TIM_PWM_Stop+0xe6>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800605c:	e003      	b.n	8006066 <HAL_TIM_PWM_Stop+0xee>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3708      	adds	r7, #8
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	40010000 	.word	0x40010000
 8006074:	40010400 	.word	0x40010400

08006078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	f003 0302 	and.w	r3, r3, #2
 800608a:	2b02      	cmp	r3, #2
 800608c:	d122      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b02      	cmp	r3, #2
 800609a:	d11b      	bne.n	80060d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0202 	mvn.w	r2, #2
 80060a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 fb30 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 80060c0:	e005      	b.n	80060ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fb22 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 fb33 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d122      	bne.n	8006128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d11b      	bne.n	8006128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0204 	mvn.w	r2, #4
 80060f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2202      	movs	r2, #2
 80060fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fb06 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 8006114:	e005      	b.n	8006122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 faf8 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fb09 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	f003 0308 	and.w	r3, r3, #8
 8006132:	2b08      	cmp	r3, #8
 8006134:	d122      	bne.n	800617c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	f003 0308 	and.w	r3, r3, #8
 8006140:	2b08      	cmp	r3, #8
 8006142:	d11b      	bne.n	800617c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f06f 0208 	mvn.w	r2, #8
 800614c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2204      	movs	r2, #4
 8006152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fadc 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 8006168:	e005      	b.n	8006176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 face 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fadf 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	f003 0310 	and.w	r3, r3, #16
 8006186:	2b10      	cmp	r3, #16
 8006188:	d122      	bne.n	80061d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f003 0310 	and.w	r3, r3, #16
 8006194:	2b10      	cmp	r3, #16
 8006196:	d11b      	bne.n	80061d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f06f 0210 	mvn.w	r2, #16
 80061a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2208      	movs	r2, #8
 80061a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 fab2 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 80061bc:	e005      	b.n	80061ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 faa4 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 fab5 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d10e      	bne.n	80061fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d107      	bne.n	80061fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f06f 0201 	mvn.w	r2, #1
 80061f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 fa7e 	bl	80066f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006206:	2b80      	cmp	r3, #128	; 0x80
 8006208:	d10e      	bne.n	8006228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006214:	2b80      	cmp	r3, #128	; 0x80
 8006216:	d107      	bne.n	8006228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 ff84 	bl	8007130 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006232:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006236:	d10e      	bne.n	8006256 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006242:	2b80      	cmp	r3, #128	; 0x80
 8006244:	d107      	bne.n	8006256 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800624e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 ff77 	bl	8007144 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006260:	2b40      	cmp	r3, #64	; 0x40
 8006262:	d10e      	bne.n	8006282 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626e:	2b40      	cmp	r3, #64	; 0x40
 8006270:	d107      	bne.n	8006282 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800627a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 fa63 	bl	8006748 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	f003 0320 	and.w	r3, r3, #32
 800628c:	2b20      	cmp	r3, #32
 800628e:	d10e      	bne.n	80062ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b20      	cmp	r3, #32
 800629c:	d107      	bne.n	80062ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f06f 0220 	mvn.w	r2, #32
 80062a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 ff37 	bl	800711c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062ae:	bf00      	nop
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
	...

080062b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062c4:	2300      	movs	r3, #0
 80062c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80062d2:	2302      	movs	r3, #2
 80062d4:	e0ff      	b.n	80064d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2b14      	cmp	r3, #20
 80062e2:	f200 80f0 	bhi.w	80064c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80062e6:	a201      	add	r2, pc, #4	; (adr r2, 80062ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ec:	08006341 	.word	0x08006341
 80062f0:	080064c7 	.word	0x080064c7
 80062f4:	080064c7 	.word	0x080064c7
 80062f8:	080064c7 	.word	0x080064c7
 80062fc:	08006381 	.word	0x08006381
 8006300:	080064c7 	.word	0x080064c7
 8006304:	080064c7 	.word	0x080064c7
 8006308:	080064c7 	.word	0x080064c7
 800630c:	080063c3 	.word	0x080063c3
 8006310:	080064c7 	.word	0x080064c7
 8006314:	080064c7 	.word	0x080064c7
 8006318:	080064c7 	.word	0x080064c7
 800631c:	08006403 	.word	0x08006403
 8006320:	080064c7 	.word	0x080064c7
 8006324:	080064c7 	.word	0x080064c7
 8006328:	080064c7 	.word	0x080064c7
 800632c:	08006445 	.word	0x08006445
 8006330:	080064c7 	.word	0x080064c7
 8006334:	080064c7 	.word	0x080064c7
 8006338:	080064c7 	.word	0x080064c7
 800633c:	08006485 	.word	0x08006485
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68b9      	ldr	r1, [r7, #8]
 8006346:	4618      	mov	r0, r3
 8006348:	f000 faa8 	bl	800689c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f042 0208 	orr.w	r2, r2, #8
 800635a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0204 	bic.w	r2, r2, #4
 800636a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6999      	ldr	r1, [r3, #24]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	691a      	ldr	r2, [r3, #16]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	619a      	str	r2, [r3, #24]
      break;
 800637e:	e0a5      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68b9      	ldr	r1, [r7, #8]
 8006386:	4618      	mov	r0, r3
 8006388:	f000 fafa 	bl	8006980 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800639a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6999      	ldr	r1, [r3, #24]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	021a      	lsls	r2, r3, #8
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	430a      	orrs	r2, r1
 80063be:	619a      	str	r2, [r3, #24]
      break;
 80063c0:	e084      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68b9      	ldr	r1, [r7, #8]
 80063c8:	4618      	mov	r0, r3
 80063ca:	f000 fb51 	bl	8006a70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69da      	ldr	r2, [r3, #28]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f042 0208 	orr.w	r2, r2, #8
 80063dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69da      	ldr	r2, [r3, #28]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 0204 	bic.w	r2, r2, #4
 80063ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	69d9      	ldr	r1, [r3, #28]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	691a      	ldr	r2, [r3, #16]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	61da      	str	r2, [r3, #28]
      break;
 8006400:	e064      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68b9      	ldr	r1, [r7, #8]
 8006408:	4618      	mov	r0, r3
 800640a:	f000 fba7 	bl	8006b5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69da      	ldr	r2, [r3, #28]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800641c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69da      	ldr	r2, [r3, #28]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800642c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69d9      	ldr	r1, [r3, #28]
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	021a      	lsls	r2, r3, #8
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	430a      	orrs	r2, r1
 8006440:	61da      	str	r2, [r3, #28]
      break;
 8006442:	e043      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68b9      	ldr	r1, [r7, #8]
 800644a:	4618      	mov	r0, r3
 800644c:	f000 fbde 	bl	8006c0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0208 	orr.w	r2, r2, #8
 800645e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0204 	bic.w	r2, r2, #4
 800646e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691a      	ldr	r2, [r3, #16]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006482:	e023      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fc10 	bl	8006cb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800649e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	021a      	lsls	r2, r3, #8
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80064c4:	e002      	b.n	80064cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	75fb      	strb	r3, [r7, #23]
      break;
 80064ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop

080064e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d101      	bne.n	80064fc <HAL_TIM_ConfigClockSource+0x1c>
 80064f8:	2302      	movs	r3, #2
 80064fa:	e0b4      	b.n	8006666 <HAL_TIM_ConfigClockSource+0x186>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2202      	movs	r2, #2
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	4b56      	ldr	r3, [pc, #344]	; (8006670 <HAL_TIM_ConfigClockSource+0x190>)
 8006518:	4013      	ands	r3, r2
 800651a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006534:	d03e      	beq.n	80065b4 <HAL_TIM_ConfigClockSource+0xd4>
 8006536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800653a:	f200 8087 	bhi.w	800664c <HAL_TIM_ConfigClockSource+0x16c>
 800653e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006542:	f000 8086 	beq.w	8006652 <HAL_TIM_ConfigClockSource+0x172>
 8006546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800654a:	d87f      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 800654c:	2b70      	cmp	r3, #112	; 0x70
 800654e:	d01a      	beq.n	8006586 <HAL_TIM_ConfigClockSource+0xa6>
 8006550:	2b70      	cmp	r3, #112	; 0x70
 8006552:	d87b      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 8006554:	2b60      	cmp	r3, #96	; 0x60
 8006556:	d050      	beq.n	80065fa <HAL_TIM_ConfigClockSource+0x11a>
 8006558:	2b60      	cmp	r3, #96	; 0x60
 800655a:	d877      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 800655c:	2b50      	cmp	r3, #80	; 0x50
 800655e:	d03c      	beq.n	80065da <HAL_TIM_ConfigClockSource+0xfa>
 8006560:	2b50      	cmp	r3, #80	; 0x50
 8006562:	d873      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 8006564:	2b40      	cmp	r3, #64	; 0x40
 8006566:	d058      	beq.n	800661a <HAL_TIM_ConfigClockSource+0x13a>
 8006568:	2b40      	cmp	r3, #64	; 0x40
 800656a:	d86f      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 800656c:	2b30      	cmp	r3, #48	; 0x30
 800656e:	d064      	beq.n	800663a <HAL_TIM_ConfigClockSource+0x15a>
 8006570:	2b30      	cmp	r3, #48	; 0x30
 8006572:	d86b      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 8006574:	2b20      	cmp	r3, #32
 8006576:	d060      	beq.n	800663a <HAL_TIM_ConfigClockSource+0x15a>
 8006578:	2b20      	cmp	r3, #32
 800657a:	d867      	bhi.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
 800657c:	2b00      	cmp	r3, #0
 800657e:	d05c      	beq.n	800663a <HAL_TIM_ConfigClockSource+0x15a>
 8006580:	2b10      	cmp	r3, #16
 8006582:	d05a      	beq.n	800663a <HAL_TIM_ConfigClockSource+0x15a>
 8006584:	e062      	b.n	800664c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6818      	ldr	r0, [r3, #0]
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	6899      	ldr	r1, [r3, #8]
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	f000 fced 	bl	8006f74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	689b      	ldr	r3, [r3, #8]
 80065a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80065a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	609a      	str	r2, [r3, #8]
      break;
 80065b2:	e04f      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6818      	ldr	r0, [r3, #0]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	6899      	ldr	r1, [r3, #8]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f000 fcd6 	bl	8006f74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689a      	ldr	r2, [r3, #8]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065d6:	609a      	str	r2, [r3, #8]
      break;
 80065d8:	e03c      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6818      	ldr	r0, [r3, #0]
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	6859      	ldr	r1, [r3, #4]
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	461a      	mov	r2, r3
 80065e8:	f000 fc4a 	bl	8006e80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2150      	movs	r1, #80	; 0x50
 80065f2:	4618      	mov	r0, r3
 80065f4:	f000 fca3 	bl	8006f3e <TIM_ITRx_SetConfig>
      break;
 80065f8:	e02c      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6818      	ldr	r0, [r3, #0]
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	6859      	ldr	r1, [r3, #4]
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	461a      	mov	r2, r3
 8006608:	f000 fc69 	bl	8006ede <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2160      	movs	r1, #96	; 0x60
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fc93 	bl	8006f3e <TIM_ITRx_SetConfig>
      break;
 8006618:	e01c      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6818      	ldr	r0, [r3, #0]
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	6859      	ldr	r1, [r3, #4]
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	461a      	mov	r2, r3
 8006628:	f000 fc2a 	bl	8006e80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2140      	movs	r1, #64	; 0x40
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fc83 	bl	8006f3e <TIM_ITRx_SetConfig>
      break;
 8006638:	e00c      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4619      	mov	r1, r3
 8006644:	4610      	mov	r0, r2
 8006646:	f000 fc7a 	bl	8006f3e <TIM_ITRx_SetConfig>
      break;
 800664a:	e003      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	73fb      	strb	r3, [r7, #15]
      break;
 8006650:	e000      	b.n	8006654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006664:	7bfb      	ldrb	r3, [r7, #15]
}
 8006666:	4618      	mov	r0, r3
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	fffeff88 	.word	0xfffeff88

08006674 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006684:	2b01      	cmp	r3, #1
 8006686:	d101      	bne.n	800668c <HAL_TIM_SlaveConfigSynchro+0x18>
 8006688:	2302      	movs	r3, #2
 800668a:	e031      	b.n	80066f0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800669c:	6839      	ldr	r1, [r7, #0]
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 fb5a 	bl	8006d58 <TIM_SlaveTimer_SetConfig>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d009      	beq.n	80066be <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e018      	b.n	80066f0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68da      	ldr	r2, [r3, #12]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066cc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80066dc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3708      	adds	r7, #8
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a40      	ldr	r2, [pc, #256]	; (8006870 <TIM_Base_SetConfig+0x114>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800677a:	d00f      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a3d      	ldr	r2, [pc, #244]	; (8006874 <TIM_Base_SetConfig+0x118>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00b      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a3c      	ldr	r2, [pc, #240]	; (8006878 <TIM_Base_SetConfig+0x11c>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d007      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a3b      	ldr	r2, [pc, #236]	; (800687c <TIM_Base_SetConfig+0x120>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d003      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a3a      	ldr	r2, [pc, #232]	; (8006880 <TIM_Base_SetConfig+0x124>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d108      	bne.n	80067ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a2f      	ldr	r2, [pc, #188]	; (8006870 <TIM_Base_SetConfig+0x114>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d02b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067bc:	d027      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a2c      	ldr	r2, [pc, #176]	; (8006874 <TIM_Base_SetConfig+0x118>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d023      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a2b      	ldr	r2, [pc, #172]	; (8006878 <TIM_Base_SetConfig+0x11c>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d01f      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a2a      	ldr	r2, [pc, #168]	; (800687c <TIM_Base_SetConfig+0x120>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d01b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a29      	ldr	r2, [pc, #164]	; (8006880 <TIM_Base_SetConfig+0x124>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d017      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a28      	ldr	r2, [pc, #160]	; (8006884 <TIM_Base_SetConfig+0x128>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d013      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a27      	ldr	r2, [pc, #156]	; (8006888 <TIM_Base_SetConfig+0x12c>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d00f      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a26      	ldr	r2, [pc, #152]	; (800688c <TIM_Base_SetConfig+0x130>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d00b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a25      	ldr	r2, [pc, #148]	; (8006890 <TIM_Base_SetConfig+0x134>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d007      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a24      	ldr	r2, [pc, #144]	; (8006894 <TIM_Base_SetConfig+0x138>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d003      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a23      	ldr	r2, [pc, #140]	; (8006898 <TIM_Base_SetConfig+0x13c>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d108      	bne.n	8006820 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4313      	orrs	r3, r2
 800681e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	4313      	orrs	r3, r2
 800682c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	689a      	ldr	r2, [r3, #8]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a0a      	ldr	r2, [pc, #40]	; (8006870 <TIM_Base_SetConfig+0x114>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d003      	beq.n	8006854 <TIM_Base_SetConfig+0xf8>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a0c      	ldr	r2, [pc, #48]	; (8006880 <TIM_Base_SetConfig+0x124>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d103      	bne.n	800685c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	691a      	ldr	r2, [r3, #16]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	615a      	str	r2, [r3, #20]
}
 8006862:	bf00      	nop
 8006864:	3714      	adds	r7, #20
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	40010000 	.word	0x40010000
 8006874:	40000400 	.word	0x40000400
 8006878:	40000800 	.word	0x40000800
 800687c:	40000c00 	.word	0x40000c00
 8006880:	40010400 	.word	0x40010400
 8006884:	40014000 	.word	0x40014000
 8006888:	40014400 	.word	0x40014400
 800688c:	40014800 	.word	0x40014800
 8006890:	40001800 	.word	0x40001800
 8006894:	40001c00 	.word	0x40001c00
 8006898:	40002000 	.word	0x40002000

0800689c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800689c:	b480      	push	{r7}
 800689e:	b087      	sub	sp, #28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	f023 0201 	bic.w	r2, r3, #1
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	4b2b      	ldr	r3, [pc, #172]	; (8006974 <TIM_OC1_SetConfig+0xd8>)
 80068c8:	4013      	ands	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0303 	bic.w	r3, r3, #3
 80068d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	4313      	orrs	r3, r2
 80068dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	f023 0302 	bic.w	r3, r3, #2
 80068e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	697a      	ldr	r2, [r7, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a21      	ldr	r2, [pc, #132]	; (8006978 <TIM_OC1_SetConfig+0xdc>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_OC1_SetConfig+0x64>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a20      	ldr	r2, [pc, #128]	; (800697c <TIM_OC1_SetConfig+0xe0>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d10c      	bne.n	800691a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f023 0308 	bic.w	r3, r3, #8
 8006906:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	68db      	ldr	r3, [r3, #12]
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	4313      	orrs	r3, r2
 8006910:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f023 0304 	bic.w	r3, r3, #4
 8006918:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a16      	ldr	r2, [pc, #88]	; (8006978 <TIM_OC1_SetConfig+0xdc>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d003      	beq.n	800692a <TIM_OC1_SetConfig+0x8e>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a15      	ldr	r2, [pc, #84]	; (800697c <TIM_OC1_SetConfig+0xe0>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d111      	bne.n	800694e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006930:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006938:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4313      	orrs	r3, r2
 8006942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	4313      	orrs	r3, r2
 800694c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	685a      	ldr	r2, [r3, #4]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	621a      	str	r2, [r3, #32]
}
 8006968:	bf00      	nop
 800696a:	371c      	adds	r7, #28
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr
 8006974:	fffeff8f 	.word	0xfffeff8f
 8006978:	40010000 	.word	0x40010000
 800697c:	40010400 	.word	0x40010400

08006980 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	f023 0210 	bic.w	r2, r3, #16
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	4b2e      	ldr	r3, [pc, #184]	; (8006a64 <TIM_OC2_SetConfig+0xe4>)
 80069ac:	4013      	ands	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	021b      	lsls	r3, r3, #8
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f023 0320 	bic.w	r3, r3, #32
 80069ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	011b      	lsls	r3, r3, #4
 80069d2:	697a      	ldr	r2, [r7, #20]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a23      	ldr	r2, [pc, #140]	; (8006a68 <TIM_OC2_SetConfig+0xe8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d003      	beq.n	80069e8 <TIM_OC2_SetConfig+0x68>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a22      	ldr	r2, [pc, #136]	; (8006a6c <TIM_OC2_SetConfig+0xec>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d10d      	bne.n	8006a04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	011b      	lsls	r3, r3, #4
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a18      	ldr	r2, [pc, #96]	; (8006a68 <TIM_OC2_SetConfig+0xe8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_OC2_SetConfig+0x94>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a17      	ldr	r2, [pc, #92]	; (8006a6c <TIM_OC2_SetConfig+0xec>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d113      	bne.n	8006a3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	693a      	ldr	r2, [r7, #16]
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	621a      	str	r2, [r3, #32]
}
 8006a56:	bf00      	nop
 8006a58:	371c      	adds	r7, #28
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
 8006a62:	bf00      	nop
 8006a64:	feff8fff 	.word	0xfeff8fff
 8006a68:	40010000 	.word	0x40010000
 8006a6c:	40010400 	.word	0x40010400

08006a70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b087      	sub	sp, #28
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a98:	68fa      	ldr	r2, [r7, #12]
 8006a9a:	4b2d      	ldr	r3, [pc, #180]	; (8006b50 <TIM_OC3_SetConfig+0xe0>)
 8006a9c:	4013      	ands	r3, r2
 8006a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0303 	bic.w	r3, r3, #3
 8006aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	021b      	lsls	r3, r3, #8
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a22      	ldr	r2, [pc, #136]	; (8006b54 <TIM_OC3_SetConfig+0xe4>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d003      	beq.n	8006ad6 <TIM_OC3_SetConfig+0x66>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a21      	ldr	r2, [pc, #132]	; (8006b58 <TIM_OC3_SetConfig+0xe8>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d10d      	bne.n	8006af2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006adc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	021b      	lsls	r3, r3, #8
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a17      	ldr	r2, [pc, #92]	; (8006b54 <TIM_OC3_SetConfig+0xe4>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d003      	beq.n	8006b02 <TIM_OC3_SetConfig+0x92>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a16      	ldr	r2, [pc, #88]	; (8006b58 <TIM_OC3_SetConfig+0xe8>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d113      	bne.n	8006b2a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	011b      	lsls	r3, r3, #4
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	699b      	ldr	r3, [r3, #24]
 8006b22:	011b      	lsls	r3, r3, #4
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	621a      	str	r2, [r3, #32]
}
 8006b44:	bf00      	nop
 8006b46:	371c      	adds	r7, #28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	fffeff8f 	.word	0xfffeff8f
 8006b54:	40010000 	.word	0x40010000
 8006b58:	40010400 	.word	0x40010400

08006b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	69db      	ldr	r3, [r3, #28]
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	4b1e      	ldr	r3, [pc, #120]	; (8006c00 <TIM_OC4_SetConfig+0xa4>)
 8006b88:	4013      	ands	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	021b      	lsls	r3, r3, #8
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	031b      	lsls	r3, r3, #12
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a13      	ldr	r2, [pc, #76]	; (8006c04 <TIM_OC4_SetConfig+0xa8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d003      	beq.n	8006bc4 <TIM_OC4_SetConfig+0x68>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a12      	ldr	r2, [pc, #72]	; (8006c08 <TIM_OC4_SetConfig+0xac>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d109      	bne.n	8006bd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	695b      	ldr	r3, [r3, #20]
 8006bd0:	019b      	lsls	r3, r3, #6
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	697a      	ldr	r2, [r7, #20]
 8006bdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	621a      	str	r2, [r3, #32]
}
 8006bf2:	bf00      	nop
 8006bf4:	371c      	adds	r7, #28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	feff8fff 	.word	0xfeff8fff
 8006c04:	40010000 	.word	0x40010000
 8006c08:	40010400 	.word	0x40010400

08006c0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
 8006c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a1b      	ldr	r3, [r3, #32]
 8006c1a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	4b1b      	ldr	r3, [pc, #108]	; (8006ca4 <TIM_OC5_SetConfig+0x98>)
 8006c38:	4013      	ands	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006c4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	041b      	lsls	r3, r3, #16
 8006c54:	693a      	ldr	r2, [r7, #16]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a12      	ldr	r2, [pc, #72]	; (8006ca8 <TIM_OC5_SetConfig+0x9c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d003      	beq.n	8006c6a <TIM_OC5_SetConfig+0x5e>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a11      	ldr	r2, [pc, #68]	; (8006cac <TIM_OC5_SetConfig+0xa0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d109      	bne.n	8006c7e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	021b      	lsls	r3, r3, #8
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	621a      	str	r2, [r3, #32]
}
 8006c98:	bf00      	nop
 8006c9a:	371c      	adds	r7, #28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr
 8006ca4:	fffeff8f 	.word	0xfffeff8f
 8006ca8:	40010000 	.word	0x40010000
 8006cac:	40010400 	.word	0x40010400

08006cb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	4b1c      	ldr	r3, [pc, #112]	; (8006d4c <TIM_OC6_SetConfig+0x9c>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	021b      	lsls	r3, r3, #8
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006cf2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	051b      	lsls	r3, r3, #20
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a13      	ldr	r2, [pc, #76]	; (8006d50 <TIM_OC6_SetConfig+0xa0>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d003      	beq.n	8006d10 <TIM_OC6_SetConfig+0x60>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a12      	ldr	r2, [pc, #72]	; (8006d54 <TIM_OC6_SetConfig+0xa4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d109      	bne.n	8006d24 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	695b      	ldr	r3, [r3, #20]
 8006d1c:	029b      	lsls	r3, r3, #10
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	685a      	ldr	r2, [r3, #4]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	693a      	ldr	r2, [r7, #16]
 8006d3c:	621a      	str	r2, [r3, #32]
}
 8006d3e:	bf00      	nop
 8006d40:	371c      	adds	r7, #28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	feff8fff 	.word	0xfeff8fff
 8006d50:	40010000 	.word	0x40010000
 8006d54:	40010400 	.word	0x40010400

08006d58 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b086      	sub	sp, #24
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d62:	2300      	movs	r3, #0
 8006d64:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d74:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	4b3e      	ldr	r3, [pc, #248]	; (8006e7c <TIM_SlaveTimer_SetConfig+0x124>)
 8006d84:	4013      	ands	r3, r2
 8006d86:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	693a      	ldr	r2, [r7, #16]
 8006d98:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b70      	cmp	r3, #112	; 0x70
 8006da0:	d01a      	beq.n	8006dd8 <TIM_SlaveTimer_SetConfig+0x80>
 8006da2:	2b70      	cmp	r3, #112	; 0x70
 8006da4:	d860      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006da6:	2b60      	cmp	r3, #96	; 0x60
 8006da8:	d054      	beq.n	8006e54 <TIM_SlaveTimer_SetConfig+0xfc>
 8006daa:	2b60      	cmp	r3, #96	; 0x60
 8006dac:	d85c      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006dae:	2b50      	cmp	r3, #80	; 0x50
 8006db0:	d046      	beq.n	8006e40 <TIM_SlaveTimer_SetConfig+0xe8>
 8006db2:	2b50      	cmp	r3, #80	; 0x50
 8006db4:	d858      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006db6:	2b40      	cmp	r3, #64	; 0x40
 8006db8:	d019      	beq.n	8006dee <TIM_SlaveTimer_SetConfig+0x96>
 8006dba:	2b40      	cmp	r3, #64	; 0x40
 8006dbc:	d854      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006dbe:	2b30      	cmp	r3, #48	; 0x30
 8006dc0:	d055      	beq.n	8006e6e <TIM_SlaveTimer_SetConfig+0x116>
 8006dc2:	2b30      	cmp	r3, #48	; 0x30
 8006dc4:	d850      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006dc6:	2b20      	cmp	r3, #32
 8006dc8:	d051      	beq.n	8006e6e <TIM_SlaveTimer_SetConfig+0x116>
 8006dca:	2b20      	cmp	r3, #32
 8006dcc:	d84c      	bhi.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d04d      	beq.n	8006e6e <TIM_SlaveTimer_SetConfig+0x116>
 8006dd2:	2b10      	cmp	r3, #16
 8006dd4:	d04b      	beq.n	8006e6e <TIM_SlaveTimer_SetConfig+0x116>
 8006dd6:	e047      	b.n	8006e68 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6818      	ldr	r0, [r3, #0]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	68d9      	ldr	r1, [r3, #12]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	689a      	ldr	r2, [r3, #8]
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	f000 f8c4 	bl	8006f74 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006dec:	e040      	b.n	8006e70 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b05      	cmp	r3, #5
 8006df4:	d101      	bne.n	8006dfa <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e03b      	b.n	8006e72 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6a1a      	ldr	r2, [r3, #32]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0201 	bic.w	r2, r2, #1
 8006e10:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e20:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	011b      	lsls	r3, r3, #4
 8006e28:	68ba      	ldr	r2, [r7, #8]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	621a      	str	r2, [r3, #32]
      break;
 8006e3e:	e017      	b.n	8006e70 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6818      	ldr	r0, [r3, #0]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	6899      	ldr	r1, [r3, #8]
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	f000 f817 	bl	8006e80 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006e52:	e00d      	b.n	8006e70 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6818      	ldr	r0, [r3, #0]
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	6899      	ldr	r1, [r3, #8]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	691b      	ldr	r3, [r3, #16]
 8006e60:	461a      	mov	r2, r3
 8006e62:	f000 f83c 	bl	8006ede <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006e66:	e003      	b.n	8006e70 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e6c:	e000      	b.n	8006e70 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006e6e:	bf00      	nop
  }

  return status;
 8006e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3718      	adds	r7, #24
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	fffefff8 	.word	0xfffefff8

08006e80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b087      	sub	sp, #28
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006eaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	011b      	lsls	r3, r3, #4
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f023 030a 	bic.w	r3, r3, #10
 8006ebc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	697a      	ldr	r2, [r7, #20]
 8006ed0:	621a      	str	r2, [r3, #32]
}
 8006ed2:	bf00      	nop
 8006ed4:	371c      	adds	r7, #28
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006edc:	4770      	bx	lr

08006ede <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b087      	sub	sp, #28
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	60f8      	str	r0, [r7, #12]
 8006ee6:	60b9      	str	r1, [r7, #8]
 8006ee8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	f023 0210 	bic.w	r2, r3, #16
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6a1b      	ldr	r3, [r3, #32]
 8006f00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	031b      	lsls	r3, r3, #12
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	011b      	lsls	r3, r3, #4
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	621a      	str	r2, [r3, #32]
}
 8006f32:	bf00      	nop
 8006f34:	371c      	adds	r7, #28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr

08006f3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b085      	sub	sp, #20
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
 8006f46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	f043 0307 	orr.w	r3, r3, #7
 8006f60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	609a      	str	r2, [r3, #8]
}
 8006f68:	bf00      	nop
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
 8006f80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	021a      	lsls	r2, r3, #8
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	431a      	orrs	r2, r3
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	697a      	ldr	r2, [r7, #20]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	609a      	str	r2, [r3, #8]
}
 8006fa8:	bf00      	nop
 8006faa:	371c      	adds	r7, #28
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b087      	sub	sp, #28
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f003 031f 	and.w	r3, r3, #31
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1a      	ldr	r2, [r3, #32]
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	43db      	mvns	r3, r3
 8006fd6:	401a      	ands	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1a      	ldr	r2, [r3, #32]
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 031f 	and.w	r3, r3, #31
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fec:	431a      	orrs	r2, r3
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	621a      	str	r2, [r3, #32]
}
 8006ff2:	bf00      	nop
 8006ff4:	371c      	adds	r7, #28
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
	...

08007000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007010:	2b01      	cmp	r3, #1
 8007012:	d101      	bne.n	8007018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007014:	2302      	movs	r3, #2
 8007016:	e06d      	b.n	80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a30      	ldr	r2, [pc, #192]	; (8007100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d004      	beq.n	800704c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a2f      	ldr	r2, [pc, #188]	; (8007104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d108      	bne.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007052:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	4313      	orrs	r3, r2
 800705c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007064:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	4313      	orrs	r3, r2
 800706e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a20      	ldr	r2, [pc, #128]	; (8007100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d022      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800708a:	d01d      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a1d      	ldr	r2, [pc, #116]	; (8007108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d018      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a1c      	ldr	r2, [pc, #112]	; (800710c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d013      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a1a      	ldr	r2, [pc, #104]	; (8007110 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d00e      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a15      	ldr	r2, [pc, #84]	; (8007104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d009      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a16      	ldr	r2, [pc, #88]	; (8007114 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d004      	beq.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a15      	ldr	r2, [pc, #84]	; (8007118 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d10c      	bne.n	80070e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	68ba      	ldr	r2, [r7, #8]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	40010000 	.word	0x40010000
 8007104:	40010400 	.word	0x40010400
 8007108:	40000400 	.word	0x40000400
 800710c:	40000800 	.word	0x40000800
 8007110:	40000c00 	.word	0x40000c00
 8007114:	40014000 	.word	0x40014000
 8007118:	40001800 	.word	0x40001800

0800711c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	e040      	b.n	80071ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800716e:	2b00      	cmp	r3, #0
 8007170:	d106      	bne.n	8007180 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7fb fff0 	bl	8003160 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2224      	movs	r2, #36	; 0x24
 8007184:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0201 	bic.w	r2, r2, #1
 8007194:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fbe8 	bl	800796c <UART_SetConfig>
 800719c:	4603      	mov	r3, r0
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d101      	bne.n	80071a6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e022      	b.n	80071ec <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d002      	beq.n	80071b4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 fe3e 	bl	8007e30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685a      	ldr	r2, [r3, #4]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f042 0201 	orr.w	r2, r2, #1
 80071e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 fec5 	bl	8007f74 <UART_CheckIdleState>
 80071ea:	4603      	mov	r3, r0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3708      	adds	r7, #8
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b08b      	sub	sp, #44	; 0x2c
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	4613      	mov	r3, r2
 8007200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007206:	2b20      	cmp	r3, #32
 8007208:	d156      	bne.n	80072b8 <HAL_UART_Transmit_IT+0xc4>
  {
    if ((pData == NULL) || (Size == 0U))
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <HAL_UART_Transmit_IT+0x22>
 8007210:	88fb      	ldrh	r3, [r7, #6]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d101      	bne.n	800721a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e04f      	b.n	80072ba <HAL_UART_Transmit_IT+0xc6>
    }

    __HAL_LOCK(huart);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007220:	2b01      	cmp	r3, #1
 8007222:	d101      	bne.n	8007228 <HAL_UART_Transmit_IT+0x34>
 8007224:	2302      	movs	r3, #2
 8007226:	e048      	b.n	80072ba <HAL_UART_Transmit_IT+0xc6>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	88fa      	ldrh	r2, [r7, #6]
 800723a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	88fa      	ldrh	r2, [r7, #6]
 8007242:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2221      	movs	r2, #33	; 0x21
 8007258:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007262:	d107      	bne.n	8007274 <HAL_UART_Transmit_IT+0x80>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d103      	bne.n	8007274 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	4a16      	ldr	r2, [pc, #88]	; (80072c8 <HAL_UART_Transmit_IT+0xd4>)
 8007270:	669a      	str	r2, [r3, #104]	; 0x68
 8007272:	e002      	b.n	800727a <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4a15      	ldr	r2, [pc, #84]	; (80072cc <HAL_UART_Transmit_IT+0xd8>)
 8007278:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	e853 3f00 	ldrex	r3, [r3]
 800728e:	613b      	str	r3, [r7, #16]
   return(result);
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a0:	623b      	str	r3, [r7, #32]
 80072a2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	69f9      	ldr	r1, [r7, #28]
 80072a6:	6a3a      	ldr	r2, [r7, #32]
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e6      	bne.n	8007282 <HAL_UART_Transmit_IT+0x8e>

    return HAL_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	e000      	b.n	80072ba <HAL_UART_Transmit_IT+0xc6>
  }
  else
  {
    return HAL_BUSY;
 80072b8:	2302      	movs	r3, #2
  }
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	372c      	adds	r7, #44	; 0x2c
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
 80072c6:	bf00      	nop
 80072c8:	080084cd 	.word	0x080084cd
 80072cc:	08008417 	.word	0x08008417

080072d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b08a      	sub	sp, #40	; 0x28
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	4613      	mov	r3, r2
 80072dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072e2:	2b20      	cmp	r3, #32
 80072e4:	d13d      	bne.n	8007362 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d002      	beq.n	80072f2 <HAL_UART_Receive_IT+0x22>
 80072ec:	88fb      	ldrh	r3, [r7, #6]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e036      	b.n	8007364 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d101      	bne.n	8007304 <HAL_UART_Receive_IT+0x34>
 8007300:	2302      	movs	r3, #2
 8007302:	e02f      	b.n	8007364 <HAL_UART_Receive_IT+0x94>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2200      	movs	r2, #0
 8007310:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d018      	beq.n	8007352 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	e853 3f00 	ldrex	r3, [r3]
 800732c:	613b      	str	r3, [r7, #16]
   return(result);
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007334:	627b      	str	r3, [r7, #36]	; 0x24
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	461a      	mov	r2, r3
 800733c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733e:	623b      	str	r3, [r7, #32]
 8007340:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007342:	69f9      	ldr	r1, [r7, #28]
 8007344:	6a3a      	ldr	r2, [r7, #32]
 8007346:	e841 2300 	strex	r3, r2, [r1]
 800734a:	61bb      	str	r3, [r7, #24]
   return(result);
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d1e6      	bne.n	8007320 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007352:	88fb      	ldrh	r3, [r7, #6]
 8007354:	461a      	mov	r2, r3
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 ff19 	bl	8008190 <UART_Start_Receive_IT>
 800735e:	4603      	mov	r3, r0
 8007360:	e000      	b.n	8007364 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007362:	2302      	movs	r3, #2
  }
}
 8007364:	4618      	mov	r0, r3
 8007366:	3728      	adds	r7, #40	; 0x28
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b0ba      	sub	sp, #232	; 0xe8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	69db      	ldr	r3, [r3, #28]
 800737a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007392:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007396:	f640 030f 	movw	r3, #2063	; 0x80f
 800739a:	4013      	ands	r3, r2
 800739c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80073a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d115      	bne.n	80073d4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073ac:	f003 0320 	and.w	r3, r3, #32
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d00f      	beq.n	80073d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d009      	beq.n	80073d4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 82a4 	beq.w	8007912 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	4798      	blx	r3
      }
      return;
 80073d2:	e29e      	b.n	8007912 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80073d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 8117 	beq.w	800760c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80073de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d106      	bne.n	80073f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80073ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80073ee:	4b85      	ldr	r3, [pc, #532]	; (8007604 <HAL_UART_IRQHandler+0x298>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 810a 	beq.w	800760c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80073f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d011      	beq.n	8007428 <HAL_UART_IRQHandler+0xbc>
 8007404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00b      	beq.n	8007428 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2201      	movs	r2, #1
 8007416:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800741e:	f043 0201 	orr.w	r2, r3, #1
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800742c:	f003 0302 	and.w	r3, r3, #2
 8007430:	2b00      	cmp	r3, #0
 8007432:	d011      	beq.n	8007458 <HAL_UART_IRQHandler+0xec>
 8007434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d00b      	beq.n	8007458 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2202      	movs	r2, #2
 8007446:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800744e:	f043 0204 	orr.w	r2, r3, #4
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	d011      	beq.n	8007488 <HAL_UART_IRQHandler+0x11c>
 8007464:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2204      	movs	r2, #4
 8007476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800747e:	f043 0202 	orr.w	r2, r3, #2
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800748c:	f003 0308 	and.w	r3, r3, #8
 8007490:	2b00      	cmp	r3, #0
 8007492:	d017      	beq.n	80074c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007498:	f003 0320 	and.w	r3, r3, #32
 800749c:	2b00      	cmp	r3, #0
 800749e:	d105      	bne.n	80074ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2208      	movs	r2, #8
 80074b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074ba:	f043 0208 	orr.w	r2, r3, #8
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d012      	beq.n	80074f6 <HAL_UART_IRQHandler+0x18a>
 80074d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00c      	beq.n	80074f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074ec:	f043 0220 	orr.w	r2, r3, #32
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f000 820a 	beq.w	8007916 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007506:	f003 0320 	and.w	r3, r3, #32
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00d      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800750e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007512:	f003 0320 	and.w	r3, r3, #32
 8007516:	2b00      	cmp	r3, #0
 8007518:	d007      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007530:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800753e:	2b40      	cmp	r3, #64	; 0x40
 8007540:	d005      	beq.n	800754e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007546:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800754a:	2b00      	cmp	r3, #0
 800754c:	d04f      	beq.n	80075ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fee8 	bl	8008324 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	d141      	bne.n	80075e6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3308      	adds	r3, #8
 8007568:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007570:	e853 3f00 	ldrex	r3, [r3]
 8007574:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007578:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800757c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007580:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	3308      	adds	r3, #8
 800758a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800758e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007592:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007596:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800759a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80075a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1d9      	bne.n	8007562 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d013      	beq.n	80075de <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ba:	4a13      	ldr	r2, [pc, #76]	; (8007608 <HAL_UART_IRQHandler+0x29c>)
 80075bc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7fc ff3b 	bl	800443e <HAL_DMA_Abort_IT>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d017      	beq.n	80075fe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80075d8:	4610      	mov	r0, r2
 80075da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075dc:	e00f      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f9a4 	bl	800792c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e4:	e00b      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f9a0 	bl	800792c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ec:	e007      	b.n	80075fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f99c 	bl	800792c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80075fc:	e18b      	b.n	8007916 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075fe:	bf00      	nop
    return;
 8007600:	e189      	b.n	8007916 <HAL_UART_IRQHandler+0x5aa>
 8007602:	bf00      	nop
 8007604:	04000120 	.word	0x04000120
 8007608:	080083eb 	.word	0x080083eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007610:	2b01      	cmp	r3, #1
 8007612:	f040 8144 	bne.w	800789e <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800761a:	f003 0310 	and.w	r3, r3, #16
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 813d 	beq.w	800789e <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007628:	f003 0310 	and.w	r3, r3, #16
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8136 	beq.w	800789e <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	2210      	movs	r2, #16
 8007638:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007644:	2b40      	cmp	r3, #64	; 0x40
 8007646:	f040 80b2 	bne.w	80077ae <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007656:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 815d 	beq.w	800791a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007666:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800766a:	429a      	cmp	r2, r3
 800766c:	f080 8155 	bcs.w	800791a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007676:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767e:	69db      	ldr	r3, [r3, #28]
 8007680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007684:	f000 8085 	beq.w	8007792 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007690:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007694:	e853 3f00 	ldrex	r3, [r3]
 8007698:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800769c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80076a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	461a      	mov	r2, r3
 80076ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80076b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80076b6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80076be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80076c2:	e841 2300 	strex	r3, r2, [r1]
 80076c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80076ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1da      	bne.n	8007688 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3308      	adds	r3, #8
 80076d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80076e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80076e4:	f023 0301 	bic.w	r3, r3, #1
 80076e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3308      	adds	r3, #8
 80076f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80076f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80076fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80076fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007708:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e1      	bne.n	80076d2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3308      	adds	r3, #8
 8007714:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800771e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007724:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3308      	adds	r3, #8
 800772e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007732:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007734:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007738:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007740:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e3      	bne.n	800770e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2220      	movs	r2, #32
 800774a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007762:	f023 0310 	bic.w	r3, r3, #16
 8007766:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007774:	65bb      	str	r3, [r7, #88]	; 0x58
 8007776:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800777a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e4      	bne.n	8007752 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800778c:	4618      	mov	r0, r3
 800778e:	f7fc fde6 	bl	800435e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800779e:	b29b      	uxth	r3, r3
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	4619      	mov	r1, r3
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 f8ca 	bl	8007940 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077ac:	e0b5      	b.n	800791a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f000 80a7 	beq.w	800791e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 80077d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 80a2 	beq.w	800791e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077e2:	e853 3f00 	ldrex	r3, [r3]
 80077e6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80077e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	461a      	mov	r2, r3
 80077f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80077fc:	647b      	str	r3, [r7, #68]	; 0x44
 80077fe:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007800:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007802:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007804:	e841 2300 	strex	r3, r2, [r1]
 8007808:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800780a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1e4      	bne.n	80077da <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3308      	adds	r3, #8
 8007816:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781a:	e853 3f00 	ldrex	r3, [r3]
 800781e:	623b      	str	r3, [r7, #32]
   return(result);
 8007820:	6a3b      	ldr	r3, [r7, #32]
 8007822:	f023 0301 	bic.w	r3, r3, #1
 8007826:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3308      	adds	r3, #8
 8007830:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007834:	633a      	str	r2, [r7, #48]	; 0x30
 8007836:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800783a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800783c:	e841 2300 	strex	r3, r2, [r1]
 8007840:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007844:	2b00      	cmp	r3, #0
 8007846:	d1e3      	bne.n	8007810 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2220      	movs	r2, #32
 800784c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	e853 3f00 	ldrex	r3, [r3]
 8007866:	60fb      	str	r3, [r7, #12]
   return(result);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f023 0310 	bic.w	r3, r3, #16
 800786e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	461a      	mov	r2, r3
 8007878:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800787c:	61fb      	str	r3, [r7, #28]
 800787e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007880:	69b9      	ldr	r1, [r7, #24]
 8007882:	69fa      	ldr	r2, [r7, #28]
 8007884:	e841 2300 	strex	r3, r2, [r1]
 8007888:	617b      	str	r3, [r7, #20]
   return(result);
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e4      	bne.n	800785a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007890:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007894:	4619      	mov	r1, r3
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 f852 	bl	8007940 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800789c:	e03f      	b.n	800791e <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800789e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00e      	beq.n	80078c8 <HAL_UART_IRQHandler+0x55c>
 80078aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d008      	beq.n	80078c8 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80078be:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f849 	bl	8007958 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078c6:	e02d      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80078c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d00e      	beq.n	80078f2 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d008      	beq.n	80078f2 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d01c      	beq.n	8007922 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	4798      	blx	r3
    }
    return;
 80078f0:	e017      	b.n	8007922 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80078f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d012      	beq.n	8007924 <HAL_UART_IRQHandler+0x5b8>
 80078fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00c      	beq.n	8007924 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 fe3e 	bl	800858c <UART_EndTransmit_IT>
    return;
 8007910:	e008      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
      return;
 8007912:	bf00      	nop
 8007914:	e006      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007916:	bf00      	nop
 8007918:	e004      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
      return;
 800791a:	bf00      	nop
 800791c:	e002      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
      return;
 800791e:	bf00      	nop
 8007920:	e000      	b.n	8007924 <HAL_UART_IRQHandler+0x5b8>
    return;
 8007922:	bf00      	nop
  }

}
 8007924:	37e8      	adds	r7, #232	; 0xe8
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop

0800792c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	460b      	mov	r3, r1
 800794a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b088      	sub	sp, #32
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	689a      	ldr	r2, [r3, #8]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	431a      	orrs	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	431a      	orrs	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	69db      	ldr	r3, [r3, #28]
 800798c:	4313      	orrs	r3, r2
 800798e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	4ba7      	ldr	r3, [pc, #668]	; (8007c34 <UART_SetConfig+0x2c8>)
 8007998:	4013      	ands	r3, r2
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	6979      	ldr	r1, [r7, #20]
 80079a0:	430b      	orrs	r3, r1
 80079a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	430a      	orrs	r2, r1
 80079b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	699b      	ldr	r3, [r3, #24]
 80079be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	430a      	orrs	r2, r1
 80079dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a95      	ldr	r2, [pc, #596]	; (8007c38 <UART_SetConfig+0x2cc>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d120      	bne.n	8007a2a <UART_SetConfig+0xbe>
 80079e8:	4b94      	ldr	r3, [pc, #592]	; (8007c3c <UART_SetConfig+0x2d0>)
 80079ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079ee:	f003 0303 	and.w	r3, r3, #3
 80079f2:	2b03      	cmp	r3, #3
 80079f4:	d816      	bhi.n	8007a24 <UART_SetConfig+0xb8>
 80079f6:	a201      	add	r2, pc, #4	; (adr r2, 80079fc <UART_SetConfig+0x90>)
 80079f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079fc:	08007a0d 	.word	0x08007a0d
 8007a00:	08007a19 	.word	0x08007a19
 8007a04:	08007a13 	.word	0x08007a13
 8007a08:	08007a1f 	.word	0x08007a1f
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	77fb      	strb	r3, [r7, #31]
 8007a10:	e14f      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a12:	2302      	movs	r3, #2
 8007a14:	77fb      	strb	r3, [r7, #31]
 8007a16:	e14c      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a18:	2304      	movs	r3, #4
 8007a1a:	77fb      	strb	r3, [r7, #31]
 8007a1c:	e149      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a1e:	2308      	movs	r3, #8
 8007a20:	77fb      	strb	r3, [r7, #31]
 8007a22:	e146      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a24:	2310      	movs	r3, #16
 8007a26:	77fb      	strb	r3, [r7, #31]
 8007a28:	e143      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a84      	ldr	r2, [pc, #528]	; (8007c40 <UART_SetConfig+0x2d4>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d132      	bne.n	8007a9a <UART_SetConfig+0x12e>
 8007a34:	4b81      	ldr	r3, [pc, #516]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a3a:	f003 030c 	and.w	r3, r3, #12
 8007a3e:	2b0c      	cmp	r3, #12
 8007a40:	d828      	bhi.n	8007a94 <UART_SetConfig+0x128>
 8007a42:	a201      	add	r2, pc, #4	; (adr r2, 8007a48 <UART_SetConfig+0xdc>)
 8007a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a48:	08007a7d 	.word	0x08007a7d
 8007a4c:	08007a95 	.word	0x08007a95
 8007a50:	08007a95 	.word	0x08007a95
 8007a54:	08007a95 	.word	0x08007a95
 8007a58:	08007a89 	.word	0x08007a89
 8007a5c:	08007a95 	.word	0x08007a95
 8007a60:	08007a95 	.word	0x08007a95
 8007a64:	08007a95 	.word	0x08007a95
 8007a68:	08007a83 	.word	0x08007a83
 8007a6c:	08007a95 	.word	0x08007a95
 8007a70:	08007a95 	.word	0x08007a95
 8007a74:	08007a95 	.word	0x08007a95
 8007a78:	08007a8f 	.word	0x08007a8f
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	77fb      	strb	r3, [r7, #31]
 8007a80:	e117      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a82:	2302      	movs	r3, #2
 8007a84:	77fb      	strb	r3, [r7, #31]
 8007a86:	e114      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a88:	2304      	movs	r3, #4
 8007a8a:	77fb      	strb	r3, [r7, #31]
 8007a8c:	e111      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a8e:	2308      	movs	r3, #8
 8007a90:	77fb      	strb	r3, [r7, #31]
 8007a92:	e10e      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a94:	2310      	movs	r3, #16
 8007a96:	77fb      	strb	r3, [r7, #31]
 8007a98:	e10b      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a69      	ldr	r2, [pc, #420]	; (8007c44 <UART_SetConfig+0x2d8>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d120      	bne.n	8007ae6 <UART_SetConfig+0x17a>
 8007aa4:	4b65      	ldr	r3, [pc, #404]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aaa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007aae:	2b30      	cmp	r3, #48	; 0x30
 8007ab0:	d013      	beq.n	8007ada <UART_SetConfig+0x16e>
 8007ab2:	2b30      	cmp	r3, #48	; 0x30
 8007ab4:	d814      	bhi.n	8007ae0 <UART_SetConfig+0x174>
 8007ab6:	2b20      	cmp	r3, #32
 8007ab8:	d009      	beq.n	8007ace <UART_SetConfig+0x162>
 8007aba:	2b20      	cmp	r3, #32
 8007abc:	d810      	bhi.n	8007ae0 <UART_SetConfig+0x174>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d002      	beq.n	8007ac8 <UART_SetConfig+0x15c>
 8007ac2:	2b10      	cmp	r3, #16
 8007ac4:	d006      	beq.n	8007ad4 <UART_SetConfig+0x168>
 8007ac6:	e00b      	b.n	8007ae0 <UART_SetConfig+0x174>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	77fb      	strb	r3, [r7, #31]
 8007acc:	e0f1      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ace:	2302      	movs	r3, #2
 8007ad0:	77fb      	strb	r3, [r7, #31]
 8007ad2:	e0ee      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ad4:	2304      	movs	r3, #4
 8007ad6:	77fb      	strb	r3, [r7, #31]
 8007ad8:	e0eb      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ada:	2308      	movs	r3, #8
 8007adc:	77fb      	strb	r3, [r7, #31]
 8007ade:	e0e8      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ae0:	2310      	movs	r3, #16
 8007ae2:	77fb      	strb	r3, [r7, #31]
 8007ae4:	e0e5      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a57      	ldr	r2, [pc, #348]	; (8007c48 <UART_SetConfig+0x2dc>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d120      	bne.n	8007b32 <UART_SetConfig+0x1c6>
 8007af0:	4b52      	ldr	r3, [pc, #328]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007af6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007afa:	2bc0      	cmp	r3, #192	; 0xc0
 8007afc:	d013      	beq.n	8007b26 <UART_SetConfig+0x1ba>
 8007afe:	2bc0      	cmp	r3, #192	; 0xc0
 8007b00:	d814      	bhi.n	8007b2c <UART_SetConfig+0x1c0>
 8007b02:	2b80      	cmp	r3, #128	; 0x80
 8007b04:	d009      	beq.n	8007b1a <UART_SetConfig+0x1ae>
 8007b06:	2b80      	cmp	r3, #128	; 0x80
 8007b08:	d810      	bhi.n	8007b2c <UART_SetConfig+0x1c0>
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d002      	beq.n	8007b14 <UART_SetConfig+0x1a8>
 8007b0e:	2b40      	cmp	r3, #64	; 0x40
 8007b10:	d006      	beq.n	8007b20 <UART_SetConfig+0x1b4>
 8007b12:	e00b      	b.n	8007b2c <UART_SetConfig+0x1c0>
 8007b14:	2300      	movs	r3, #0
 8007b16:	77fb      	strb	r3, [r7, #31]
 8007b18:	e0cb      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	77fb      	strb	r3, [r7, #31]
 8007b1e:	e0c8      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b20:	2304      	movs	r3, #4
 8007b22:	77fb      	strb	r3, [r7, #31]
 8007b24:	e0c5      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b26:	2308      	movs	r3, #8
 8007b28:	77fb      	strb	r3, [r7, #31]
 8007b2a:	e0c2      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b2c:	2310      	movs	r3, #16
 8007b2e:	77fb      	strb	r3, [r7, #31]
 8007b30:	e0bf      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a45      	ldr	r2, [pc, #276]	; (8007c4c <UART_SetConfig+0x2e0>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d125      	bne.n	8007b88 <UART_SetConfig+0x21c>
 8007b3c:	4b3f      	ldr	r3, [pc, #252]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b4a:	d017      	beq.n	8007b7c <UART_SetConfig+0x210>
 8007b4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b50:	d817      	bhi.n	8007b82 <UART_SetConfig+0x216>
 8007b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b56:	d00b      	beq.n	8007b70 <UART_SetConfig+0x204>
 8007b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b5c:	d811      	bhi.n	8007b82 <UART_SetConfig+0x216>
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d003      	beq.n	8007b6a <UART_SetConfig+0x1fe>
 8007b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b66:	d006      	beq.n	8007b76 <UART_SetConfig+0x20a>
 8007b68:	e00b      	b.n	8007b82 <UART_SetConfig+0x216>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	77fb      	strb	r3, [r7, #31]
 8007b6e:	e0a0      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b70:	2302      	movs	r3, #2
 8007b72:	77fb      	strb	r3, [r7, #31]
 8007b74:	e09d      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b76:	2304      	movs	r3, #4
 8007b78:	77fb      	strb	r3, [r7, #31]
 8007b7a:	e09a      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b7c:	2308      	movs	r3, #8
 8007b7e:	77fb      	strb	r3, [r7, #31]
 8007b80:	e097      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b82:	2310      	movs	r3, #16
 8007b84:	77fb      	strb	r3, [r7, #31]
 8007b86:	e094      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a30      	ldr	r2, [pc, #192]	; (8007c50 <UART_SetConfig+0x2e4>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d125      	bne.n	8007bde <UART_SetConfig+0x272>
 8007b92:	4b2a      	ldr	r3, [pc, #168]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007b9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ba0:	d017      	beq.n	8007bd2 <UART_SetConfig+0x266>
 8007ba2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ba6:	d817      	bhi.n	8007bd8 <UART_SetConfig+0x26c>
 8007ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bac:	d00b      	beq.n	8007bc6 <UART_SetConfig+0x25a>
 8007bae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bb2:	d811      	bhi.n	8007bd8 <UART_SetConfig+0x26c>
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d003      	beq.n	8007bc0 <UART_SetConfig+0x254>
 8007bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bbc:	d006      	beq.n	8007bcc <UART_SetConfig+0x260>
 8007bbe:	e00b      	b.n	8007bd8 <UART_SetConfig+0x26c>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	77fb      	strb	r3, [r7, #31]
 8007bc4:	e075      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007bc6:	2302      	movs	r3, #2
 8007bc8:	77fb      	strb	r3, [r7, #31]
 8007bca:	e072      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007bcc:	2304      	movs	r3, #4
 8007bce:	77fb      	strb	r3, [r7, #31]
 8007bd0:	e06f      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007bd2:	2308      	movs	r3, #8
 8007bd4:	77fb      	strb	r3, [r7, #31]
 8007bd6:	e06c      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007bd8:	2310      	movs	r3, #16
 8007bda:	77fb      	strb	r3, [r7, #31]
 8007bdc:	e069      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a1c      	ldr	r2, [pc, #112]	; (8007c54 <UART_SetConfig+0x2e8>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d137      	bne.n	8007c58 <UART_SetConfig+0x2ec>
 8007be8:	4b14      	ldr	r3, [pc, #80]	; (8007c3c <UART_SetConfig+0x2d0>)
 8007bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007bf2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007bf6:	d017      	beq.n	8007c28 <UART_SetConfig+0x2bc>
 8007bf8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007bfc:	d817      	bhi.n	8007c2e <UART_SetConfig+0x2c2>
 8007bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c02:	d00b      	beq.n	8007c1c <UART_SetConfig+0x2b0>
 8007c04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c08:	d811      	bhi.n	8007c2e <UART_SetConfig+0x2c2>
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <UART_SetConfig+0x2aa>
 8007c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c12:	d006      	beq.n	8007c22 <UART_SetConfig+0x2b6>
 8007c14:	e00b      	b.n	8007c2e <UART_SetConfig+0x2c2>
 8007c16:	2300      	movs	r3, #0
 8007c18:	77fb      	strb	r3, [r7, #31]
 8007c1a:	e04a      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	77fb      	strb	r3, [r7, #31]
 8007c20:	e047      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c22:	2304      	movs	r3, #4
 8007c24:	77fb      	strb	r3, [r7, #31]
 8007c26:	e044      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c28:	2308      	movs	r3, #8
 8007c2a:	77fb      	strb	r3, [r7, #31]
 8007c2c:	e041      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c2e:	2310      	movs	r3, #16
 8007c30:	77fb      	strb	r3, [r7, #31]
 8007c32:	e03e      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c34:	efff69f3 	.word	0xefff69f3
 8007c38:	40011000 	.word	0x40011000
 8007c3c:	40023800 	.word	0x40023800
 8007c40:	40004400 	.word	0x40004400
 8007c44:	40004800 	.word	0x40004800
 8007c48:	40004c00 	.word	0x40004c00
 8007c4c:	40005000 	.word	0x40005000
 8007c50:	40011400 	.word	0x40011400
 8007c54:	40007800 	.word	0x40007800
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a71      	ldr	r2, [pc, #452]	; (8007e24 <UART_SetConfig+0x4b8>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d125      	bne.n	8007cae <UART_SetConfig+0x342>
 8007c62:	4b71      	ldr	r3, [pc, #452]	; (8007e28 <UART_SetConfig+0x4bc>)
 8007c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c68:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007c6c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c70:	d017      	beq.n	8007ca2 <UART_SetConfig+0x336>
 8007c72:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c76:	d817      	bhi.n	8007ca8 <UART_SetConfig+0x33c>
 8007c78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c7c:	d00b      	beq.n	8007c96 <UART_SetConfig+0x32a>
 8007c7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c82:	d811      	bhi.n	8007ca8 <UART_SetConfig+0x33c>
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d003      	beq.n	8007c90 <UART_SetConfig+0x324>
 8007c88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c8c:	d006      	beq.n	8007c9c <UART_SetConfig+0x330>
 8007c8e:	e00b      	b.n	8007ca8 <UART_SetConfig+0x33c>
 8007c90:	2300      	movs	r3, #0
 8007c92:	77fb      	strb	r3, [r7, #31]
 8007c94:	e00d      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c96:	2302      	movs	r3, #2
 8007c98:	77fb      	strb	r3, [r7, #31]
 8007c9a:	e00a      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007c9c:	2304      	movs	r3, #4
 8007c9e:	77fb      	strb	r3, [r7, #31]
 8007ca0:	e007      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ca2:	2308      	movs	r3, #8
 8007ca4:	77fb      	strb	r3, [r7, #31]
 8007ca6:	e004      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007ca8:	2310      	movs	r3, #16
 8007caa:	77fb      	strb	r3, [r7, #31]
 8007cac:	e001      	b.n	8007cb2 <UART_SetConfig+0x346>
 8007cae:	2310      	movs	r3, #16
 8007cb0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007cba:	d15a      	bne.n	8007d72 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8007cbc:	7ffb      	ldrb	r3, [r7, #31]
 8007cbe:	2b08      	cmp	r3, #8
 8007cc0:	d827      	bhi.n	8007d12 <UART_SetConfig+0x3a6>
 8007cc2:	a201      	add	r2, pc, #4	; (adr r2, 8007cc8 <UART_SetConfig+0x35c>)
 8007cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc8:	08007ced 	.word	0x08007ced
 8007ccc:	08007cf5 	.word	0x08007cf5
 8007cd0:	08007cfd 	.word	0x08007cfd
 8007cd4:	08007d13 	.word	0x08007d13
 8007cd8:	08007d03 	.word	0x08007d03
 8007cdc:	08007d13 	.word	0x08007d13
 8007ce0:	08007d13 	.word	0x08007d13
 8007ce4:	08007d13 	.word	0x08007d13
 8007ce8:	08007d0b 	.word	0x08007d0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cec:	f7fd fa9a 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8007cf0:	61b8      	str	r0, [r7, #24]
        break;
 8007cf2:	e013      	b.n	8007d1c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cf4:	f7fd faaa 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 8007cf8:	61b8      	str	r0, [r7, #24]
        break;
 8007cfa:	e00f      	b.n	8007d1c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cfc:	4b4b      	ldr	r3, [pc, #300]	; (8007e2c <UART_SetConfig+0x4c0>)
 8007cfe:	61bb      	str	r3, [r7, #24]
        break;
 8007d00:	e00c      	b.n	8007d1c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d02:	f7fd f9a1 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8007d06:	61b8      	str	r0, [r7, #24]
        break;
 8007d08:	e008      	b.n	8007d1c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d0e:	61bb      	str	r3, [r7, #24]
        break;
 8007d10:	e004      	b.n	8007d1c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8007d12:	2300      	movs	r3, #0
 8007d14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	77bb      	strb	r3, [r7, #30]
        break;
 8007d1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d074      	beq.n	8007e0c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	005a      	lsls	r2, r3, #1
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	085b      	lsrs	r3, r3, #1
 8007d2c:	441a      	add	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	2b0f      	cmp	r3, #15
 8007d3c:	d916      	bls.n	8007d6c <UART_SetConfig+0x400>
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d44:	d212      	bcs.n	8007d6c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	f023 030f 	bic.w	r3, r3, #15
 8007d4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	085b      	lsrs	r3, r3, #1
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	f003 0307 	and.w	r3, r3, #7
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	89fb      	ldrh	r3, [r7, #14]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	89fa      	ldrh	r2, [r7, #14]
 8007d68:	60da      	str	r2, [r3, #12]
 8007d6a:	e04f      	b.n	8007e0c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	77bb      	strb	r3, [r7, #30]
 8007d70:	e04c      	b.n	8007e0c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d72:	7ffb      	ldrb	r3, [r7, #31]
 8007d74:	2b08      	cmp	r3, #8
 8007d76:	d828      	bhi.n	8007dca <UART_SetConfig+0x45e>
 8007d78:	a201      	add	r2, pc, #4	; (adr r2, 8007d80 <UART_SetConfig+0x414>)
 8007d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d7e:	bf00      	nop
 8007d80:	08007da5 	.word	0x08007da5
 8007d84:	08007dad 	.word	0x08007dad
 8007d88:	08007db5 	.word	0x08007db5
 8007d8c:	08007dcb 	.word	0x08007dcb
 8007d90:	08007dbb 	.word	0x08007dbb
 8007d94:	08007dcb 	.word	0x08007dcb
 8007d98:	08007dcb 	.word	0x08007dcb
 8007d9c:	08007dcb 	.word	0x08007dcb
 8007da0:	08007dc3 	.word	0x08007dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007da4:	f7fd fa3e 	bl	8005224 <HAL_RCC_GetPCLK1Freq>
 8007da8:	61b8      	str	r0, [r7, #24]
        break;
 8007daa:	e013      	b.n	8007dd4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dac:	f7fd fa4e 	bl	800524c <HAL_RCC_GetPCLK2Freq>
 8007db0:	61b8      	str	r0, [r7, #24]
        break;
 8007db2:	e00f      	b.n	8007dd4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007db4:	4b1d      	ldr	r3, [pc, #116]	; (8007e2c <UART_SetConfig+0x4c0>)
 8007db6:	61bb      	str	r3, [r7, #24]
        break;
 8007db8:	e00c      	b.n	8007dd4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dba:	f7fd f945 	bl	8005048 <HAL_RCC_GetSysClockFreq>
 8007dbe:	61b8      	str	r0, [r7, #24]
        break;
 8007dc0:	e008      	b.n	8007dd4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dc6:	61bb      	str	r3, [r7, #24]
        break;
 8007dc8:	e004      	b.n	8007dd4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	77bb      	strb	r3, [r7, #30]
        break;
 8007dd2:	bf00      	nop
    }

    if (pclk != 0U)
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d018      	beq.n	8007e0c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	085a      	lsrs	r2, r3, #1
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	441a      	add	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	2b0f      	cmp	r3, #15
 8007df2:	d909      	bls.n	8007e08 <UART_SetConfig+0x49c>
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dfa:	d205      	bcs.n	8007e08 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	60da      	str	r2, [r3, #12]
 8007e06:	e001      	b.n	8007e0c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2200      	movs	r2, #0
 8007e16:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007e18:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3720      	adds	r7, #32
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	bf00      	nop
 8007e24:	40007c00 	.word	0x40007c00
 8007e28:	40023800 	.word	0x40023800
 8007e2c:	00f42400 	.word	0x00f42400

08007e30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3c:	f003 0301 	and.w	r3, r3, #1
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00a      	beq.n	8007e5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5e:	f003 0302 	and.w	r3, r3, #2
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d00a      	beq.n	8007e7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e80:	f003 0304 	and.w	r3, r3, #4
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00a      	beq.n	8007e9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ea2:	f003 0308 	and.w	r3, r3, #8
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00a      	beq.n	8007ec0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec4:	f003 0310 	and.w	r3, r3, #16
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d00a      	beq.n	8007ee2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	430a      	orrs	r2, r1
 8007ee0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee6:	f003 0320 	and.w	r3, r3, #32
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00a      	beq.n	8007f04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	430a      	orrs	r2, r1
 8007f02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d01a      	beq.n	8007f46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f2e:	d10a      	bne.n	8007f46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d00a      	beq.n	8007f68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	430a      	orrs	r2, r1
 8007f66:	605a      	str	r2, [r3, #4]
  }
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f72:	4770      	bx	lr

08007f74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af02      	add	r7, sp, #8
 8007f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f84:	f7fb fadc 	bl	8003540 <HAL_GetTick>
 8007f88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f003 0308 	and.w	r3, r3, #8
 8007f94:	2b08      	cmp	r3, #8
 8007f96:	d10e      	bne.n	8007fb6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f82d 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	e023      	b.n	8007ffe <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0304 	and.w	r3, r3, #4
 8007fc0:	2b04      	cmp	r3, #4
 8007fc2:	d10e      	bne.n	8007fe2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 f817 	bl	8008006 <UART_WaitOnFlagUntilTimeout>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e00d      	b.n	8007ffe <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2220      	movs	r2, #32
 8007fe6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2220      	movs	r2, #32
 8007fec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008006:	b580      	push	{r7, lr}
 8008008:	b09c      	sub	sp, #112	; 0x70
 800800a:	af00      	add	r7, sp, #0
 800800c:	60f8      	str	r0, [r7, #12]
 800800e:	60b9      	str	r1, [r7, #8]
 8008010:	603b      	str	r3, [r7, #0]
 8008012:	4613      	mov	r3, r2
 8008014:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008016:	e0a5      	b.n	8008164 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008018:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800801a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800801e:	f000 80a1 	beq.w	8008164 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008022:	f7fb fa8d 	bl	8003540 <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800802e:	429a      	cmp	r2, r3
 8008030:	d302      	bcc.n	8008038 <UART_WaitOnFlagUntilTimeout+0x32>
 8008032:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008034:	2b00      	cmp	r3, #0
 8008036:	d13e      	bne.n	80080b6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008048:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800804c:	667b      	str	r3, [r7, #100]	; 0x64
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008056:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008058:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800805c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008064:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e6      	bne.n	8008038 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800807a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800807c:	f023 0301 	bic.w	r3, r3, #1
 8008080:	663b      	str	r3, [r7, #96]	; 0x60
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3308      	adds	r3, #8
 8008088:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800808a:	64ba      	str	r2, [r7, #72]	; 0x48
 800808c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008090:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e5      	bne.n	800806a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2220      	movs	r2, #32
 80080a2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2220      	movs	r2, #32
 80080a8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2200      	movs	r2, #0
 80080ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80080b2:	2303      	movs	r3, #3
 80080b4:	e067      	b.n	8008186 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f003 0304 	and.w	r3, r3, #4
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d04f      	beq.n	8008164 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080d2:	d147      	bne.n	8008164 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080dc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e6:	e853 3f00 	ldrex	r3, [r3]
 80080ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080f2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	461a      	mov	r2, r3
 80080fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80080fc:	637b      	str	r3, [r7, #52]	; 0x34
 80080fe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008100:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008102:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008104:	e841 2300 	strex	r3, r2, [r1]
 8008108:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800810a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1e6      	bne.n	80080de <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	3308      	adds	r3, #8
 8008116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	e853 3f00 	ldrex	r3, [r3]
 800811e:	613b      	str	r3, [r7, #16]
   return(result);
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	f023 0301 	bic.w	r3, r3, #1
 8008126:	66bb      	str	r3, [r7, #104]	; 0x68
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	3308      	adds	r3, #8
 800812e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008130:	623a      	str	r2, [r7, #32]
 8008132:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008134:	69f9      	ldr	r1, [r7, #28]
 8008136:	6a3a      	ldr	r2, [r7, #32]
 8008138:	e841 2300 	strex	r3, r2, [r1]
 800813c:	61bb      	str	r3, [r7, #24]
   return(result);
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d1e5      	bne.n	8008110 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2220      	movs	r2, #32
 8008148:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2220      	movs	r2, #32
 800814e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2220      	movs	r2, #32
 8008154:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2200      	movs	r2, #0
 800815c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	e010      	b.n	8008186 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	69da      	ldr	r2, [r3, #28]
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	4013      	ands	r3, r2
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	429a      	cmp	r2, r3
 8008172:	bf0c      	ite	eq
 8008174:	2301      	moveq	r3, #1
 8008176:	2300      	movne	r3, #0
 8008178:	b2db      	uxtb	r3, r3
 800817a:	461a      	mov	r2, r3
 800817c:	79fb      	ldrb	r3, [r7, #7]
 800817e:	429a      	cmp	r2, r3
 8008180:	f43f af4a 	beq.w	8008018 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3770      	adds	r7, #112	; 0x70
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
	...

08008190 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008190:	b480      	push	{r7}
 8008192:	b097      	sub	sp, #92	; 0x5c
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	4613      	mov	r3, r2
 800819c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	68ba      	ldr	r2, [r7, #8]
 80081a2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	88fa      	ldrh	r2, [r7, #6]
 80081a8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	88fa      	ldrh	r2, [r7, #6]
 80081b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081c2:	d10e      	bne.n	80081e2 <UART_Start_Receive_IT+0x52>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	691b      	ldr	r3, [r3, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d105      	bne.n	80081d8 <UART_Start_Receive_IT+0x48>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80081d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081d6:	e02d      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	22ff      	movs	r2, #255	; 0xff
 80081dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081e0:	e028      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d10d      	bne.n	8008206 <UART_Start_Receive_IT+0x76>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d104      	bne.n	80081fc <UART_Start_Receive_IT+0x6c>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	22ff      	movs	r2, #255	; 0xff
 80081f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081fa:	e01b      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	227f      	movs	r2, #127	; 0x7f
 8008200:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008204:	e016      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800820e:	d10d      	bne.n	800822c <UART_Start_Receive_IT+0x9c>
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d104      	bne.n	8008222 <UART_Start_Receive_IT+0x92>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	227f      	movs	r2, #127	; 0x7f
 800821c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008220:	e008      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	223f      	movs	r2, #63	; 0x3f
 8008226:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800822a:	e003      	b.n	8008234 <UART_Start_Receive_IT+0xa4>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2200      	movs	r2, #0
 8008238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2222      	movs	r2, #34	; 0x22
 8008240:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3308      	adds	r3, #8
 8008248:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800824c:	e853 3f00 	ldrex	r3, [r3]
 8008250:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008254:	f043 0301 	orr.w	r3, r3, #1
 8008258:	657b      	str	r3, [r7, #84]	; 0x54
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008262:	64ba      	str	r2, [r7, #72]	; 0x48
 8008264:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008266:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008268:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800827e:	d107      	bne.n	8008290 <UART_Start_Receive_IT+0x100>
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d103      	bne.n	8008290 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	4a24      	ldr	r2, [pc, #144]	; (800831c <UART_Start_Receive_IT+0x18c>)
 800828c:	665a      	str	r2, [r3, #100]	; 0x64
 800828e:	e002      	b.n	8008296 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	4a23      	ldr	r2, [pc, #140]	; (8008320 <UART_Start_Receive_IT+0x190>)
 8008294:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2200      	movs	r2, #0
 800829a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d019      	beq.n	80082da <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ae:	e853 3f00 	ldrex	r3, [r3]
 80082b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80082ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	461a      	mov	r2, r3
 80082c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082c4:	637b      	str	r3, [r7, #52]	; 0x34
 80082c6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082cc:	e841 2300 	strex	r3, r2, [r1]
 80082d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d1e6      	bne.n	80082a6 <UART_Start_Receive_IT+0x116>
 80082d8:	e018      	b.n	800830c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	e853 3f00 	ldrex	r3, [r3]
 80082e6:	613b      	str	r3, [r7, #16]
   return(result);
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	f043 0320 	orr.w	r3, r3, #32
 80082ee:	653b      	str	r3, [r7, #80]	; 0x50
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	461a      	mov	r2, r3
 80082f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082f8:	623b      	str	r3, [r7, #32]
 80082fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fc:	69f9      	ldr	r1, [r7, #28]
 80082fe:	6a3a      	ldr	r2, [r7, #32]
 8008300:	e841 2300 	strex	r3, r2, [r1]
 8008304:	61bb      	str	r3, [r7, #24]
   return(result);
 8008306:	69bb      	ldr	r3, [r7, #24]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1e6      	bne.n	80082da <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	375c      	adds	r7, #92	; 0x5c
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr
 800831a:	bf00      	nop
 800831c:	0800873d 	.word	0x0800873d
 8008320:	080085e1 	.word	0x080085e1

08008324 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008324:	b480      	push	{r7}
 8008326:	b095      	sub	sp, #84	; 0x54
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008334:	e853 3f00 	ldrex	r3, [r3]
 8008338:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008340:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	461a      	mov	r2, r3
 8008348:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800834a:	643b      	str	r3, [r7, #64]	; 0x40
 800834c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008350:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008352:	e841 2300 	strex	r3, r2, [r1]
 8008356:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1e6      	bne.n	800832c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3308      	adds	r3, #8
 8008364:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008366:	6a3b      	ldr	r3, [r7, #32]
 8008368:	e853 3f00 	ldrex	r3, [r3]
 800836c:	61fb      	str	r3, [r7, #28]
   return(result);
 800836e:	69fb      	ldr	r3, [r7, #28]
 8008370:	f023 0301 	bic.w	r3, r3, #1
 8008374:	64bb      	str	r3, [r7, #72]	; 0x48
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3308      	adds	r3, #8
 800837c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800837e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008380:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800838c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e5      	bne.n	800835e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008396:	2b01      	cmp	r3, #1
 8008398:	d118      	bne.n	80083cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	f023 0310 	bic.w	r3, r3, #16
 80083ae:	647b      	str	r3, [r7, #68]	; 0x44
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083b8:	61bb      	str	r3, [r7, #24]
 80083ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6979      	ldr	r1, [r7, #20]
 80083be:	69ba      	ldr	r2, [r7, #24]
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	613b      	str	r3, [r7, #16]
   return(result);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e6      	bne.n	800839a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80083de:	bf00      	nop
 80083e0:	3754      	adds	r7, #84	; 0x54
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2200      	movs	r2, #0
 80083fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2200      	movs	r2, #0
 8008404:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f7ff fa8f 	bl	800792c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800840e:	bf00      	nop
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}

08008416 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008416:	b480      	push	{r7}
 8008418:	b08f      	sub	sp, #60	; 0x3c
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008422:	2b21      	cmp	r3, #33	; 0x21
 8008424:	d14c      	bne.n	80084c0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800842c:	b29b      	uxth	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d132      	bne.n	8008498 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008438:	6a3b      	ldr	r3, [r7, #32]
 800843a:	e853 3f00 	ldrex	r3, [r3]
 800843e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008446:	637b      	str	r3, [r7, #52]	; 0x34
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	461a      	mov	r2, r3
 800844e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008450:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008452:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008454:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008456:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008458:	e841 2300 	strex	r3, r2, [r1]
 800845c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800845e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e6      	bne.n	8008432 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	e853 3f00 	ldrex	r3, [r3]
 8008470:	60bb      	str	r3, [r7, #8]
   return(result);
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008478:	633b      	str	r3, [r7, #48]	; 0x30
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008482:	61bb      	str	r3, [r7, #24]
 8008484:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008486:	6979      	ldr	r1, [r7, #20]
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	e841 2300 	strex	r3, r2, [r1]
 800848e:	613b      	str	r3, [r7, #16]
   return(result);
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1e6      	bne.n	8008464 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008496:	e013      	b.n	80084c0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800849c:	781a      	ldrb	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084a8:	1c5a      	adds	r2, r3, #1
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	3b01      	subs	r3, #1
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80084c0:	bf00      	nop
 80084c2:	373c      	adds	r7, #60	; 0x3c
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b091      	sub	sp, #68	; 0x44
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084d8:	2b21      	cmp	r3, #33	; 0x21
 80084da:	d151      	bne.n	8008580 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d132      	bne.n	800854e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084f0:	e853 3f00 	ldrex	r3, [r3]
 80084f4:	623b      	str	r3, [r7, #32]
   return(result);
 80084f6:	6a3b      	ldr	r3, [r7, #32]
 80084f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80084fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	461a      	mov	r2, r3
 8008504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008506:	633b      	str	r3, [r7, #48]	; 0x30
 8008508:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800850c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800850e:	e841 2300 	strex	r3, r2, [r1]
 8008512:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1e6      	bne.n	80084e8 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	e853 3f00 	ldrex	r3, [r3]
 8008526:	60fb      	str	r3, [r7, #12]
   return(result);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800852e:	637b      	str	r3, [r7, #52]	; 0x34
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008538:	61fb      	str	r3, [r7, #28]
 800853a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	69b9      	ldr	r1, [r7, #24]
 800853e:	69fa      	ldr	r2, [r7, #28]
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	617b      	str	r3, [r7, #20]
   return(result);
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e6      	bne.n	800851a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800854c:	e018      	b.n	8008580 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008552:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	461a      	mov	r2, r3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008562:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008568:	1c9a      	adds	r2, r3, #2
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008574:	b29b      	uxth	r3, r3
 8008576:	3b01      	subs	r3, #1
 8008578:	b29a      	uxth	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008580:	bf00      	nop
 8008582:	3744      	adds	r7, #68	; 0x44
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b088      	sub	sp, #32
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085a8:	61fb      	str	r3, [r7, #28]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	61bb      	str	r3, [r7, #24]
 80085b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	6979      	ldr	r1, [r7, #20]
 80085b8:	69ba      	ldr	r2, [r7, #24]
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	613b      	str	r3, [r7, #16]
   return(result);
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e6      	bne.n	8008594 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2220      	movs	r2, #32
 80085ca:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7fa ff00 	bl	80033d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d8:	bf00      	nop
 80085da:	3720      	adds	r7, #32
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b096      	sub	sp, #88	; 0x58
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085ee:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085f6:	2b22      	cmp	r3, #34	; 0x22
 80085f8:	f040 8094 	bne.w	8008724 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008602:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008606:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800860a:	b2d9      	uxtb	r1, r3
 800860c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008610:	b2da      	uxtb	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008616:	400a      	ands	r2, r1
 8008618:	b2d2      	uxtb	r2, r2
 800861a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008620:	1c5a      	adds	r2, r3, #1
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800862c:	b29b      	uxth	r3, r3
 800862e:	3b01      	subs	r3, #1
 8008630:	b29a      	uxth	r2, r3
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800863e:	b29b      	uxth	r3, r3
 8008640:	2b00      	cmp	r3, #0
 8008642:	d177      	bne.n	8008734 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008654:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008658:	653b      	str	r3, [r7, #80]	; 0x50
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	461a      	mov	r2, r3
 8008660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008662:	647b      	str	r3, [r7, #68]	; 0x44
 8008664:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008666:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008668:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800866a:	e841 2300 	strex	r3, r2, [r1]
 800866e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1e6      	bne.n	8008644 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3308      	adds	r3, #8
 800867c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800867e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008680:	e853 3f00 	ldrex	r3, [r3]
 8008684:	623b      	str	r3, [r7, #32]
   return(result);
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	f023 0301 	bic.w	r3, r3, #1
 800868c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3308      	adds	r3, #8
 8008694:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008696:	633a      	str	r2, [r7, #48]	; 0x30
 8008698:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800869c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800869e:	e841 2300 	strex	r3, r2, [r1]
 80086a2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80086a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e5      	bne.n	8008676 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2220      	movs	r2, #32
 80086ae:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	d12e      	bne.n	800871c <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	e853 3f00 	ldrex	r3, [r3]
 80086d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f023 0310 	bic.w	r3, r3, #16
 80086d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	461a      	mov	r2, r3
 80086e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086e2:	61fb      	str	r3, [r7, #28]
 80086e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e6:	69b9      	ldr	r1, [r7, #24]
 80086e8:	69fa      	ldr	r2, [r7, #28]
 80086ea:	e841 2300 	strex	r3, r2, [r1]
 80086ee:	617b      	str	r3, [r7, #20]
   return(result);
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1e6      	bne.n	80086c4 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	f003 0310 	and.w	r3, r3, #16
 8008700:	2b10      	cmp	r3, #16
 8008702:	d103      	bne.n	800870c <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2210      	movs	r2, #16
 800870a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008712:	4619      	mov	r1, r3
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f7ff f913 	bl	8007940 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800871a:	e00b      	b.n	8008734 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7fa fdf1 	bl	8003304 <HAL_UART_RxCpltCallback>
}
 8008722:	e007      	b.n	8008734 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	699a      	ldr	r2, [r3, #24]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f042 0208 	orr.w	r2, r2, #8
 8008732:	619a      	str	r2, [r3, #24]
}
 8008734:	bf00      	nop
 8008736:	3758      	adds	r7, #88	; 0x58
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}

0800873c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b096      	sub	sp, #88	; 0x58
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800874a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008752:	2b22      	cmp	r3, #34	; 0x22
 8008754:	f040 8094 	bne.w	8008880 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008766:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008768:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800876c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008770:	4013      	ands	r3, r2
 8008772:	b29a      	uxth	r2, r3
 8008774:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008776:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800877c:	1c9a      	adds	r2, r3, #2
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008788:	b29b      	uxth	r3, r3
 800878a:	3b01      	subs	r3, #1
 800878c:	b29a      	uxth	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800879a:	b29b      	uxth	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	d177      	bne.n	8008890 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087a8:	e853 3f00 	ldrex	r3, [r3]
 80087ac:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80087ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80087b4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	461a      	mov	r2, r3
 80087bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087be:	643b      	str	r3, [r7, #64]	; 0x40
 80087c0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80087c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80087c6:	e841 2300 	strex	r3, r2, [r1]
 80087ca:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1e6      	bne.n	80087a0 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	3308      	adds	r3, #8
 80087d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087da:	6a3b      	ldr	r3, [r7, #32]
 80087dc:	e853 3f00 	ldrex	r3, [r3]
 80087e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	f023 0301 	bic.w	r3, r3, #1
 80087e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	3308      	adds	r3, #8
 80087f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087fa:	e841 2300 	strex	r3, r2, [r1]
 80087fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1e5      	bne.n	80087d2 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2220      	movs	r2, #32
 800880a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008816:	2b01      	cmp	r3, #1
 8008818:	d12e      	bne.n	8008878 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	e853 3f00 	ldrex	r3, [r3]
 800882c:	60bb      	str	r3, [r7, #8]
   return(result);
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	f023 0310 	bic.w	r3, r3, #16
 8008834:	647b      	str	r3, [r7, #68]	; 0x44
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	461a      	mov	r2, r3
 800883c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800883e:	61bb      	str	r3, [r7, #24]
 8008840:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008842:	6979      	ldr	r1, [r7, #20]
 8008844:	69ba      	ldr	r2, [r7, #24]
 8008846:	e841 2300 	strex	r3, r2, [r1]
 800884a:	613b      	str	r3, [r7, #16]
   return(result);
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d1e6      	bne.n	8008820 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	69db      	ldr	r3, [r3, #28]
 8008858:	f003 0310 	and.w	r3, r3, #16
 800885c:	2b10      	cmp	r3, #16
 800885e:	d103      	bne.n	8008868 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2210      	movs	r2, #16
 8008866:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800886e:	4619      	mov	r1, r3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f7ff f865 	bl	8007940 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008876:	e00b      	b.n	8008890 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f7fa fd43 	bl	8003304 <HAL_UART_RxCpltCallback>
}
 800887e:	e007      	b.n	8008890 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	699a      	ldr	r2, [r3, #24]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f042 0208 	orr.w	r2, r2, #8
 800888e:	619a      	str	r2, [r3, #24]
}
 8008890:	bf00      	nop
 8008892:	3758      	adds	r7, #88	; 0x58
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <__errno>:
 8008898:	4b01      	ldr	r3, [pc, #4]	; (80088a0 <__errno+0x8>)
 800889a:	6818      	ldr	r0, [r3, #0]
 800889c:	4770      	bx	lr
 800889e:	bf00      	nop
 80088a0:	20000114 	.word	0x20000114

080088a4 <__libc_init_array>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	4d0d      	ldr	r5, [pc, #52]	; (80088dc <__libc_init_array+0x38>)
 80088a8:	4c0d      	ldr	r4, [pc, #52]	; (80088e0 <__libc_init_array+0x3c>)
 80088aa:	1b64      	subs	r4, r4, r5
 80088ac:	10a4      	asrs	r4, r4, #2
 80088ae:	2600      	movs	r6, #0
 80088b0:	42a6      	cmp	r6, r4
 80088b2:	d109      	bne.n	80088c8 <__libc_init_array+0x24>
 80088b4:	4d0b      	ldr	r5, [pc, #44]	; (80088e4 <__libc_init_array+0x40>)
 80088b6:	4c0c      	ldr	r4, [pc, #48]	; (80088e8 <__libc_init_array+0x44>)
 80088b8:	f004 ffcc 	bl	800d854 <_init>
 80088bc:	1b64      	subs	r4, r4, r5
 80088be:	10a4      	asrs	r4, r4, #2
 80088c0:	2600      	movs	r6, #0
 80088c2:	42a6      	cmp	r6, r4
 80088c4:	d105      	bne.n	80088d2 <__libc_init_array+0x2e>
 80088c6:	bd70      	pop	{r4, r5, r6, pc}
 80088c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80088cc:	4798      	blx	r3
 80088ce:	3601      	adds	r6, #1
 80088d0:	e7ee      	b.n	80088b0 <__libc_init_array+0xc>
 80088d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80088d6:	4798      	blx	r3
 80088d8:	3601      	adds	r6, #1
 80088da:	e7f2      	b.n	80088c2 <__libc_init_array+0x1e>
 80088dc:	0800e9ac 	.word	0x0800e9ac
 80088e0:	0800e9ac 	.word	0x0800e9ac
 80088e4:	0800e9ac 	.word	0x0800e9ac
 80088e8:	0800e9b0 	.word	0x0800e9b0

080088ec <memset>:
 80088ec:	4402      	add	r2, r0
 80088ee:	4603      	mov	r3, r0
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d100      	bne.n	80088f6 <memset+0xa>
 80088f4:	4770      	bx	lr
 80088f6:	f803 1b01 	strb.w	r1, [r3], #1
 80088fa:	e7f9      	b.n	80088f0 <memset+0x4>

080088fc <__cvt>:
 80088fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088fe:	ed2d 8b02 	vpush	{d8}
 8008902:	eeb0 8b40 	vmov.f64	d8, d0
 8008906:	b085      	sub	sp, #20
 8008908:	4617      	mov	r7, r2
 800890a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800890c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800890e:	ee18 2a90 	vmov	r2, s17
 8008912:	f025 0520 	bic.w	r5, r5, #32
 8008916:	2a00      	cmp	r2, #0
 8008918:	bfb6      	itet	lt
 800891a:	222d      	movlt	r2, #45	; 0x2d
 800891c:	2200      	movge	r2, #0
 800891e:	eeb1 8b40 	vneglt.f64	d8, d0
 8008922:	2d46      	cmp	r5, #70	; 0x46
 8008924:	460c      	mov	r4, r1
 8008926:	701a      	strb	r2, [r3, #0]
 8008928:	d004      	beq.n	8008934 <__cvt+0x38>
 800892a:	2d45      	cmp	r5, #69	; 0x45
 800892c:	d100      	bne.n	8008930 <__cvt+0x34>
 800892e:	3401      	adds	r4, #1
 8008930:	2102      	movs	r1, #2
 8008932:	e000      	b.n	8008936 <__cvt+0x3a>
 8008934:	2103      	movs	r1, #3
 8008936:	ab03      	add	r3, sp, #12
 8008938:	9301      	str	r3, [sp, #4]
 800893a:	ab02      	add	r3, sp, #8
 800893c:	9300      	str	r3, [sp, #0]
 800893e:	4622      	mov	r2, r4
 8008940:	4633      	mov	r3, r6
 8008942:	eeb0 0b48 	vmov.f64	d0, d8
 8008946:	f001 fe0f 	bl	800a568 <_dtoa_r>
 800894a:	2d47      	cmp	r5, #71	; 0x47
 800894c:	d109      	bne.n	8008962 <__cvt+0x66>
 800894e:	07fb      	lsls	r3, r7, #31
 8008950:	d407      	bmi.n	8008962 <__cvt+0x66>
 8008952:	9b03      	ldr	r3, [sp, #12]
 8008954:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008956:	1a1b      	subs	r3, r3, r0
 8008958:	6013      	str	r3, [r2, #0]
 800895a:	b005      	add	sp, #20
 800895c:	ecbd 8b02 	vpop	{d8}
 8008960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008962:	2d46      	cmp	r5, #70	; 0x46
 8008964:	eb00 0204 	add.w	r2, r0, r4
 8008968:	d10c      	bne.n	8008984 <__cvt+0x88>
 800896a:	7803      	ldrb	r3, [r0, #0]
 800896c:	2b30      	cmp	r3, #48	; 0x30
 800896e:	d107      	bne.n	8008980 <__cvt+0x84>
 8008970:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008978:	bf1c      	itt	ne
 800897a:	f1c4 0401 	rsbne	r4, r4, #1
 800897e:	6034      	strne	r4, [r6, #0]
 8008980:	6833      	ldr	r3, [r6, #0]
 8008982:	441a      	add	r2, r3
 8008984:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898c:	bf08      	it	eq
 800898e:	9203      	streq	r2, [sp, #12]
 8008990:	2130      	movs	r1, #48	; 0x30
 8008992:	9b03      	ldr	r3, [sp, #12]
 8008994:	4293      	cmp	r3, r2
 8008996:	d2dc      	bcs.n	8008952 <__cvt+0x56>
 8008998:	1c5c      	adds	r4, r3, #1
 800899a:	9403      	str	r4, [sp, #12]
 800899c:	7019      	strb	r1, [r3, #0]
 800899e:	e7f8      	b.n	8008992 <__cvt+0x96>

080089a0 <__exponent>:
 80089a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089a2:	4603      	mov	r3, r0
 80089a4:	2900      	cmp	r1, #0
 80089a6:	bfb8      	it	lt
 80089a8:	4249      	neglt	r1, r1
 80089aa:	f803 2b02 	strb.w	r2, [r3], #2
 80089ae:	bfb4      	ite	lt
 80089b0:	222d      	movlt	r2, #45	; 0x2d
 80089b2:	222b      	movge	r2, #43	; 0x2b
 80089b4:	2909      	cmp	r1, #9
 80089b6:	7042      	strb	r2, [r0, #1]
 80089b8:	dd2a      	ble.n	8008a10 <__exponent+0x70>
 80089ba:	f10d 0407 	add.w	r4, sp, #7
 80089be:	46a4      	mov	ip, r4
 80089c0:	270a      	movs	r7, #10
 80089c2:	46a6      	mov	lr, r4
 80089c4:	460a      	mov	r2, r1
 80089c6:	fb91 f6f7 	sdiv	r6, r1, r7
 80089ca:	fb07 1516 	mls	r5, r7, r6, r1
 80089ce:	3530      	adds	r5, #48	; 0x30
 80089d0:	2a63      	cmp	r2, #99	; 0x63
 80089d2:	f104 34ff 	add.w	r4, r4, #4294967295
 80089d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80089da:	4631      	mov	r1, r6
 80089dc:	dcf1      	bgt.n	80089c2 <__exponent+0x22>
 80089de:	3130      	adds	r1, #48	; 0x30
 80089e0:	f1ae 0502 	sub.w	r5, lr, #2
 80089e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80089e8:	1c44      	adds	r4, r0, #1
 80089ea:	4629      	mov	r1, r5
 80089ec:	4561      	cmp	r1, ip
 80089ee:	d30a      	bcc.n	8008a06 <__exponent+0x66>
 80089f0:	f10d 0209 	add.w	r2, sp, #9
 80089f4:	eba2 020e 	sub.w	r2, r2, lr
 80089f8:	4565      	cmp	r5, ip
 80089fa:	bf88      	it	hi
 80089fc:	2200      	movhi	r2, #0
 80089fe:	4413      	add	r3, r2
 8008a00:	1a18      	subs	r0, r3, r0
 8008a02:	b003      	add	sp, #12
 8008a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a0a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008a0e:	e7ed      	b.n	80089ec <__exponent+0x4c>
 8008a10:	2330      	movs	r3, #48	; 0x30
 8008a12:	3130      	adds	r1, #48	; 0x30
 8008a14:	7083      	strb	r3, [r0, #2]
 8008a16:	70c1      	strb	r1, [r0, #3]
 8008a18:	1d03      	adds	r3, r0, #4
 8008a1a:	e7f1      	b.n	8008a00 <__exponent+0x60>
 8008a1c:	0000      	movs	r0, r0
	...

08008a20 <_printf_float>:
 8008a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a24:	b08b      	sub	sp, #44	; 0x2c
 8008a26:	460c      	mov	r4, r1
 8008a28:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008a2c:	4616      	mov	r6, r2
 8008a2e:	461f      	mov	r7, r3
 8008a30:	4605      	mov	r5, r0
 8008a32:	f002 fe8b 	bl	800b74c <_localeconv_r>
 8008a36:	f8d0 b000 	ldr.w	fp, [r0]
 8008a3a:	4658      	mov	r0, fp
 8008a3c:	f7f7 fc0a 	bl	8000254 <strlen>
 8008a40:	2300      	movs	r3, #0
 8008a42:	9308      	str	r3, [sp, #32]
 8008a44:	f8d8 3000 	ldr.w	r3, [r8]
 8008a48:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008a4c:	6822      	ldr	r2, [r4, #0]
 8008a4e:	3307      	adds	r3, #7
 8008a50:	f023 0307 	bic.w	r3, r3, #7
 8008a54:	f103 0108 	add.w	r1, r3, #8
 8008a58:	f8c8 1000 	str.w	r1, [r8]
 8008a5c:	4682      	mov	sl, r0
 8008a5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008a62:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008a66:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008cc8 <_printf_float+0x2a8>
 8008a6a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008a6e:	eeb0 6bc0 	vabs.f64	d6, d0
 8008a72:	eeb4 6b47 	vcmp.f64	d6, d7
 8008a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7a:	dd24      	ble.n	8008ac6 <_printf_float+0xa6>
 8008a7c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a84:	d502      	bpl.n	8008a8c <_printf_float+0x6c>
 8008a86:	232d      	movs	r3, #45	; 0x2d
 8008a88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a8c:	4b90      	ldr	r3, [pc, #576]	; (8008cd0 <_printf_float+0x2b0>)
 8008a8e:	4891      	ldr	r0, [pc, #580]	; (8008cd4 <_printf_float+0x2b4>)
 8008a90:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008a94:	bf94      	ite	ls
 8008a96:	4698      	movls	r8, r3
 8008a98:	4680      	movhi	r8, r0
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	6123      	str	r3, [r4, #16]
 8008a9e:	f022 0204 	bic.w	r2, r2, #4
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	6022      	str	r2, [r4, #0]
 8008aa6:	9304      	str	r3, [sp, #16]
 8008aa8:	9700      	str	r7, [sp, #0]
 8008aaa:	4633      	mov	r3, r6
 8008aac:	aa09      	add	r2, sp, #36	; 0x24
 8008aae:	4621      	mov	r1, r4
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	f000 f9d3 	bl	8008e5c <_printf_common>
 8008ab6:	3001      	adds	r0, #1
 8008ab8:	f040 808a 	bne.w	8008bd0 <_printf_float+0x1b0>
 8008abc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac0:	b00b      	add	sp, #44	; 0x2c
 8008ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac6:	eeb4 0b40 	vcmp.f64	d0, d0
 8008aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ace:	d709      	bvc.n	8008ae4 <_printf_float+0xc4>
 8008ad0:	ee10 3a90 	vmov	r3, s1
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	bfbc      	itt	lt
 8008ad8:	232d      	movlt	r3, #45	; 0x2d
 8008ada:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008ade:	487e      	ldr	r0, [pc, #504]	; (8008cd8 <_printf_float+0x2b8>)
 8008ae0:	4b7e      	ldr	r3, [pc, #504]	; (8008cdc <_printf_float+0x2bc>)
 8008ae2:	e7d5      	b.n	8008a90 <_printf_float+0x70>
 8008ae4:	6863      	ldr	r3, [r4, #4]
 8008ae6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008aea:	9104      	str	r1, [sp, #16]
 8008aec:	1c59      	adds	r1, r3, #1
 8008aee:	d13c      	bne.n	8008b6a <_printf_float+0x14a>
 8008af0:	2306      	movs	r3, #6
 8008af2:	6063      	str	r3, [r4, #4]
 8008af4:	2300      	movs	r3, #0
 8008af6:	9303      	str	r3, [sp, #12]
 8008af8:	ab08      	add	r3, sp, #32
 8008afa:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008afe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b02:	ab07      	add	r3, sp, #28
 8008b04:	6861      	ldr	r1, [r4, #4]
 8008b06:	9300      	str	r3, [sp, #0]
 8008b08:	6022      	str	r2, [r4, #0]
 8008b0a:	f10d 031b 	add.w	r3, sp, #27
 8008b0e:	4628      	mov	r0, r5
 8008b10:	f7ff fef4 	bl	80088fc <__cvt>
 8008b14:	9b04      	ldr	r3, [sp, #16]
 8008b16:	9907      	ldr	r1, [sp, #28]
 8008b18:	2b47      	cmp	r3, #71	; 0x47
 8008b1a:	4680      	mov	r8, r0
 8008b1c:	d108      	bne.n	8008b30 <_printf_float+0x110>
 8008b1e:	1cc8      	adds	r0, r1, #3
 8008b20:	db02      	blt.n	8008b28 <_printf_float+0x108>
 8008b22:	6863      	ldr	r3, [r4, #4]
 8008b24:	4299      	cmp	r1, r3
 8008b26:	dd41      	ble.n	8008bac <_printf_float+0x18c>
 8008b28:	f1a9 0902 	sub.w	r9, r9, #2
 8008b2c:	fa5f f989 	uxtb.w	r9, r9
 8008b30:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008b34:	d820      	bhi.n	8008b78 <_printf_float+0x158>
 8008b36:	3901      	subs	r1, #1
 8008b38:	464a      	mov	r2, r9
 8008b3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008b3e:	9107      	str	r1, [sp, #28]
 8008b40:	f7ff ff2e 	bl	80089a0 <__exponent>
 8008b44:	9a08      	ldr	r2, [sp, #32]
 8008b46:	9004      	str	r0, [sp, #16]
 8008b48:	1813      	adds	r3, r2, r0
 8008b4a:	2a01      	cmp	r2, #1
 8008b4c:	6123      	str	r3, [r4, #16]
 8008b4e:	dc02      	bgt.n	8008b56 <_printf_float+0x136>
 8008b50:	6822      	ldr	r2, [r4, #0]
 8008b52:	07d2      	lsls	r2, r2, #31
 8008b54:	d501      	bpl.n	8008b5a <_printf_float+0x13a>
 8008b56:	3301      	adds	r3, #1
 8008b58:	6123      	str	r3, [r4, #16]
 8008b5a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d0a2      	beq.n	8008aa8 <_printf_float+0x88>
 8008b62:	232d      	movs	r3, #45	; 0x2d
 8008b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b68:	e79e      	b.n	8008aa8 <_printf_float+0x88>
 8008b6a:	9904      	ldr	r1, [sp, #16]
 8008b6c:	2947      	cmp	r1, #71	; 0x47
 8008b6e:	d1c1      	bne.n	8008af4 <_printf_float+0xd4>
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d1bf      	bne.n	8008af4 <_printf_float+0xd4>
 8008b74:	2301      	movs	r3, #1
 8008b76:	e7bc      	b.n	8008af2 <_printf_float+0xd2>
 8008b78:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008b7c:	d118      	bne.n	8008bb0 <_printf_float+0x190>
 8008b7e:	2900      	cmp	r1, #0
 8008b80:	6863      	ldr	r3, [r4, #4]
 8008b82:	dd0b      	ble.n	8008b9c <_printf_float+0x17c>
 8008b84:	6121      	str	r1, [r4, #16]
 8008b86:	b913      	cbnz	r3, 8008b8e <_printf_float+0x16e>
 8008b88:	6822      	ldr	r2, [r4, #0]
 8008b8a:	07d0      	lsls	r0, r2, #31
 8008b8c:	d502      	bpl.n	8008b94 <_printf_float+0x174>
 8008b8e:	3301      	adds	r3, #1
 8008b90:	440b      	add	r3, r1
 8008b92:	6123      	str	r3, [r4, #16]
 8008b94:	2300      	movs	r3, #0
 8008b96:	65a1      	str	r1, [r4, #88]	; 0x58
 8008b98:	9304      	str	r3, [sp, #16]
 8008b9a:	e7de      	b.n	8008b5a <_printf_float+0x13a>
 8008b9c:	b913      	cbnz	r3, 8008ba4 <_printf_float+0x184>
 8008b9e:	6822      	ldr	r2, [r4, #0]
 8008ba0:	07d2      	lsls	r2, r2, #31
 8008ba2:	d501      	bpl.n	8008ba8 <_printf_float+0x188>
 8008ba4:	3302      	adds	r3, #2
 8008ba6:	e7f4      	b.n	8008b92 <_printf_float+0x172>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e7f2      	b.n	8008b92 <_printf_float+0x172>
 8008bac:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008bb0:	9b08      	ldr	r3, [sp, #32]
 8008bb2:	4299      	cmp	r1, r3
 8008bb4:	db05      	blt.n	8008bc2 <_printf_float+0x1a2>
 8008bb6:	6823      	ldr	r3, [r4, #0]
 8008bb8:	6121      	str	r1, [r4, #16]
 8008bba:	07d8      	lsls	r0, r3, #31
 8008bbc:	d5ea      	bpl.n	8008b94 <_printf_float+0x174>
 8008bbe:	1c4b      	adds	r3, r1, #1
 8008bc0:	e7e7      	b.n	8008b92 <_printf_float+0x172>
 8008bc2:	2900      	cmp	r1, #0
 8008bc4:	bfd4      	ite	le
 8008bc6:	f1c1 0202 	rsble	r2, r1, #2
 8008bca:	2201      	movgt	r2, #1
 8008bcc:	4413      	add	r3, r2
 8008bce:	e7e0      	b.n	8008b92 <_printf_float+0x172>
 8008bd0:	6823      	ldr	r3, [r4, #0]
 8008bd2:	055a      	lsls	r2, r3, #21
 8008bd4:	d407      	bmi.n	8008be6 <_printf_float+0x1c6>
 8008bd6:	6923      	ldr	r3, [r4, #16]
 8008bd8:	4642      	mov	r2, r8
 8008bda:	4631      	mov	r1, r6
 8008bdc:	4628      	mov	r0, r5
 8008bde:	47b8      	blx	r7
 8008be0:	3001      	adds	r0, #1
 8008be2:	d12a      	bne.n	8008c3a <_printf_float+0x21a>
 8008be4:	e76a      	b.n	8008abc <_printf_float+0x9c>
 8008be6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008bea:	f240 80e2 	bls.w	8008db2 <_printf_float+0x392>
 8008bee:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008bf2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bfa:	d133      	bne.n	8008c64 <_printf_float+0x244>
 8008bfc:	4a38      	ldr	r2, [pc, #224]	; (8008ce0 <_printf_float+0x2c0>)
 8008bfe:	2301      	movs	r3, #1
 8008c00:	4631      	mov	r1, r6
 8008c02:	4628      	mov	r0, r5
 8008c04:	47b8      	blx	r7
 8008c06:	3001      	adds	r0, #1
 8008c08:	f43f af58 	beq.w	8008abc <_printf_float+0x9c>
 8008c0c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008c10:	429a      	cmp	r2, r3
 8008c12:	db02      	blt.n	8008c1a <_printf_float+0x1fa>
 8008c14:	6823      	ldr	r3, [r4, #0]
 8008c16:	07d8      	lsls	r0, r3, #31
 8008c18:	d50f      	bpl.n	8008c3a <_printf_float+0x21a>
 8008c1a:	4653      	mov	r3, sl
 8008c1c:	465a      	mov	r2, fp
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4628      	mov	r0, r5
 8008c22:	47b8      	blx	r7
 8008c24:	3001      	adds	r0, #1
 8008c26:	f43f af49 	beq.w	8008abc <_printf_float+0x9c>
 8008c2a:	f04f 0800 	mov.w	r8, #0
 8008c2e:	f104 091a 	add.w	r9, r4, #26
 8008c32:	9b08      	ldr	r3, [sp, #32]
 8008c34:	3b01      	subs	r3, #1
 8008c36:	4543      	cmp	r3, r8
 8008c38:	dc09      	bgt.n	8008c4e <_printf_float+0x22e>
 8008c3a:	6823      	ldr	r3, [r4, #0]
 8008c3c:	079b      	lsls	r3, r3, #30
 8008c3e:	f100 8108 	bmi.w	8008e52 <_printf_float+0x432>
 8008c42:	68e0      	ldr	r0, [r4, #12]
 8008c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c46:	4298      	cmp	r0, r3
 8008c48:	bfb8      	it	lt
 8008c4a:	4618      	movlt	r0, r3
 8008c4c:	e738      	b.n	8008ac0 <_printf_float+0xa0>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	464a      	mov	r2, r9
 8008c52:	4631      	mov	r1, r6
 8008c54:	4628      	mov	r0, r5
 8008c56:	47b8      	blx	r7
 8008c58:	3001      	adds	r0, #1
 8008c5a:	f43f af2f 	beq.w	8008abc <_printf_float+0x9c>
 8008c5e:	f108 0801 	add.w	r8, r8, #1
 8008c62:	e7e6      	b.n	8008c32 <_printf_float+0x212>
 8008c64:	9b07      	ldr	r3, [sp, #28]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	dc3c      	bgt.n	8008ce4 <_printf_float+0x2c4>
 8008c6a:	4a1d      	ldr	r2, [pc, #116]	; (8008ce0 <_printf_float+0x2c0>)
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	4631      	mov	r1, r6
 8008c70:	4628      	mov	r0, r5
 8008c72:	47b8      	blx	r7
 8008c74:	3001      	adds	r0, #1
 8008c76:	f43f af21 	beq.w	8008abc <_printf_float+0x9c>
 8008c7a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	d102      	bne.n	8008c88 <_printf_float+0x268>
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	07d9      	lsls	r1, r3, #31
 8008c86:	d5d8      	bpl.n	8008c3a <_printf_float+0x21a>
 8008c88:	4653      	mov	r3, sl
 8008c8a:	465a      	mov	r2, fp
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b8      	blx	r7
 8008c92:	3001      	adds	r0, #1
 8008c94:	f43f af12 	beq.w	8008abc <_printf_float+0x9c>
 8008c98:	f04f 0900 	mov.w	r9, #0
 8008c9c:	f104 0a1a 	add.w	sl, r4, #26
 8008ca0:	9b07      	ldr	r3, [sp, #28]
 8008ca2:	425b      	negs	r3, r3
 8008ca4:	454b      	cmp	r3, r9
 8008ca6:	dc01      	bgt.n	8008cac <_printf_float+0x28c>
 8008ca8:	9b08      	ldr	r3, [sp, #32]
 8008caa:	e795      	b.n	8008bd8 <_printf_float+0x1b8>
 8008cac:	2301      	movs	r3, #1
 8008cae:	4652      	mov	r2, sl
 8008cb0:	4631      	mov	r1, r6
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	47b8      	blx	r7
 8008cb6:	3001      	adds	r0, #1
 8008cb8:	f43f af00 	beq.w	8008abc <_printf_float+0x9c>
 8008cbc:	f109 0901 	add.w	r9, r9, #1
 8008cc0:	e7ee      	b.n	8008ca0 <_printf_float+0x280>
 8008cc2:	bf00      	nop
 8008cc4:	f3af 8000 	nop.w
 8008cc8:	ffffffff 	.word	0xffffffff
 8008ccc:	7fefffff 	.word	0x7fefffff
 8008cd0:	0800e4e0 	.word	0x0800e4e0
 8008cd4:	0800e4e4 	.word	0x0800e4e4
 8008cd8:	0800e4ec 	.word	0x0800e4ec
 8008cdc:	0800e4e8 	.word	0x0800e4e8
 8008ce0:	0800e8f1 	.word	0x0800e8f1
 8008ce4:	9a08      	ldr	r2, [sp, #32]
 8008ce6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	bfa8      	it	ge
 8008cec:	461a      	movge	r2, r3
 8008cee:	2a00      	cmp	r2, #0
 8008cf0:	4691      	mov	r9, r2
 8008cf2:	dc38      	bgt.n	8008d66 <_printf_float+0x346>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	9305      	str	r3, [sp, #20]
 8008cf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cfc:	f104 021a 	add.w	r2, r4, #26
 8008d00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d02:	9905      	ldr	r1, [sp, #20]
 8008d04:	9304      	str	r3, [sp, #16]
 8008d06:	eba3 0309 	sub.w	r3, r3, r9
 8008d0a:	428b      	cmp	r3, r1
 8008d0c:	dc33      	bgt.n	8008d76 <_printf_float+0x356>
 8008d0e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	db3c      	blt.n	8008d90 <_printf_float+0x370>
 8008d16:	6823      	ldr	r3, [r4, #0]
 8008d18:	07da      	lsls	r2, r3, #31
 8008d1a:	d439      	bmi.n	8008d90 <_printf_float+0x370>
 8008d1c:	9a08      	ldr	r2, [sp, #32]
 8008d1e:	9b04      	ldr	r3, [sp, #16]
 8008d20:	9907      	ldr	r1, [sp, #28]
 8008d22:	1ad3      	subs	r3, r2, r3
 8008d24:	eba2 0901 	sub.w	r9, r2, r1
 8008d28:	4599      	cmp	r9, r3
 8008d2a:	bfa8      	it	ge
 8008d2c:	4699      	movge	r9, r3
 8008d2e:	f1b9 0f00 	cmp.w	r9, #0
 8008d32:	dc35      	bgt.n	8008da0 <_printf_float+0x380>
 8008d34:	f04f 0800 	mov.w	r8, #0
 8008d38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d3c:	f104 0a1a 	add.w	sl, r4, #26
 8008d40:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008d44:	1a9b      	subs	r3, r3, r2
 8008d46:	eba3 0309 	sub.w	r3, r3, r9
 8008d4a:	4543      	cmp	r3, r8
 8008d4c:	f77f af75 	ble.w	8008c3a <_printf_float+0x21a>
 8008d50:	2301      	movs	r3, #1
 8008d52:	4652      	mov	r2, sl
 8008d54:	4631      	mov	r1, r6
 8008d56:	4628      	mov	r0, r5
 8008d58:	47b8      	blx	r7
 8008d5a:	3001      	adds	r0, #1
 8008d5c:	f43f aeae 	beq.w	8008abc <_printf_float+0x9c>
 8008d60:	f108 0801 	add.w	r8, r8, #1
 8008d64:	e7ec      	b.n	8008d40 <_printf_float+0x320>
 8008d66:	4613      	mov	r3, r2
 8008d68:	4631      	mov	r1, r6
 8008d6a:	4642      	mov	r2, r8
 8008d6c:	4628      	mov	r0, r5
 8008d6e:	47b8      	blx	r7
 8008d70:	3001      	adds	r0, #1
 8008d72:	d1bf      	bne.n	8008cf4 <_printf_float+0x2d4>
 8008d74:	e6a2      	b.n	8008abc <_printf_float+0x9c>
 8008d76:	2301      	movs	r3, #1
 8008d78:	4631      	mov	r1, r6
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	9204      	str	r2, [sp, #16]
 8008d7e:	47b8      	blx	r7
 8008d80:	3001      	adds	r0, #1
 8008d82:	f43f ae9b 	beq.w	8008abc <_printf_float+0x9c>
 8008d86:	9b05      	ldr	r3, [sp, #20]
 8008d88:	9a04      	ldr	r2, [sp, #16]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	9305      	str	r3, [sp, #20]
 8008d8e:	e7b7      	b.n	8008d00 <_printf_float+0x2e0>
 8008d90:	4653      	mov	r3, sl
 8008d92:	465a      	mov	r2, fp
 8008d94:	4631      	mov	r1, r6
 8008d96:	4628      	mov	r0, r5
 8008d98:	47b8      	blx	r7
 8008d9a:	3001      	adds	r0, #1
 8008d9c:	d1be      	bne.n	8008d1c <_printf_float+0x2fc>
 8008d9e:	e68d      	b.n	8008abc <_printf_float+0x9c>
 8008da0:	9a04      	ldr	r2, [sp, #16]
 8008da2:	464b      	mov	r3, r9
 8008da4:	4442      	add	r2, r8
 8008da6:	4631      	mov	r1, r6
 8008da8:	4628      	mov	r0, r5
 8008daa:	47b8      	blx	r7
 8008dac:	3001      	adds	r0, #1
 8008dae:	d1c1      	bne.n	8008d34 <_printf_float+0x314>
 8008db0:	e684      	b.n	8008abc <_printf_float+0x9c>
 8008db2:	9a08      	ldr	r2, [sp, #32]
 8008db4:	2a01      	cmp	r2, #1
 8008db6:	dc01      	bgt.n	8008dbc <_printf_float+0x39c>
 8008db8:	07db      	lsls	r3, r3, #31
 8008dba:	d537      	bpl.n	8008e2c <_printf_float+0x40c>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	4642      	mov	r2, r8
 8008dc0:	4631      	mov	r1, r6
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	47b8      	blx	r7
 8008dc6:	3001      	adds	r0, #1
 8008dc8:	f43f ae78 	beq.w	8008abc <_printf_float+0x9c>
 8008dcc:	4653      	mov	r3, sl
 8008dce:	465a      	mov	r2, fp
 8008dd0:	4631      	mov	r1, r6
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	47b8      	blx	r7
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	f43f ae70 	beq.w	8008abc <_printf_float+0x9c>
 8008ddc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008de0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008de8:	d01b      	beq.n	8008e22 <_printf_float+0x402>
 8008dea:	9b08      	ldr	r3, [sp, #32]
 8008dec:	f108 0201 	add.w	r2, r8, #1
 8008df0:	3b01      	subs	r3, #1
 8008df2:	4631      	mov	r1, r6
 8008df4:	4628      	mov	r0, r5
 8008df6:	47b8      	blx	r7
 8008df8:	3001      	adds	r0, #1
 8008dfa:	d10e      	bne.n	8008e1a <_printf_float+0x3fa>
 8008dfc:	e65e      	b.n	8008abc <_printf_float+0x9c>
 8008dfe:	2301      	movs	r3, #1
 8008e00:	464a      	mov	r2, r9
 8008e02:	4631      	mov	r1, r6
 8008e04:	4628      	mov	r0, r5
 8008e06:	47b8      	blx	r7
 8008e08:	3001      	adds	r0, #1
 8008e0a:	f43f ae57 	beq.w	8008abc <_printf_float+0x9c>
 8008e0e:	f108 0801 	add.w	r8, r8, #1
 8008e12:	9b08      	ldr	r3, [sp, #32]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	4543      	cmp	r3, r8
 8008e18:	dcf1      	bgt.n	8008dfe <_printf_float+0x3de>
 8008e1a:	9b04      	ldr	r3, [sp, #16]
 8008e1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e20:	e6db      	b.n	8008bda <_printf_float+0x1ba>
 8008e22:	f04f 0800 	mov.w	r8, #0
 8008e26:	f104 091a 	add.w	r9, r4, #26
 8008e2a:	e7f2      	b.n	8008e12 <_printf_float+0x3f2>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	4642      	mov	r2, r8
 8008e30:	e7df      	b.n	8008df2 <_printf_float+0x3d2>
 8008e32:	2301      	movs	r3, #1
 8008e34:	464a      	mov	r2, r9
 8008e36:	4631      	mov	r1, r6
 8008e38:	4628      	mov	r0, r5
 8008e3a:	47b8      	blx	r7
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	f43f ae3d 	beq.w	8008abc <_printf_float+0x9c>
 8008e42:	f108 0801 	add.w	r8, r8, #1
 8008e46:	68e3      	ldr	r3, [r4, #12]
 8008e48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e4a:	1a5b      	subs	r3, r3, r1
 8008e4c:	4543      	cmp	r3, r8
 8008e4e:	dcf0      	bgt.n	8008e32 <_printf_float+0x412>
 8008e50:	e6f7      	b.n	8008c42 <_printf_float+0x222>
 8008e52:	f04f 0800 	mov.w	r8, #0
 8008e56:	f104 0919 	add.w	r9, r4, #25
 8008e5a:	e7f4      	b.n	8008e46 <_printf_float+0x426>

08008e5c <_printf_common>:
 8008e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e60:	4616      	mov	r6, r2
 8008e62:	4699      	mov	r9, r3
 8008e64:	688a      	ldr	r2, [r1, #8]
 8008e66:	690b      	ldr	r3, [r1, #16]
 8008e68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	bfb8      	it	lt
 8008e70:	4613      	movlt	r3, r2
 8008e72:	6033      	str	r3, [r6, #0]
 8008e74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e78:	4607      	mov	r7, r0
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	b10a      	cbz	r2, 8008e82 <_printf_common+0x26>
 8008e7e:	3301      	adds	r3, #1
 8008e80:	6033      	str	r3, [r6, #0]
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	0699      	lsls	r1, r3, #26
 8008e86:	bf42      	ittt	mi
 8008e88:	6833      	ldrmi	r3, [r6, #0]
 8008e8a:	3302      	addmi	r3, #2
 8008e8c:	6033      	strmi	r3, [r6, #0]
 8008e8e:	6825      	ldr	r5, [r4, #0]
 8008e90:	f015 0506 	ands.w	r5, r5, #6
 8008e94:	d106      	bne.n	8008ea4 <_printf_common+0x48>
 8008e96:	f104 0a19 	add.w	sl, r4, #25
 8008e9a:	68e3      	ldr	r3, [r4, #12]
 8008e9c:	6832      	ldr	r2, [r6, #0]
 8008e9e:	1a9b      	subs	r3, r3, r2
 8008ea0:	42ab      	cmp	r3, r5
 8008ea2:	dc26      	bgt.n	8008ef2 <_printf_common+0x96>
 8008ea4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ea8:	1e13      	subs	r3, r2, #0
 8008eaa:	6822      	ldr	r2, [r4, #0]
 8008eac:	bf18      	it	ne
 8008eae:	2301      	movne	r3, #1
 8008eb0:	0692      	lsls	r2, r2, #26
 8008eb2:	d42b      	bmi.n	8008f0c <_printf_common+0xb0>
 8008eb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008eb8:	4649      	mov	r1, r9
 8008eba:	4638      	mov	r0, r7
 8008ebc:	47c0      	blx	r8
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	d01e      	beq.n	8008f00 <_printf_common+0xa4>
 8008ec2:	6823      	ldr	r3, [r4, #0]
 8008ec4:	68e5      	ldr	r5, [r4, #12]
 8008ec6:	6832      	ldr	r2, [r6, #0]
 8008ec8:	f003 0306 	and.w	r3, r3, #6
 8008ecc:	2b04      	cmp	r3, #4
 8008ece:	bf08      	it	eq
 8008ed0:	1aad      	subeq	r5, r5, r2
 8008ed2:	68a3      	ldr	r3, [r4, #8]
 8008ed4:	6922      	ldr	r2, [r4, #16]
 8008ed6:	bf0c      	ite	eq
 8008ed8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008edc:	2500      	movne	r5, #0
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	bfc4      	itt	gt
 8008ee2:	1a9b      	subgt	r3, r3, r2
 8008ee4:	18ed      	addgt	r5, r5, r3
 8008ee6:	2600      	movs	r6, #0
 8008ee8:	341a      	adds	r4, #26
 8008eea:	42b5      	cmp	r5, r6
 8008eec:	d11a      	bne.n	8008f24 <_printf_common+0xc8>
 8008eee:	2000      	movs	r0, #0
 8008ef0:	e008      	b.n	8008f04 <_printf_common+0xa8>
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	4652      	mov	r2, sl
 8008ef6:	4649      	mov	r1, r9
 8008ef8:	4638      	mov	r0, r7
 8008efa:	47c0      	blx	r8
 8008efc:	3001      	adds	r0, #1
 8008efe:	d103      	bne.n	8008f08 <_printf_common+0xac>
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f08:	3501      	adds	r5, #1
 8008f0a:	e7c6      	b.n	8008e9a <_printf_common+0x3e>
 8008f0c:	18e1      	adds	r1, r4, r3
 8008f0e:	1c5a      	adds	r2, r3, #1
 8008f10:	2030      	movs	r0, #48	; 0x30
 8008f12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f16:	4422      	add	r2, r4
 8008f18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f20:	3302      	adds	r3, #2
 8008f22:	e7c7      	b.n	8008eb4 <_printf_common+0x58>
 8008f24:	2301      	movs	r3, #1
 8008f26:	4622      	mov	r2, r4
 8008f28:	4649      	mov	r1, r9
 8008f2a:	4638      	mov	r0, r7
 8008f2c:	47c0      	blx	r8
 8008f2e:	3001      	adds	r0, #1
 8008f30:	d0e6      	beq.n	8008f00 <_printf_common+0xa4>
 8008f32:	3601      	adds	r6, #1
 8008f34:	e7d9      	b.n	8008eea <_printf_common+0x8e>
	...

08008f38 <_printf_i>:
 8008f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f3c:	460c      	mov	r4, r1
 8008f3e:	4691      	mov	r9, r2
 8008f40:	7e27      	ldrb	r7, [r4, #24]
 8008f42:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008f44:	2f78      	cmp	r7, #120	; 0x78
 8008f46:	4680      	mov	r8, r0
 8008f48:	469a      	mov	sl, r3
 8008f4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f4e:	d807      	bhi.n	8008f60 <_printf_i+0x28>
 8008f50:	2f62      	cmp	r7, #98	; 0x62
 8008f52:	d80a      	bhi.n	8008f6a <_printf_i+0x32>
 8008f54:	2f00      	cmp	r7, #0
 8008f56:	f000 80d8 	beq.w	800910a <_printf_i+0x1d2>
 8008f5a:	2f58      	cmp	r7, #88	; 0x58
 8008f5c:	f000 80a3 	beq.w	80090a6 <_printf_i+0x16e>
 8008f60:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008f64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f68:	e03a      	b.n	8008fe0 <_printf_i+0xa8>
 8008f6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f6e:	2b15      	cmp	r3, #21
 8008f70:	d8f6      	bhi.n	8008f60 <_printf_i+0x28>
 8008f72:	a001      	add	r0, pc, #4	; (adr r0, 8008f78 <_printf_i+0x40>)
 8008f74:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008f78:	08008fd1 	.word	0x08008fd1
 8008f7c:	08008fe5 	.word	0x08008fe5
 8008f80:	08008f61 	.word	0x08008f61
 8008f84:	08008f61 	.word	0x08008f61
 8008f88:	08008f61 	.word	0x08008f61
 8008f8c:	08008f61 	.word	0x08008f61
 8008f90:	08008fe5 	.word	0x08008fe5
 8008f94:	08008f61 	.word	0x08008f61
 8008f98:	08008f61 	.word	0x08008f61
 8008f9c:	08008f61 	.word	0x08008f61
 8008fa0:	08008f61 	.word	0x08008f61
 8008fa4:	080090f1 	.word	0x080090f1
 8008fa8:	08009015 	.word	0x08009015
 8008fac:	080090d3 	.word	0x080090d3
 8008fb0:	08008f61 	.word	0x08008f61
 8008fb4:	08008f61 	.word	0x08008f61
 8008fb8:	08009113 	.word	0x08009113
 8008fbc:	08008f61 	.word	0x08008f61
 8008fc0:	08009015 	.word	0x08009015
 8008fc4:	08008f61 	.word	0x08008f61
 8008fc8:	08008f61 	.word	0x08008f61
 8008fcc:	080090db 	.word	0x080090db
 8008fd0:	680b      	ldr	r3, [r1, #0]
 8008fd2:	1d1a      	adds	r2, r3, #4
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	600a      	str	r2, [r1, #0]
 8008fd8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008fdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e0a3      	b.n	800912c <_printf_i+0x1f4>
 8008fe4:	6825      	ldr	r5, [r4, #0]
 8008fe6:	6808      	ldr	r0, [r1, #0]
 8008fe8:	062e      	lsls	r6, r5, #24
 8008fea:	f100 0304 	add.w	r3, r0, #4
 8008fee:	d50a      	bpl.n	8009006 <_printf_i+0xce>
 8008ff0:	6805      	ldr	r5, [r0, #0]
 8008ff2:	600b      	str	r3, [r1, #0]
 8008ff4:	2d00      	cmp	r5, #0
 8008ff6:	da03      	bge.n	8009000 <_printf_i+0xc8>
 8008ff8:	232d      	movs	r3, #45	; 0x2d
 8008ffa:	426d      	negs	r5, r5
 8008ffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009000:	485e      	ldr	r0, [pc, #376]	; (800917c <_printf_i+0x244>)
 8009002:	230a      	movs	r3, #10
 8009004:	e019      	b.n	800903a <_printf_i+0x102>
 8009006:	f015 0f40 	tst.w	r5, #64	; 0x40
 800900a:	6805      	ldr	r5, [r0, #0]
 800900c:	600b      	str	r3, [r1, #0]
 800900e:	bf18      	it	ne
 8009010:	b22d      	sxthne	r5, r5
 8009012:	e7ef      	b.n	8008ff4 <_printf_i+0xbc>
 8009014:	680b      	ldr	r3, [r1, #0]
 8009016:	6825      	ldr	r5, [r4, #0]
 8009018:	1d18      	adds	r0, r3, #4
 800901a:	6008      	str	r0, [r1, #0]
 800901c:	0628      	lsls	r0, r5, #24
 800901e:	d501      	bpl.n	8009024 <_printf_i+0xec>
 8009020:	681d      	ldr	r5, [r3, #0]
 8009022:	e002      	b.n	800902a <_printf_i+0xf2>
 8009024:	0669      	lsls	r1, r5, #25
 8009026:	d5fb      	bpl.n	8009020 <_printf_i+0xe8>
 8009028:	881d      	ldrh	r5, [r3, #0]
 800902a:	4854      	ldr	r0, [pc, #336]	; (800917c <_printf_i+0x244>)
 800902c:	2f6f      	cmp	r7, #111	; 0x6f
 800902e:	bf0c      	ite	eq
 8009030:	2308      	moveq	r3, #8
 8009032:	230a      	movne	r3, #10
 8009034:	2100      	movs	r1, #0
 8009036:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800903a:	6866      	ldr	r6, [r4, #4]
 800903c:	60a6      	str	r6, [r4, #8]
 800903e:	2e00      	cmp	r6, #0
 8009040:	bfa2      	ittt	ge
 8009042:	6821      	ldrge	r1, [r4, #0]
 8009044:	f021 0104 	bicge.w	r1, r1, #4
 8009048:	6021      	strge	r1, [r4, #0]
 800904a:	b90d      	cbnz	r5, 8009050 <_printf_i+0x118>
 800904c:	2e00      	cmp	r6, #0
 800904e:	d04d      	beq.n	80090ec <_printf_i+0x1b4>
 8009050:	4616      	mov	r6, r2
 8009052:	fbb5 f1f3 	udiv	r1, r5, r3
 8009056:	fb03 5711 	mls	r7, r3, r1, r5
 800905a:	5dc7      	ldrb	r7, [r0, r7]
 800905c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009060:	462f      	mov	r7, r5
 8009062:	42bb      	cmp	r3, r7
 8009064:	460d      	mov	r5, r1
 8009066:	d9f4      	bls.n	8009052 <_printf_i+0x11a>
 8009068:	2b08      	cmp	r3, #8
 800906a:	d10b      	bne.n	8009084 <_printf_i+0x14c>
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	07df      	lsls	r7, r3, #31
 8009070:	d508      	bpl.n	8009084 <_printf_i+0x14c>
 8009072:	6923      	ldr	r3, [r4, #16]
 8009074:	6861      	ldr	r1, [r4, #4]
 8009076:	4299      	cmp	r1, r3
 8009078:	bfde      	ittt	le
 800907a:	2330      	movle	r3, #48	; 0x30
 800907c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009080:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009084:	1b92      	subs	r2, r2, r6
 8009086:	6122      	str	r2, [r4, #16]
 8009088:	f8cd a000 	str.w	sl, [sp]
 800908c:	464b      	mov	r3, r9
 800908e:	aa03      	add	r2, sp, #12
 8009090:	4621      	mov	r1, r4
 8009092:	4640      	mov	r0, r8
 8009094:	f7ff fee2 	bl	8008e5c <_printf_common>
 8009098:	3001      	adds	r0, #1
 800909a:	d14c      	bne.n	8009136 <_printf_i+0x1fe>
 800909c:	f04f 30ff 	mov.w	r0, #4294967295
 80090a0:	b004      	add	sp, #16
 80090a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090a6:	4835      	ldr	r0, [pc, #212]	; (800917c <_printf_i+0x244>)
 80090a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80090ac:	6823      	ldr	r3, [r4, #0]
 80090ae:	680e      	ldr	r6, [r1, #0]
 80090b0:	061f      	lsls	r7, r3, #24
 80090b2:	f856 5b04 	ldr.w	r5, [r6], #4
 80090b6:	600e      	str	r6, [r1, #0]
 80090b8:	d514      	bpl.n	80090e4 <_printf_i+0x1ac>
 80090ba:	07d9      	lsls	r1, r3, #31
 80090bc:	bf44      	itt	mi
 80090be:	f043 0320 	orrmi.w	r3, r3, #32
 80090c2:	6023      	strmi	r3, [r4, #0]
 80090c4:	b91d      	cbnz	r5, 80090ce <_printf_i+0x196>
 80090c6:	6823      	ldr	r3, [r4, #0]
 80090c8:	f023 0320 	bic.w	r3, r3, #32
 80090cc:	6023      	str	r3, [r4, #0]
 80090ce:	2310      	movs	r3, #16
 80090d0:	e7b0      	b.n	8009034 <_printf_i+0xfc>
 80090d2:	6823      	ldr	r3, [r4, #0]
 80090d4:	f043 0320 	orr.w	r3, r3, #32
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	2378      	movs	r3, #120	; 0x78
 80090dc:	4828      	ldr	r0, [pc, #160]	; (8009180 <_printf_i+0x248>)
 80090de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090e2:	e7e3      	b.n	80090ac <_printf_i+0x174>
 80090e4:	065e      	lsls	r6, r3, #25
 80090e6:	bf48      	it	mi
 80090e8:	b2ad      	uxthmi	r5, r5
 80090ea:	e7e6      	b.n	80090ba <_printf_i+0x182>
 80090ec:	4616      	mov	r6, r2
 80090ee:	e7bb      	b.n	8009068 <_printf_i+0x130>
 80090f0:	680b      	ldr	r3, [r1, #0]
 80090f2:	6826      	ldr	r6, [r4, #0]
 80090f4:	6960      	ldr	r0, [r4, #20]
 80090f6:	1d1d      	adds	r5, r3, #4
 80090f8:	600d      	str	r5, [r1, #0]
 80090fa:	0635      	lsls	r5, r6, #24
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	d501      	bpl.n	8009104 <_printf_i+0x1cc>
 8009100:	6018      	str	r0, [r3, #0]
 8009102:	e002      	b.n	800910a <_printf_i+0x1d2>
 8009104:	0671      	lsls	r1, r6, #25
 8009106:	d5fb      	bpl.n	8009100 <_printf_i+0x1c8>
 8009108:	8018      	strh	r0, [r3, #0]
 800910a:	2300      	movs	r3, #0
 800910c:	6123      	str	r3, [r4, #16]
 800910e:	4616      	mov	r6, r2
 8009110:	e7ba      	b.n	8009088 <_printf_i+0x150>
 8009112:	680b      	ldr	r3, [r1, #0]
 8009114:	1d1a      	adds	r2, r3, #4
 8009116:	600a      	str	r2, [r1, #0]
 8009118:	681e      	ldr	r6, [r3, #0]
 800911a:	6862      	ldr	r2, [r4, #4]
 800911c:	2100      	movs	r1, #0
 800911e:	4630      	mov	r0, r6
 8009120:	f7f7 f8a6 	bl	8000270 <memchr>
 8009124:	b108      	cbz	r0, 800912a <_printf_i+0x1f2>
 8009126:	1b80      	subs	r0, r0, r6
 8009128:	6060      	str	r0, [r4, #4]
 800912a:	6863      	ldr	r3, [r4, #4]
 800912c:	6123      	str	r3, [r4, #16]
 800912e:	2300      	movs	r3, #0
 8009130:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009134:	e7a8      	b.n	8009088 <_printf_i+0x150>
 8009136:	6923      	ldr	r3, [r4, #16]
 8009138:	4632      	mov	r2, r6
 800913a:	4649      	mov	r1, r9
 800913c:	4640      	mov	r0, r8
 800913e:	47d0      	blx	sl
 8009140:	3001      	adds	r0, #1
 8009142:	d0ab      	beq.n	800909c <_printf_i+0x164>
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	079b      	lsls	r3, r3, #30
 8009148:	d413      	bmi.n	8009172 <_printf_i+0x23a>
 800914a:	68e0      	ldr	r0, [r4, #12]
 800914c:	9b03      	ldr	r3, [sp, #12]
 800914e:	4298      	cmp	r0, r3
 8009150:	bfb8      	it	lt
 8009152:	4618      	movlt	r0, r3
 8009154:	e7a4      	b.n	80090a0 <_printf_i+0x168>
 8009156:	2301      	movs	r3, #1
 8009158:	4632      	mov	r2, r6
 800915a:	4649      	mov	r1, r9
 800915c:	4640      	mov	r0, r8
 800915e:	47d0      	blx	sl
 8009160:	3001      	adds	r0, #1
 8009162:	d09b      	beq.n	800909c <_printf_i+0x164>
 8009164:	3501      	adds	r5, #1
 8009166:	68e3      	ldr	r3, [r4, #12]
 8009168:	9903      	ldr	r1, [sp, #12]
 800916a:	1a5b      	subs	r3, r3, r1
 800916c:	42ab      	cmp	r3, r5
 800916e:	dcf2      	bgt.n	8009156 <_printf_i+0x21e>
 8009170:	e7eb      	b.n	800914a <_printf_i+0x212>
 8009172:	2500      	movs	r5, #0
 8009174:	f104 0619 	add.w	r6, r4, #25
 8009178:	e7f5      	b.n	8009166 <_printf_i+0x22e>
 800917a:	bf00      	nop
 800917c:	0800e4f0 	.word	0x0800e4f0
 8009180:	0800e501 	.word	0x0800e501

08009184 <_scanf_float>:
 8009184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009188:	b087      	sub	sp, #28
 800918a:	4617      	mov	r7, r2
 800918c:	9303      	str	r3, [sp, #12]
 800918e:	688b      	ldr	r3, [r1, #8]
 8009190:	1e5a      	subs	r2, r3, #1
 8009192:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009196:	bf83      	ittte	hi
 8009198:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800919c:	195b      	addhi	r3, r3, r5
 800919e:	9302      	strhi	r3, [sp, #8]
 80091a0:	2300      	movls	r3, #0
 80091a2:	bf86      	itte	hi
 80091a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80091a8:	608b      	strhi	r3, [r1, #8]
 80091aa:	9302      	strls	r3, [sp, #8]
 80091ac:	680b      	ldr	r3, [r1, #0]
 80091ae:	468b      	mov	fp, r1
 80091b0:	2500      	movs	r5, #0
 80091b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80091b6:	f84b 3b1c 	str.w	r3, [fp], #28
 80091ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80091be:	4680      	mov	r8, r0
 80091c0:	460c      	mov	r4, r1
 80091c2:	465e      	mov	r6, fp
 80091c4:	46aa      	mov	sl, r5
 80091c6:	46a9      	mov	r9, r5
 80091c8:	9501      	str	r5, [sp, #4]
 80091ca:	68a2      	ldr	r2, [r4, #8]
 80091cc:	b152      	cbz	r2, 80091e4 <_scanf_float+0x60>
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	2b4e      	cmp	r3, #78	; 0x4e
 80091d4:	d864      	bhi.n	80092a0 <_scanf_float+0x11c>
 80091d6:	2b40      	cmp	r3, #64	; 0x40
 80091d8:	d83c      	bhi.n	8009254 <_scanf_float+0xd0>
 80091da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80091de:	b2c8      	uxtb	r0, r1
 80091e0:	280e      	cmp	r0, #14
 80091e2:	d93a      	bls.n	800925a <_scanf_float+0xd6>
 80091e4:	f1b9 0f00 	cmp.w	r9, #0
 80091e8:	d003      	beq.n	80091f2 <_scanf_float+0x6e>
 80091ea:	6823      	ldr	r3, [r4, #0]
 80091ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091f0:	6023      	str	r3, [r4, #0]
 80091f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091f6:	f1ba 0f01 	cmp.w	sl, #1
 80091fa:	f200 8113 	bhi.w	8009424 <_scanf_float+0x2a0>
 80091fe:	455e      	cmp	r6, fp
 8009200:	f200 8105 	bhi.w	800940e <_scanf_float+0x28a>
 8009204:	2501      	movs	r5, #1
 8009206:	4628      	mov	r0, r5
 8009208:	b007      	add	sp, #28
 800920a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800920e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009212:	2a0d      	cmp	r2, #13
 8009214:	d8e6      	bhi.n	80091e4 <_scanf_float+0x60>
 8009216:	a101      	add	r1, pc, #4	; (adr r1, 800921c <_scanf_float+0x98>)
 8009218:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800921c:	0800935b 	.word	0x0800935b
 8009220:	080091e5 	.word	0x080091e5
 8009224:	080091e5 	.word	0x080091e5
 8009228:	080091e5 	.word	0x080091e5
 800922c:	080093bb 	.word	0x080093bb
 8009230:	08009393 	.word	0x08009393
 8009234:	080091e5 	.word	0x080091e5
 8009238:	080091e5 	.word	0x080091e5
 800923c:	08009369 	.word	0x08009369
 8009240:	080091e5 	.word	0x080091e5
 8009244:	080091e5 	.word	0x080091e5
 8009248:	080091e5 	.word	0x080091e5
 800924c:	080091e5 	.word	0x080091e5
 8009250:	08009321 	.word	0x08009321
 8009254:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009258:	e7db      	b.n	8009212 <_scanf_float+0x8e>
 800925a:	290e      	cmp	r1, #14
 800925c:	d8c2      	bhi.n	80091e4 <_scanf_float+0x60>
 800925e:	a001      	add	r0, pc, #4	; (adr r0, 8009264 <_scanf_float+0xe0>)
 8009260:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009264:	08009313 	.word	0x08009313
 8009268:	080091e5 	.word	0x080091e5
 800926c:	08009313 	.word	0x08009313
 8009270:	080093a7 	.word	0x080093a7
 8009274:	080091e5 	.word	0x080091e5
 8009278:	080092c1 	.word	0x080092c1
 800927c:	080092fd 	.word	0x080092fd
 8009280:	080092fd 	.word	0x080092fd
 8009284:	080092fd 	.word	0x080092fd
 8009288:	080092fd 	.word	0x080092fd
 800928c:	080092fd 	.word	0x080092fd
 8009290:	080092fd 	.word	0x080092fd
 8009294:	080092fd 	.word	0x080092fd
 8009298:	080092fd 	.word	0x080092fd
 800929c:	080092fd 	.word	0x080092fd
 80092a0:	2b6e      	cmp	r3, #110	; 0x6e
 80092a2:	d809      	bhi.n	80092b8 <_scanf_float+0x134>
 80092a4:	2b60      	cmp	r3, #96	; 0x60
 80092a6:	d8b2      	bhi.n	800920e <_scanf_float+0x8a>
 80092a8:	2b54      	cmp	r3, #84	; 0x54
 80092aa:	d077      	beq.n	800939c <_scanf_float+0x218>
 80092ac:	2b59      	cmp	r3, #89	; 0x59
 80092ae:	d199      	bne.n	80091e4 <_scanf_float+0x60>
 80092b0:	2d07      	cmp	r5, #7
 80092b2:	d197      	bne.n	80091e4 <_scanf_float+0x60>
 80092b4:	2508      	movs	r5, #8
 80092b6:	e029      	b.n	800930c <_scanf_float+0x188>
 80092b8:	2b74      	cmp	r3, #116	; 0x74
 80092ba:	d06f      	beq.n	800939c <_scanf_float+0x218>
 80092bc:	2b79      	cmp	r3, #121	; 0x79
 80092be:	e7f6      	b.n	80092ae <_scanf_float+0x12a>
 80092c0:	6821      	ldr	r1, [r4, #0]
 80092c2:	05c8      	lsls	r0, r1, #23
 80092c4:	d51a      	bpl.n	80092fc <_scanf_float+0x178>
 80092c6:	9b02      	ldr	r3, [sp, #8]
 80092c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80092cc:	6021      	str	r1, [r4, #0]
 80092ce:	f109 0901 	add.w	r9, r9, #1
 80092d2:	b11b      	cbz	r3, 80092dc <_scanf_float+0x158>
 80092d4:	3b01      	subs	r3, #1
 80092d6:	3201      	adds	r2, #1
 80092d8:	9302      	str	r3, [sp, #8]
 80092da:	60a2      	str	r2, [r4, #8]
 80092dc:	68a3      	ldr	r3, [r4, #8]
 80092de:	3b01      	subs	r3, #1
 80092e0:	60a3      	str	r3, [r4, #8]
 80092e2:	6923      	ldr	r3, [r4, #16]
 80092e4:	3301      	adds	r3, #1
 80092e6:	6123      	str	r3, [r4, #16]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	3b01      	subs	r3, #1
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	607b      	str	r3, [r7, #4]
 80092f0:	f340 8084 	ble.w	80093fc <_scanf_float+0x278>
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	3301      	adds	r3, #1
 80092f8:	603b      	str	r3, [r7, #0]
 80092fa:	e766      	b.n	80091ca <_scanf_float+0x46>
 80092fc:	eb1a 0f05 	cmn.w	sl, r5
 8009300:	f47f af70 	bne.w	80091e4 <_scanf_float+0x60>
 8009304:	6822      	ldr	r2, [r4, #0]
 8009306:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800930a:	6022      	str	r2, [r4, #0]
 800930c:	f806 3b01 	strb.w	r3, [r6], #1
 8009310:	e7e4      	b.n	80092dc <_scanf_float+0x158>
 8009312:	6822      	ldr	r2, [r4, #0]
 8009314:	0610      	lsls	r0, r2, #24
 8009316:	f57f af65 	bpl.w	80091e4 <_scanf_float+0x60>
 800931a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800931e:	e7f4      	b.n	800930a <_scanf_float+0x186>
 8009320:	f1ba 0f00 	cmp.w	sl, #0
 8009324:	d10e      	bne.n	8009344 <_scanf_float+0x1c0>
 8009326:	f1b9 0f00 	cmp.w	r9, #0
 800932a:	d10e      	bne.n	800934a <_scanf_float+0x1c6>
 800932c:	6822      	ldr	r2, [r4, #0]
 800932e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009332:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009336:	d108      	bne.n	800934a <_scanf_float+0x1c6>
 8009338:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800933c:	6022      	str	r2, [r4, #0]
 800933e:	f04f 0a01 	mov.w	sl, #1
 8009342:	e7e3      	b.n	800930c <_scanf_float+0x188>
 8009344:	f1ba 0f02 	cmp.w	sl, #2
 8009348:	d055      	beq.n	80093f6 <_scanf_float+0x272>
 800934a:	2d01      	cmp	r5, #1
 800934c:	d002      	beq.n	8009354 <_scanf_float+0x1d0>
 800934e:	2d04      	cmp	r5, #4
 8009350:	f47f af48 	bne.w	80091e4 <_scanf_float+0x60>
 8009354:	3501      	adds	r5, #1
 8009356:	b2ed      	uxtb	r5, r5
 8009358:	e7d8      	b.n	800930c <_scanf_float+0x188>
 800935a:	f1ba 0f01 	cmp.w	sl, #1
 800935e:	f47f af41 	bne.w	80091e4 <_scanf_float+0x60>
 8009362:	f04f 0a02 	mov.w	sl, #2
 8009366:	e7d1      	b.n	800930c <_scanf_float+0x188>
 8009368:	b97d      	cbnz	r5, 800938a <_scanf_float+0x206>
 800936a:	f1b9 0f00 	cmp.w	r9, #0
 800936e:	f47f af3c 	bne.w	80091ea <_scanf_float+0x66>
 8009372:	6822      	ldr	r2, [r4, #0]
 8009374:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009378:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800937c:	f47f af39 	bne.w	80091f2 <_scanf_float+0x6e>
 8009380:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009384:	6022      	str	r2, [r4, #0]
 8009386:	2501      	movs	r5, #1
 8009388:	e7c0      	b.n	800930c <_scanf_float+0x188>
 800938a:	2d03      	cmp	r5, #3
 800938c:	d0e2      	beq.n	8009354 <_scanf_float+0x1d0>
 800938e:	2d05      	cmp	r5, #5
 8009390:	e7de      	b.n	8009350 <_scanf_float+0x1cc>
 8009392:	2d02      	cmp	r5, #2
 8009394:	f47f af26 	bne.w	80091e4 <_scanf_float+0x60>
 8009398:	2503      	movs	r5, #3
 800939a:	e7b7      	b.n	800930c <_scanf_float+0x188>
 800939c:	2d06      	cmp	r5, #6
 800939e:	f47f af21 	bne.w	80091e4 <_scanf_float+0x60>
 80093a2:	2507      	movs	r5, #7
 80093a4:	e7b2      	b.n	800930c <_scanf_float+0x188>
 80093a6:	6822      	ldr	r2, [r4, #0]
 80093a8:	0591      	lsls	r1, r2, #22
 80093aa:	f57f af1b 	bpl.w	80091e4 <_scanf_float+0x60>
 80093ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80093b2:	6022      	str	r2, [r4, #0]
 80093b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80093b8:	e7a8      	b.n	800930c <_scanf_float+0x188>
 80093ba:	6822      	ldr	r2, [r4, #0]
 80093bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80093c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80093c4:	d006      	beq.n	80093d4 <_scanf_float+0x250>
 80093c6:	0550      	lsls	r0, r2, #21
 80093c8:	f57f af0c 	bpl.w	80091e4 <_scanf_float+0x60>
 80093cc:	f1b9 0f00 	cmp.w	r9, #0
 80093d0:	f43f af0f 	beq.w	80091f2 <_scanf_float+0x6e>
 80093d4:	0591      	lsls	r1, r2, #22
 80093d6:	bf58      	it	pl
 80093d8:	9901      	ldrpl	r1, [sp, #4]
 80093da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80093de:	bf58      	it	pl
 80093e0:	eba9 0101 	subpl.w	r1, r9, r1
 80093e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80093e8:	bf58      	it	pl
 80093ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80093ee:	6022      	str	r2, [r4, #0]
 80093f0:	f04f 0900 	mov.w	r9, #0
 80093f4:	e78a      	b.n	800930c <_scanf_float+0x188>
 80093f6:	f04f 0a03 	mov.w	sl, #3
 80093fa:	e787      	b.n	800930c <_scanf_float+0x188>
 80093fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009400:	4639      	mov	r1, r7
 8009402:	4640      	mov	r0, r8
 8009404:	4798      	blx	r3
 8009406:	2800      	cmp	r0, #0
 8009408:	f43f aedf 	beq.w	80091ca <_scanf_float+0x46>
 800940c:	e6ea      	b.n	80091e4 <_scanf_float+0x60>
 800940e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009412:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009416:	463a      	mov	r2, r7
 8009418:	4640      	mov	r0, r8
 800941a:	4798      	blx	r3
 800941c:	6923      	ldr	r3, [r4, #16]
 800941e:	3b01      	subs	r3, #1
 8009420:	6123      	str	r3, [r4, #16]
 8009422:	e6ec      	b.n	80091fe <_scanf_float+0x7a>
 8009424:	1e6b      	subs	r3, r5, #1
 8009426:	2b06      	cmp	r3, #6
 8009428:	d825      	bhi.n	8009476 <_scanf_float+0x2f2>
 800942a:	2d02      	cmp	r5, #2
 800942c:	d836      	bhi.n	800949c <_scanf_float+0x318>
 800942e:	455e      	cmp	r6, fp
 8009430:	f67f aee8 	bls.w	8009204 <_scanf_float+0x80>
 8009434:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009438:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800943c:	463a      	mov	r2, r7
 800943e:	4640      	mov	r0, r8
 8009440:	4798      	blx	r3
 8009442:	6923      	ldr	r3, [r4, #16]
 8009444:	3b01      	subs	r3, #1
 8009446:	6123      	str	r3, [r4, #16]
 8009448:	e7f1      	b.n	800942e <_scanf_float+0x2aa>
 800944a:	9802      	ldr	r0, [sp, #8]
 800944c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009450:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009454:	9002      	str	r0, [sp, #8]
 8009456:	463a      	mov	r2, r7
 8009458:	4640      	mov	r0, r8
 800945a:	4798      	blx	r3
 800945c:	6923      	ldr	r3, [r4, #16]
 800945e:	3b01      	subs	r3, #1
 8009460:	6123      	str	r3, [r4, #16]
 8009462:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009466:	fa5f fa8a 	uxtb.w	sl, sl
 800946a:	f1ba 0f02 	cmp.w	sl, #2
 800946e:	d1ec      	bne.n	800944a <_scanf_float+0x2c6>
 8009470:	3d03      	subs	r5, #3
 8009472:	b2ed      	uxtb	r5, r5
 8009474:	1b76      	subs	r6, r6, r5
 8009476:	6823      	ldr	r3, [r4, #0]
 8009478:	05da      	lsls	r2, r3, #23
 800947a:	d52f      	bpl.n	80094dc <_scanf_float+0x358>
 800947c:	055b      	lsls	r3, r3, #21
 800947e:	d510      	bpl.n	80094a2 <_scanf_float+0x31e>
 8009480:	455e      	cmp	r6, fp
 8009482:	f67f aebf 	bls.w	8009204 <_scanf_float+0x80>
 8009486:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800948a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800948e:	463a      	mov	r2, r7
 8009490:	4640      	mov	r0, r8
 8009492:	4798      	blx	r3
 8009494:	6923      	ldr	r3, [r4, #16]
 8009496:	3b01      	subs	r3, #1
 8009498:	6123      	str	r3, [r4, #16]
 800949a:	e7f1      	b.n	8009480 <_scanf_float+0x2fc>
 800949c:	46aa      	mov	sl, r5
 800949e:	9602      	str	r6, [sp, #8]
 80094a0:	e7df      	b.n	8009462 <_scanf_float+0x2de>
 80094a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80094a6:	6923      	ldr	r3, [r4, #16]
 80094a8:	2965      	cmp	r1, #101	; 0x65
 80094aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80094ae:	f106 35ff 	add.w	r5, r6, #4294967295
 80094b2:	6123      	str	r3, [r4, #16]
 80094b4:	d00c      	beq.n	80094d0 <_scanf_float+0x34c>
 80094b6:	2945      	cmp	r1, #69	; 0x45
 80094b8:	d00a      	beq.n	80094d0 <_scanf_float+0x34c>
 80094ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094be:	463a      	mov	r2, r7
 80094c0:	4640      	mov	r0, r8
 80094c2:	4798      	blx	r3
 80094c4:	6923      	ldr	r3, [r4, #16]
 80094c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80094ca:	3b01      	subs	r3, #1
 80094cc:	1eb5      	subs	r5, r6, #2
 80094ce:	6123      	str	r3, [r4, #16]
 80094d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80094d4:	463a      	mov	r2, r7
 80094d6:	4640      	mov	r0, r8
 80094d8:	4798      	blx	r3
 80094da:	462e      	mov	r6, r5
 80094dc:	6825      	ldr	r5, [r4, #0]
 80094de:	f015 0510 	ands.w	r5, r5, #16
 80094e2:	d14d      	bne.n	8009580 <_scanf_float+0x3fc>
 80094e4:	7035      	strb	r5, [r6, #0]
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80094ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094f0:	d11a      	bne.n	8009528 <_scanf_float+0x3a4>
 80094f2:	9b01      	ldr	r3, [sp, #4]
 80094f4:	454b      	cmp	r3, r9
 80094f6:	eba3 0209 	sub.w	r2, r3, r9
 80094fa:	d122      	bne.n	8009542 <_scanf_float+0x3be>
 80094fc:	2200      	movs	r2, #0
 80094fe:	4659      	mov	r1, fp
 8009500:	4640      	mov	r0, r8
 8009502:	f000 fef7 	bl	800a2f4 <_strtod_r>
 8009506:	9b03      	ldr	r3, [sp, #12]
 8009508:	6821      	ldr	r1, [r4, #0]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f011 0f02 	tst.w	r1, #2
 8009510:	f103 0204 	add.w	r2, r3, #4
 8009514:	d020      	beq.n	8009558 <_scanf_float+0x3d4>
 8009516:	9903      	ldr	r1, [sp, #12]
 8009518:	600a      	str	r2, [r1, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	ed83 0b00 	vstr	d0, [r3]
 8009520:	68e3      	ldr	r3, [r4, #12]
 8009522:	3301      	adds	r3, #1
 8009524:	60e3      	str	r3, [r4, #12]
 8009526:	e66e      	b.n	8009206 <_scanf_float+0x82>
 8009528:	9b04      	ldr	r3, [sp, #16]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0e6      	beq.n	80094fc <_scanf_float+0x378>
 800952e:	9905      	ldr	r1, [sp, #20]
 8009530:	230a      	movs	r3, #10
 8009532:	462a      	mov	r2, r5
 8009534:	3101      	adds	r1, #1
 8009536:	4640      	mov	r0, r8
 8009538:	f000 ff66 	bl	800a408 <_strtol_r>
 800953c:	9b04      	ldr	r3, [sp, #16]
 800953e:	9e05      	ldr	r6, [sp, #20]
 8009540:	1ac2      	subs	r2, r0, r3
 8009542:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009546:	429e      	cmp	r6, r3
 8009548:	bf28      	it	cs
 800954a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800954e:	490d      	ldr	r1, [pc, #52]	; (8009584 <_scanf_float+0x400>)
 8009550:	4630      	mov	r0, r6
 8009552:	f000 f821 	bl	8009598 <siprintf>
 8009556:	e7d1      	b.n	80094fc <_scanf_float+0x378>
 8009558:	f011 0f04 	tst.w	r1, #4
 800955c:	9903      	ldr	r1, [sp, #12]
 800955e:	600a      	str	r2, [r1, #0]
 8009560:	d1db      	bne.n	800951a <_scanf_float+0x396>
 8009562:	eeb4 0b40 	vcmp.f64	d0, d0
 8009566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800956a:	681e      	ldr	r6, [r3, #0]
 800956c:	d705      	bvc.n	800957a <_scanf_float+0x3f6>
 800956e:	4806      	ldr	r0, [pc, #24]	; (8009588 <_scanf_float+0x404>)
 8009570:	f000 f80c 	bl	800958c <nanf>
 8009574:	ed86 0a00 	vstr	s0, [r6]
 8009578:	e7d2      	b.n	8009520 <_scanf_float+0x39c>
 800957a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800957e:	e7f9      	b.n	8009574 <_scanf_float+0x3f0>
 8009580:	2500      	movs	r5, #0
 8009582:	e640      	b.n	8009206 <_scanf_float+0x82>
 8009584:	0800e512 	.word	0x0800e512
 8009588:	0800e943 	.word	0x0800e943

0800958c <nanf>:
 800958c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009594 <nanf+0x8>
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop
 8009594:	7fc00000 	.word	0x7fc00000

08009598 <siprintf>:
 8009598:	b40e      	push	{r1, r2, r3}
 800959a:	b500      	push	{lr}
 800959c:	b09c      	sub	sp, #112	; 0x70
 800959e:	ab1d      	add	r3, sp, #116	; 0x74
 80095a0:	9002      	str	r0, [sp, #8]
 80095a2:	9006      	str	r0, [sp, #24]
 80095a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80095a8:	4809      	ldr	r0, [pc, #36]	; (80095d0 <siprintf+0x38>)
 80095aa:	9107      	str	r1, [sp, #28]
 80095ac:	9104      	str	r1, [sp, #16]
 80095ae:	4909      	ldr	r1, [pc, #36]	; (80095d4 <siprintf+0x3c>)
 80095b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80095b4:	9105      	str	r1, [sp, #20]
 80095b6:	6800      	ldr	r0, [r0, #0]
 80095b8:	9301      	str	r3, [sp, #4]
 80095ba:	a902      	add	r1, sp, #8
 80095bc:	f002 fed6 	bl	800c36c <_svfiprintf_r>
 80095c0:	9b02      	ldr	r3, [sp, #8]
 80095c2:	2200      	movs	r2, #0
 80095c4:	701a      	strb	r2, [r3, #0]
 80095c6:	b01c      	add	sp, #112	; 0x70
 80095c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80095cc:	b003      	add	sp, #12
 80095ce:	4770      	bx	lr
 80095d0:	20000114 	.word	0x20000114
 80095d4:	ffff0208 	.word	0xffff0208

080095d8 <siscanf>:
 80095d8:	b40e      	push	{r1, r2, r3}
 80095da:	b510      	push	{r4, lr}
 80095dc:	b09f      	sub	sp, #124	; 0x7c
 80095de:	ac21      	add	r4, sp, #132	; 0x84
 80095e0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80095e4:	f854 2b04 	ldr.w	r2, [r4], #4
 80095e8:	9201      	str	r2, [sp, #4]
 80095ea:	f8ad 101c 	strh.w	r1, [sp, #28]
 80095ee:	9004      	str	r0, [sp, #16]
 80095f0:	9008      	str	r0, [sp, #32]
 80095f2:	f7f6 fe2f 	bl	8000254 <strlen>
 80095f6:	4b0c      	ldr	r3, [pc, #48]	; (8009628 <siscanf+0x50>)
 80095f8:	9005      	str	r0, [sp, #20]
 80095fa:	9009      	str	r0, [sp, #36]	; 0x24
 80095fc:	930d      	str	r3, [sp, #52]	; 0x34
 80095fe:	480b      	ldr	r0, [pc, #44]	; (800962c <siscanf+0x54>)
 8009600:	9a01      	ldr	r2, [sp, #4]
 8009602:	6800      	ldr	r0, [r0, #0]
 8009604:	9403      	str	r4, [sp, #12]
 8009606:	2300      	movs	r3, #0
 8009608:	9311      	str	r3, [sp, #68]	; 0x44
 800960a:	9316      	str	r3, [sp, #88]	; 0x58
 800960c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009610:	f8ad 301e 	strh.w	r3, [sp, #30]
 8009614:	a904      	add	r1, sp, #16
 8009616:	4623      	mov	r3, r4
 8009618:	f003 f802 	bl	800c620 <__ssvfiscanf_r>
 800961c:	b01f      	add	sp, #124	; 0x7c
 800961e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009622:	b003      	add	sp, #12
 8009624:	4770      	bx	lr
 8009626:	bf00      	nop
 8009628:	08009653 	.word	0x08009653
 800962c:	20000114 	.word	0x20000114

08009630 <__sread>:
 8009630:	b510      	push	{r4, lr}
 8009632:	460c      	mov	r4, r1
 8009634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009638:	f003 fab6 	bl	800cba8 <_read_r>
 800963c:	2800      	cmp	r0, #0
 800963e:	bfab      	itete	ge
 8009640:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009642:	89a3      	ldrhlt	r3, [r4, #12]
 8009644:	181b      	addge	r3, r3, r0
 8009646:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800964a:	bfac      	ite	ge
 800964c:	6563      	strge	r3, [r4, #84]	; 0x54
 800964e:	81a3      	strhlt	r3, [r4, #12]
 8009650:	bd10      	pop	{r4, pc}

08009652 <__seofread>:
 8009652:	2000      	movs	r0, #0
 8009654:	4770      	bx	lr

08009656 <__swrite>:
 8009656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800965a:	461f      	mov	r7, r3
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	05db      	lsls	r3, r3, #23
 8009660:	4605      	mov	r5, r0
 8009662:	460c      	mov	r4, r1
 8009664:	4616      	mov	r6, r2
 8009666:	d505      	bpl.n	8009674 <__swrite+0x1e>
 8009668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800966c:	2302      	movs	r3, #2
 800966e:	2200      	movs	r2, #0
 8009670:	f002 f870 	bl	800b754 <_lseek_r>
 8009674:	89a3      	ldrh	r3, [r4, #12]
 8009676:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800967a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800967e:	81a3      	strh	r3, [r4, #12]
 8009680:	4632      	mov	r2, r6
 8009682:	463b      	mov	r3, r7
 8009684:	4628      	mov	r0, r5
 8009686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800968a:	f000 bebf 	b.w	800a40c <_write_r>

0800968e <__sseek>:
 800968e:	b510      	push	{r4, lr}
 8009690:	460c      	mov	r4, r1
 8009692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009696:	f002 f85d 	bl	800b754 <_lseek_r>
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	bf15      	itete	ne
 80096a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80096a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096aa:	81a3      	strheq	r3, [r4, #12]
 80096ac:	bf18      	it	ne
 80096ae:	81a3      	strhne	r3, [r4, #12]
 80096b0:	bd10      	pop	{r4, pc}

080096b2 <__sclose>:
 80096b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b6:	f000 bebb 	b.w	800a430 <_close_r>

080096ba <strcpy>:
 80096ba:	4603      	mov	r3, r0
 80096bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096c0:	f803 2b01 	strb.w	r2, [r3], #1
 80096c4:	2a00      	cmp	r2, #0
 80096c6:	d1f9      	bne.n	80096bc <strcpy+0x2>
 80096c8:	4770      	bx	lr

080096ca <strncmp>:
 80096ca:	b510      	push	{r4, lr}
 80096cc:	b16a      	cbz	r2, 80096ea <strncmp+0x20>
 80096ce:	3901      	subs	r1, #1
 80096d0:	1884      	adds	r4, r0, r2
 80096d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80096d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80096da:	4293      	cmp	r3, r2
 80096dc:	d103      	bne.n	80096e6 <strncmp+0x1c>
 80096de:	42a0      	cmp	r0, r4
 80096e0:	d001      	beq.n	80096e6 <strncmp+0x1c>
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d1f5      	bne.n	80096d2 <strncmp+0x8>
 80096e6:	1a98      	subs	r0, r3, r2
 80096e8:	bd10      	pop	{r4, pc}
 80096ea:	4610      	mov	r0, r2
 80096ec:	e7fc      	b.n	80096e8 <strncmp+0x1e>

080096ee <strncpy>:
 80096ee:	b510      	push	{r4, lr}
 80096f0:	3901      	subs	r1, #1
 80096f2:	4603      	mov	r3, r0
 80096f4:	b132      	cbz	r2, 8009704 <strncpy+0x16>
 80096f6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80096fa:	f803 4b01 	strb.w	r4, [r3], #1
 80096fe:	3a01      	subs	r2, #1
 8009700:	2c00      	cmp	r4, #0
 8009702:	d1f7      	bne.n	80096f4 <strncpy+0x6>
 8009704:	441a      	add	r2, r3
 8009706:	2100      	movs	r1, #0
 8009708:	4293      	cmp	r3, r2
 800970a:	d100      	bne.n	800970e <strncpy+0x20>
 800970c:	bd10      	pop	{r4, pc}
 800970e:	f803 1b01 	strb.w	r1, [r3], #1
 8009712:	e7f9      	b.n	8009708 <strncpy+0x1a>

08009714 <sulp>:
 8009714:	b570      	push	{r4, r5, r6, lr}
 8009716:	4604      	mov	r4, r0
 8009718:	460d      	mov	r5, r1
 800971a:	4616      	mov	r6, r2
 800971c:	ec45 4b10 	vmov	d0, r4, r5
 8009720:	f002 fbbe 	bl	800bea0 <__ulp>
 8009724:	b17e      	cbz	r6, 8009746 <sulp+0x32>
 8009726:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800972a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800972e:	2b00      	cmp	r3, #0
 8009730:	dd09      	ble.n	8009746 <sulp+0x32>
 8009732:	051b      	lsls	r3, r3, #20
 8009734:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8009738:	2000      	movs	r0, #0
 800973a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800973e:	ec41 0b17 	vmov	d7, r0, r1
 8009742:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009746:	bd70      	pop	{r4, r5, r6, pc}

08009748 <_strtod_l>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	ed2d 8b0c 	vpush	{d8-d13}
 8009750:	b09d      	sub	sp, #116	; 0x74
 8009752:	461f      	mov	r7, r3
 8009754:	2300      	movs	r3, #0
 8009756:	9318      	str	r3, [sp, #96]	; 0x60
 8009758:	4ba6      	ldr	r3, [pc, #664]	; (80099f4 <_strtod_l+0x2ac>)
 800975a:	9213      	str	r2, [sp, #76]	; 0x4c
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	9308      	str	r3, [sp, #32]
 8009760:	4604      	mov	r4, r0
 8009762:	4618      	mov	r0, r3
 8009764:	468a      	mov	sl, r1
 8009766:	f7f6 fd75 	bl	8000254 <strlen>
 800976a:	f04f 0800 	mov.w	r8, #0
 800976e:	4605      	mov	r5, r0
 8009770:	f04f 0900 	mov.w	r9, #0
 8009774:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009778:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800977a:	781a      	ldrb	r2, [r3, #0]
 800977c:	2a2b      	cmp	r2, #43	; 0x2b
 800977e:	d04d      	beq.n	800981c <_strtod_l+0xd4>
 8009780:	d83a      	bhi.n	80097f8 <_strtod_l+0xb0>
 8009782:	2a0d      	cmp	r2, #13
 8009784:	d833      	bhi.n	80097ee <_strtod_l+0xa6>
 8009786:	2a08      	cmp	r2, #8
 8009788:	d833      	bhi.n	80097f2 <_strtod_l+0xaa>
 800978a:	2a00      	cmp	r2, #0
 800978c:	d03d      	beq.n	800980a <_strtod_l+0xc2>
 800978e:	2300      	movs	r3, #0
 8009790:	930b      	str	r3, [sp, #44]	; 0x2c
 8009792:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009794:	7833      	ldrb	r3, [r6, #0]
 8009796:	2b30      	cmp	r3, #48	; 0x30
 8009798:	f040 80b6 	bne.w	8009908 <_strtod_l+0x1c0>
 800979c:	7873      	ldrb	r3, [r6, #1]
 800979e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80097a2:	2b58      	cmp	r3, #88	; 0x58
 80097a4:	d16d      	bne.n	8009882 <_strtod_l+0x13a>
 80097a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097a8:	9301      	str	r3, [sp, #4]
 80097aa:	ab18      	add	r3, sp, #96	; 0x60
 80097ac:	9702      	str	r7, [sp, #8]
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	4a91      	ldr	r2, [pc, #580]	; (80099f8 <_strtod_l+0x2b0>)
 80097b2:	ab19      	add	r3, sp, #100	; 0x64
 80097b4:	a917      	add	r1, sp, #92	; 0x5c
 80097b6:	4620      	mov	r0, r4
 80097b8:	f001 fcc0 	bl	800b13c <__gethex>
 80097bc:	f010 0507 	ands.w	r5, r0, #7
 80097c0:	4607      	mov	r7, r0
 80097c2:	d005      	beq.n	80097d0 <_strtod_l+0x88>
 80097c4:	2d06      	cmp	r5, #6
 80097c6:	d12b      	bne.n	8009820 <_strtod_l+0xd8>
 80097c8:	3601      	adds	r6, #1
 80097ca:	2300      	movs	r3, #0
 80097cc:	9617      	str	r6, [sp, #92]	; 0x5c
 80097ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80097d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	f040 856e 	bne.w	800a2b4 <_strtod_l+0xb6c>
 80097d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097da:	b1e3      	cbz	r3, 8009816 <_strtod_l+0xce>
 80097dc:	ec49 8b17 	vmov	d7, r8, r9
 80097e0:	eeb1 0b47 	vneg.f64	d0, d7
 80097e4:	b01d      	add	sp, #116	; 0x74
 80097e6:	ecbd 8b0c 	vpop	{d8-d13}
 80097ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097ee:	2a20      	cmp	r2, #32
 80097f0:	d1cd      	bne.n	800978e <_strtod_l+0x46>
 80097f2:	3301      	adds	r3, #1
 80097f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80097f6:	e7bf      	b.n	8009778 <_strtod_l+0x30>
 80097f8:	2a2d      	cmp	r2, #45	; 0x2d
 80097fa:	d1c8      	bne.n	800978e <_strtod_l+0x46>
 80097fc:	2201      	movs	r2, #1
 80097fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8009800:	1c5a      	adds	r2, r3, #1
 8009802:	9217      	str	r2, [sp, #92]	; 0x5c
 8009804:	785b      	ldrb	r3, [r3, #1]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1c3      	bne.n	8009792 <_strtod_l+0x4a>
 800980a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800980c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009810:	2b00      	cmp	r3, #0
 8009812:	f040 854d 	bne.w	800a2b0 <_strtod_l+0xb68>
 8009816:	ec49 8b10 	vmov	d0, r8, r9
 800981a:	e7e3      	b.n	80097e4 <_strtod_l+0x9c>
 800981c:	2200      	movs	r2, #0
 800981e:	e7ee      	b.n	80097fe <_strtod_l+0xb6>
 8009820:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009822:	b13a      	cbz	r2, 8009834 <_strtod_l+0xec>
 8009824:	2135      	movs	r1, #53	; 0x35
 8009826:	a81a      	add	r0, sp, #104	; 0x68
 8009828:	f002 fc46 	bl	800c0b8 <__copybits>
 800982c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800982e:	4620      	mov	r0, r4
 8009830:	f002 f80a 	bl	800b848 <_Bfree>
 8009834:	3d01      	subs	r5, #1
 8009836:	2d05      	cmp	r5, #5
 8009838:	d807      	bhi.n	800984a <_strtod_l+0x102>
 800983a:	e8df f005 	tbb	[pc, r5]
 800983e:	0b0e      	.short	0x0b0e
 8009840:	030e1d18 	.word	0x030e1d18
 8009844:	f04f 0900 	mov.w	r9, #0
 8009848:	46c8      	mov	r8, r9
 800984a:	073b      	lsls	r3, r7, #28
 800984c:	d5c0      	bpl.n	80097d0 <_strtod_l+0x88>
 800984e:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009852:	e7bd      	b.n	80097d0 <_strtod_l+0x88>
 8009854:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009858:	e7f7      	b.n	800984a <_strtod_l+0x102>
 800985a:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 800985e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009860:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009864:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009868:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800986c:	e7ed      	b.n	800984a <_strtod_l+0x102>
 800986e:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80099fc <_strtod_l+0x2b4>
 8009872:	f04f 0800 	mov.w	r8, #0
 8009876:	e7e8      	b.n	800984a <_strtod_l+0x102>
 8009878:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800987c:	f04f 38ff 	mov.w	r8, #4294967295
 8009880:	e7e3      	b.n	800984a <_strtod_l+0x102>
 8009882:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	9217      	str	r2, [sp, #92]	; 0x5c
 8009888:	785b      	ldrb	r3, [r3, #1]
 800988a:	2b30      	cmp	r3, #48	; 0x30
 800988c:	d0f9      	beq.n	8009882 <_strtod_l+0x13a>
 800988e:	2b00      	cmp	r3, #0
 8009890:	d09e      	beq.n	80097d0 <_strtod_l+0x88>
 8009892:	2301      	movs	r3, #1
 8009894:	9306      	str	r3, [sp, #24]
 8009896:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009898:	930c      	str	r3, [sp, #48]	; 0x30
 800989a:	2300      	movs	r3, #0
 800989c:	9304      	str	r3, [sp, #16]
 800989e:	930a      	str	r3, [sp, #40]	; 0x28
 80098a0:	461e      	mov	r6, r3
 80098a2:	220a      	movs	r2, #10
 80098a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80098a6:	f890 b000 	ldrb.w	fp, [r0]
 80098aa:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 80098ae:	b2d9      	uxtb	r1, r3
 80098b0:	2909      	cmp	r1, #9
 80098b2:	d92b      	bls.n	800990c <_strtod_l+0x1c4>
 80098b4:	9908      	ldr	r1, [sp, #32]
 80098b6:	462a      	mov	r2, r5
 80098b8:	f7ff ff07 	bl	80096ca <strncmp>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d035      	beq.n	800992c <_strtod_l+0x1e4>
 80098c0:	2000      	movs	r0, #0
 80098c2:	465a      	mov	r2, fp
 80098c4:	4633      	mov	r3, r6
 80098c6:	4683      	mov	fp, r0
 80098c8:	4601      	mov	r1, r0
 80098ca:	2a65      	cmp	r2, #101	; 0x65
 80098cc:	d001      	beq.n	80098d2 <_strtod_l+0x18a>
 80098ce:	2a45      	cmp	r2, #69	; 0x45
 80098d0:	d118      	bne.n	8009904 <_strtod_l+0x1bc>
 80098d2:	b91b      	cbnz	r3, 80098dc <_strtod_l+0x194>
 80098d4:	9b06      	ldr	r3, [sp, #24]
 80098d6:	4303      	orrs	r3, r0
 80098d8:	d097      	beq.n	800980a <_strtod_l+0xc2>
 80098da:	2300      	movs	r3, #0
 80098dc:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80098e0:	f10a 0201 	add.w	r2, sl, #1
 80098e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80098e6:	f89a 2001 	ldrb.w	r2, [sl, #1]
 80098ea:	2a2b      	cmp	r2, #43	; 0x2b
 80098ec:	d077      	beq.n	80099de <_strtod_l+0x296>
 80098ee:	2a2d      	cmp	r2, #45	; 0x2d
 80098f0:	d07d      	beq.n	80099ee <_strtod_l+0x2a6>
 80098f2:	f04f 0e00 	mov.w	lr, #0
 80098f6:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80098fa:	2d09      	cmp	r5, #9
 80098fc:	f240 8084 	bls.w	8009a08 <_strtod_l+0x2c0>
 8009900:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009904:	2500      	movs	r5, #0
 8009906:	e09f      	b.n	8009a48 <_strtod_l+0x300>
 8009908:	2300      	movs	r3, #0
 800990a:	e7c3      	b.n	8009894 <_strtod_l+0x14c>
 800990c:	2e08      	cmp	r6, #8
 800990e:	bfd5      	itete	le
 8009910:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8009912:	9904      	ldrgt	r1, [sp, #16]
 8009914:	fb02 3301 	mlale	r3, r2, r1, r3
 8009918:	fb02 3301 	mlagt	r3, r2, r1, r3
 800991c:	f100 0001 	add.w	r0, r0, #1
 8009920:	bfd4      	ite	le
 8009922:	930a      	strle	r3, [sp, #40]	; 0x28
 8009924:	9304      	strgt	r3, [sp, #16]
 8009926:	3601      	adds	r6, #1
 8009928:	9017      	str	r0, [sp, #92]	; 0x5c
 800992a:	e7bb      	b.n	80098a4 <_strtod_l+0x15c>
 800992c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800992e:	195a      	adds	r2, r3, r5
 8009930:	9217      	str	r2, [sp, #92]	; 0x5c
 8009932:	5d5a      	ldrb	r2, [r3, r5]
 8009934:	b3ae      	cbz	r6, 80099a2 <_strtod_l+0x25a>
 8009936:	4683      	mov	fp, r0
 8009938:	4633      	mov	r3, r6
 800993a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800993e:	2909      	cmp	r1, #9
 8009940:	d912      	bls.n	8009968 <_strtod_l+0x220>
 8009942:	2101      	movs	r1, #1
 8009944:	e7c1      	b.n	80098ca <_strtod_l+0x182>
 8009946:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	9217      	str	r2, [sp, #92]	; 0x5c
 800994c:	785a      	ldrb	r2, [r3, #1]
 800994e:	3001      	adds	r0, #1
 8009950:	2a30      	cmp	r2, #48	; 0x30
 8009952:	d0f8      	beq.n	8009946 <_strtod_l+0x1fe>
 8009954:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009958:	2b08      	cmp	r3, #8
 800995a:	f200 84b0 	bhi.w	800a2be <_strtod_l+0xb76>
 800995e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009960:	930c      	str	r3, [sp, #48]	; 0x30
 8009962:	4683      	mov	fp, r0
 8009964:	2000      	movs	r0, #0
 8009966:	4603      	mov	r3, r0
 8009968:	3a30      	subs	r2, #48	; 0x30
 800996a:	f100 0101 	add.w	r1, r0, #1
 800996e:	d012      	beq.n	8009996 <_strtod_l+0x24e>
 8009970:	448b      	add	fp, r1
 8009972:	eb00 0c03 	add.w	ip, r0, r3
 8009976:	4619      	mov	r1, r3
 8009978:	250a      	movs	r5, #10
 800997a:	4561      	cmp	r1, ip
 800997c:	d113      	bne.n	80099a6 <_strtod_l+0x25e>
 800997e:	1819      	adds	r1, r3, r0
 8009980:	2908      	cmp	r1, #8
 8009982:	f103 0301 	add.w	r3, r3, #1
 8009986:	4403      	add	r3, r0
 8009988:	dc1d      	bgt.n	80099c6 <_strtod_l+0x27e>
 800998a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800998c:	210a      	movs	r1, #10
 800998e:	fb01 2200 	mla	r2, r1, r0, r2
 8009992:	920a      	str	r2, [sp, #40]	; 0x28
 8009994:	2100      	movs	r1, #0
 8009996:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009998:	1c50      	adds	r0, r2, #1
 800999a:	9017      	str	r0, [sp, #92]	; 0x5c
 800999c:	7852      	ldrb	r2, [r2, #1]
 800999e:	4608      	mov	r0, r1
 80099a0:	e7cb      	b.n	800993a <_strtod_l+0x1f2>
 80099a2:	4630      	mov	r0, r6
 80099a4:	e7d4      	b.n	8009950 <_strtod_l+0x208>
 80099a6:	2908      	cmp	r1, #8
 80099a8:	dc04      	bgt.n	80099b4 <_strtod_l+0x26c>
 80099aa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80099ac:	436f      	muls	r7, r5
 80099ae:	970a      	str	r7, [sp, #40]	; 0x28
 80099b0:	3101      	adds	r1, #1
 80099b2:	e7e2      	b.n	800997a <_strtod_l+0x232>
 80099b4:	f101 0e01 	add.w	lr, r1, #1
 80099b8:	f1be 0f10 	cmp.w	lr, #16
 80099bc:	bfde      	ittt	le
 80099be:	9f04      	ldrle	r7, [sp, #16]
 80099c0:	436f      	mulle	r7, r5
 80099c2:	9704      	strle	r7, [sp, #16]
 80099c4:	e7f4      	b.n	80099b0 <_strtod_l+0x268>
 80099c6:	2b10      	cmp	r3, #16
 80099c8:	bfdf      	itttt	le
 80099ca:	9804      	ldrle	r0, [sp, #16]
 80099cc:	210a      	movle	r1, #10
 80099ce:	fb01 2200 	mlale	r2, r1, r0, r2
 80099d2:	9204      	strle	r2, [sp, #16]
 80099d4:	e7de      	b.n	8009994 <_strtod_l+0x24c>
 80099d6:	f04f 0b00 	mov.w	fp, #0
 80099da:	2101      	movs	r1, #1
 80099dc:	e77a      	b.n	80098d4 <_strtod_l+0x18c>
 80099de:	f04f 0e00 	mov.w	lr, #0
 80099e2:	f10a 0202 	add.w	r2, sl, #2
 80099e6:	9217      	str	r2, [sp, #92]	; 0x5c
 80099e8:	f89a 2002 	ldrb.w	r2, [sl, #2]
 80099ec:	e783      	b.n	80098f6 <_strtod_l+0x1ae>
 80099ee:	f04f 0e01 	mov.w	lr, #1
 80099f2:	e7f6      	b.n	80099e2 <_strtod_l+0x29a>
 80099f4:	0800e768 	.word	0x0800e768
 80099f8:	0800e518 	.word	0x0800e518
 80099fc:	7ff00000 	.word	0x7ff00000
 8009a00:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a02:	1c55      	adds	r5, r2, #1
 8009a04:	9517      	str	r5, [sp, #92]	; 0x5c
 8009a06:	7852      	ldrb	r2, [r2, #1]
 8009a08:	2a30      	cmp	r2, #48	; 0x30
 8009a0a:	d0f9      	beq.n	8009a00 <_strtod_l+0x2b8>
 8009a0c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009a10:	2d08      	cmp	r5, #8
 8009a12:	f63f af77 	bhi.w	8009904 <_strtod_l+0x1bc>
 8009a16:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009a1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a1c:	9208      	str	r2, [sp, #32]
 8009a1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009a20:	1c55      	adds	r5, r2, #1
 8009a22:	9517      	str	r5, [sp, #92]	; 0x5c
 8009a24:	7852      	ldrb	r2, [r2, #1]
 8009a26:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8009a2a:	2f09      	cmp	r7, #9
 8009a2c:	d937      	bls.n	8009a9e <_strtod_l+0x356>
 8009a2e:	9f08      	ldr	r7, [sp, #32]
 8009a30:	1bed      	subs	r5, r5, r7
 8009a32:	2d08      	cmp	r5, #8
 8009a34:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009a38:	dc02      	bgt.n	8009a40 <_strtod_l+0x2f8>
 8009a3a:	4565      	cmp	r5, ip
 8009a3c:	bfa8      	it	ge
 8009a3e:	4665      	movge	r5, ip
 8009a40:	f1be 0f00 	cmp.w	lr, #0
 8009a44:	d000      	beq.n	8009a48 <_strtod_l+0x300>
 8009a46:	426d      	negs	r5, r5
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d14f      	bne.n	8009aec <_strtod_l+0x3a4>
 8009a4c:	9b06      	ldr	r3, [sp, #24]
 8009a4e:	4303      	orrs	r3, r0
 8009a50:	f47f aebe 	bne.w	80097d0 <_strtod_l+0x88>
 8009a54:	2900      	cmp	r1, #0
 8009a56:	f47f aed8 	bne.w	800980a <_strtod_l+0xc2>
 8009a5a:	2a69      	cmp	r2, #105	; 0x69
 8009a5c:	d027      	beq.n	8009aae <_strtod_l+0x366>
 8009a5e:	dc24      	bgt.n	8009aaa <_strtod_l+0x362>
 8009a60:	2a49      	cmp	r2, #73	; 0x49
 8009a62:	d024      	beq.n	8009aae <_strtod_l+0x366>
 8009a64:	2a4e      	cmp	r2, #78	; 0x4e
 8009a66:	f47f aed0 	bne.w	800980a <_strtod_l+0xc2>
 8009a6a:	499b      	ldr	r1, [pc, #620]	; (8009cd8 <_strtod_l+0x590>)
 8009a6c:	a817      	add	r0, sp, #92	; 0x5c
 8009a6e:	f001 fdbd 	bl	800b5ec <__match>
 8009a72:	2800      	cmp	r0, #0
 8009a74:	f43f aec9 	beq.w	800980a <_strtod_l+0xc2>
 8009a78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a7a:	781b      	ldrb	r3, [r3, #0]
 8009a7c:	2b28      	cmp	r3, #40	; 0x28
 8009a7e:	d12d      	bne.n	8009adc <_strtod_l+0x394>
 8009a80:	4996      	ldr	r1, [pc, #600]	; (8009cdc <_strtod_l+0x594>)
 8009a82:	aa1a      	add	r2, sp, #104	; 0x68
 8009a84:	a817      	add	r0, sp, #92	; 0x5c
 8009a86:	f001 fdc5 	bl	800b614 <__hexnan>
 8009a8a:	2805      	cmp	r0, #5
 8009a8c:	d126      	bne.n	8009adc <_strtod_l+0x394>
 8009a8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009a94:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009a98:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009a9c:	e698      	b.n	80097d0 <_strtod_l+0x88>
 8009a9e:	250a      	movs	r5, #10
 8009aa0:	fb05 250c 	mla	r5, r5, ip, r2
 8009aa4:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009aa8:	e7b9      	b.n	8009a1e <_strtod_l+0x2d6>
 8009aaa:	2a6e      	cmp	r2, #110	; 0x6e
 8009aac:	e7db      	b.n	8009a66 <_strtod_l+0x31e>
 8009aae:	498c      	ldr	r1, [pc, #560]	; (8009ce0 <_strtod_l+0x598>)
 8009ab0:	a817      	add	r0, sp, #92	; 0x5c
 8009ab2:	f001 fd9b 	bl	800b5ec <__match>
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f43f aea7 	beq.w	800980a <_strtod_l+0xc2>
 8009abc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009abe:	4989      	ldr	r1, [pc, #548]	; (8009ce4 <_strtod_l+0x59c>)
 8009ac0:	3b01      	subs	r3, #1
 8009ac2:	a817      	add	r0, sp, #92	; 0x5c
 8009ac4:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ac6:	f001 fd91 	bl	800b5ec <__match>
 8009aca:	b910      	cbnz	r0, 8009ad2 <_strtod_l+0x38a>
 8009acc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ace:	3301      	adds	r3, #1
 8009ad0:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ad2:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8009cf8 <_strtod_l+0x5b0>
 8009ad6:	f04f 0800 	mov.w	r8, #0
 8009ada:	e679      	b.n	80097d0 <_strtod_l+0x88>
 8009adc:	4882      	ldr	r0, [pc, #520]	; (8009ce8 <_strtod_l+0x5a0>)
 8009ade:	f003 f877 	bl	800cbd0 <nan>
 8009ae2:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009ae6:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009aea:	e671      	b.n	80097d0 <_strtod_l+0x88>
 8009aec:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009af0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009af4:	eba5 020b 	sub.w	r2, r5, fp
 8009af8:	2e00      	cmp	r6, #0
 8009afa:	bf08      	it	eq
 8009afc:	461e      	moveq	r6, r3
 8009afe:	2b10      	cmp	r3, #16
 8009b00:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009b04:	9206      	str	r2, [sp, #24]
 8009b06:	461a      	mov	r2, r3
 8009b08:	bfa8      	it	ge
 8009b0a:	2210      	movge	r2, #16
 8009b0c:	2b09      	cmp	r3, #9
 8009b0e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009b12:	dd0e      	ble.n	8009b32 <_strtod_l+0x3ea>
 8009b14:	4975      	ldr	r1, [pc, #468]	; (8009cec <_strtod_l+0x5a4>)
 8009b16:	eddd 7a04 	vldr	s15, [sp, #16]
 8009b1a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009b1e:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8009b22:	ed9d 5b08 	vldr	d5, [sp, #32]
 8009b26:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009b2a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009b2e:	ec59 8b17 	vmov	r8, r9, d7
 8009b32:	2b0f      	cmp	r3, #15
 8009b34:	dc37      	bgt.n	8009ba6 <_strtod_l+0x45e>
 8009b36:	9906      	ldr	r1, [sp, #24]
 8009b38:	2900      	cmp	r1, #0
 8009b3a:	f43f ae49 	beq.w	80097d0 <_strtod_l+0x88>
 8009b3e:	dd23      	ble.n	8009b88 <_strtod_l+0x440>
 8009b40:	2916      	cmp	r1, #22
 8009b42:	dc0b      	bgt.n	8009b5c <_strtod_l+0x414>
 8009b44:	4b69      	ldr	r3, [pc, #420]	; (8009cec <_strtod_l+0x5a4>)
 8009b46:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009b4a:	ed93 7b00 	vldr	d7, [r3]
 8009b4e:	ec49 8b16 	vmov	d6, r8, r9
 8009b52:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009b56:	ec59 8b17 	vmov	r8, r9, d7
 8009b5a:	e639      	b.n	80097d0 <_strtod_l+0x88>
 8009b5c:	9806      	ldr	r0, [sp, #24]
 8009b5e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009b62:	4281      	cmp	r1, r0
 8009b64:	db1f      	blt.n	8009ba6 <_strtod_l+0x45e>
 8009b66:	4a61      	ldr	r2, [pc, #388]	; (8009cec <_strtod_l+0x5a4>)
 8009b68:	f1c3 030f 	rsb	r3, r3, #15
 8009b6c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009b70:	ed91 7b00 	vldr	d7, [r1]
 8009b74:	ec49 8b16 	vmov	d6, r8, r9
 8009b78:	1ac3      	subs	r3, r0, r3
 8009b7a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009b7e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009b82:	ed92 6b00 	vldr	d6, [r2]
 8009b86:	e7e4      	b.n	8009b52 <_strtod_l+0x40a>
 8009b88:	9906      	ldr	r1, [sp, #24]
 8009b8a:	3116      	adds	r1, #22
 8009b8c:	db0b      	blt.n	8009ba6 <_strtod_l+0x45e>
 8009b8e:	4b57      	ldr	r3, [pc, #348]	; (8009cec <_strtod_l+0x5a4>)
 8009b90:	ebab 0505 	sub.w	r5, fp, r5
 8009b94:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009b98:	ed95 7b00 	vldr	d7, [r5]
 8009b9c:	ec49 8b16 	vmov	d6, r8, r9
 8009ba0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009ba4:	e7d7      	b.n	8009b56 <_strtod_l+0x40e>
 8009ba6:	9906      	ldr	r1, [sp, #24]
 8009ba8:	1a9a      	subs	r2, r3, r2
 8009baa:	440a      	add	r2, r1
 8009bac:	2a00      	cmp	r2, #0
 8009bae:	dd74      	ble.n	8009c9a <_strtod_l+0x552>
 8009bb0:	f012 000f 	ands.w	r0, r2, #15
 8009bb4:	d00a      	beq.n	8009bcc <_strtod_l+0x484>
 8009bb6:	494d      	ldr	r1, [pc, #308]	; (8009cec <_strtod_l+0x5a4>)
 8009bb8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009bbc:	ed91 7b00 	vldr	d7, [r1]
 8009bc0:	ec49 8b16 	vmov	d6, r8, r9
 8009bc4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009bc8:	ec59 8b17 	vmov	r8, r9, d7
 8009bcc:	f032 020f 	bics.w	r2, r2, #15
 8009bd0:	d04f      	beq.n	8009c72 <_strtod_l+0x52a>
 8009bd2:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009bd6:	dd22      	ble.n	8009c1e <_strtod_l+0x4d6>
 8009bd8:	2500      	movs	r5, #0
 8009bda:	462e      	mov	r6, r5
 8009bdc:	950a      	str	r5, [sp, #40]	; 0x28
 8009bde:	462f      	mov	r7, r5
 8009be0:	2322      	movs	r3, #34	; 0x22
 8009be2:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8009cf8 <_strtod_l+0x5b0>
 8009be6:	6023      	str	r3, [r4, #0]
 8009be8:	f04f 0800 	mov.w	r8, #0
 8009bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f43f adee 	beq.w	80097d0 <_strtod_l+0x88>
 8009bf4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	f001 fe26 	bl	800b848 <_Bfree>
 8009bfc:	4639      	mov	r1, r7
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f001 fe22 	bl	800b848 <_Bfree>
 8009c04:	4631      	mov	r1, r6
 8009c06:	4620      	mov	r0, r4
 8009c08:	f001 fe1e 	bl	800b848 <_Bfree>
 8009c0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009c0e:	4620      	mov	r0, r4
 8009c10:	f001 fe1a 	bl	800b848 <_Bfree>
 8009c14:	4629      	mov	r1, r5
 8009c16:	4620      	mov	r0, r4
 8009c18:	f001 fe16 	bl	800b848 <_Bfree>
 8009c1c:	e5d8      	b.n	80097d0 <_strtod_l+0x88>
 8009c1e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8009c22:	2000      	movs	r0, #0
 8009c24:	4f32      	ldr	r7, [pc, #200]	; (8009cf0 <_strtod_l+0x5a8>)
 8009c26:	1112      	asrs	r2, r2, #4
 8009c28:	4601      	mov	r1, r0
 8009c2a:	2a01      	cmp	r2, #1
 8009c2c:	dc24      	bgt.n	8009c78 <_strtod_l+0x530>
 8009c2e:	b108      	cbz	r0, 8009c34 <_strtod_l+0x4ec>
 8009c30:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009c34:	4a2e      	ldr	r2, [pc, #184]	; (8009cf0 <_strtod_l+0x5a8>)
 8009c36:	482f      	ldr	r0, [pc, #188]	; (8009cf4 <_strtod_l+0x5ac>)
 8009c38:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009c3c:	ed91 7b00 	vldr	d7, [r1]
 8009c40:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009c44:	ec49 8b16 	vmov	d6, r8, r9
 8009c48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009c4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009c50:	9905      	ldr	r1, [sp, #20]
 8009c52:	4a29      	ldr	r2, [pc, #164]	; (8009cf8 <_strtod_l+0x5b0>)
 8009c54:	400a      	ands	r2, r1
 8009c56:	4282      	cmp	r2, r0
 8009c58:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009c5c:	d8bc      	bhi.n	8009bd8 <_strtod_l+0x490>
 8009c5e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009c62:	4282      	cmp	r2, r0
 8009c64:	bf86      	itte	hi
 8009c66:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8009cfc <_strtod_l+0x5b4>
 8009c6a:	f04f 38ff 	movhi.w	r8, #4294967295
 8009c6e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009c72:	2200      	movs	r2, #0
 8009c74:	9204      	str	r2, [sp, #16]
 8009c76:	e07f      	b.n	8009d78 <_strtod_l+0x630>
 8009c78:	f012 0f01 	tst.w	r2, #1
 8009c7c:	d00a      	beq.n	8009c94 <_strtod_l+0x54c>
 8009c7e:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8009c82:	ed90 7b00 	vldr	d7, [r0]
 8009c86:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009c8a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009c8e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009c92:	2001      	movs	r0, #1
 8009c94:	3101      	adds	r1, #1
 8009c96:	1052      	asrs	r2, r2, #1
 8009c98:	e7c7      	b.n	8009c2a <_strtod_l+0x4e2>
 8009c9a:	d0ea      	beq.n	8009c72 <_strtod_l+0x52a>
 8009c9c:	4252      	negs	r2, r2
 8009c9e:	f012 000f 	ands.w	r0, r2, #15
 8009ca2:	d00a      	beq.n	8009cba <_strtod_l+0x572>
 8009ca4:	4911      	ldr	r1, [pc, #68]	; (8009cec <_strtod_l+0x5a4>)
 8009ca6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009caa:	ed91 7b00 	vldr	d7, [r1]
 8009cae:	ec49 8b16 	vmov	d6, r8, r9
 8009cb2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009cb6:	ec59 8b17 	vmov	r8, r9, d7
 8009cba:	1112      	asrs	r2, r2, #4
 8009cbc:	d0d9      	beq.n	8009c72 <_strtod_l+0x52a>
 8009cbe:	2a1f      	cmp	r2, #31
 8009cc0:	dd1e      	ble.n	8009d00 <_strtod_l+0x5b8>
 8009cc2:	2500      	movs	r5, #0
 8009cc4:	462e      	mov	r6, r5
 8009cc6:	950a      	str	r5, [sp, #40]	; 0x28
 8009cc8:	462f      	mov	r7, r5
 8009cca:	2322      	movs	r3, #34	; 0x22
 8009ccc:	f04f 0800 	mov.w	r8, #0
 8009cd0:	f04f 0900 	mov.w	r9, #0
 8009cd4:	6023      	str	r3, [r4, #0]
 8009cd6:	e789      	b.n	8009bec <_strtod_l+0x4a4>
 8009cd8:	0800e4ed 	.word	0x0800e4ed
 8009cdc:	0800e52c 	.word	0x0800e52c
 8009ce0:	0800e4e5 	.word	0x0800e4e5
 8009ce4:	0800e66c 	.word	0x0800e66c
 8009ce8:	0800e943 	.word	0x0800e943
 8009cec:	0800e808 	.word	0x0800e808
 8009cf0:	0800e7e0 	.word	0x0800e7e0
 8009cf4:	7ca00000 	.word	0x7ca00000
 8009cf8:	7ff00000 	.word	0x7ff00000
 8009cfc:	7fefffff 	.word	0x7fefffff
 8009d00:	f012 0110 	ands.w	r1, r2, #16
 8009d04:	bf18      	it	ne
 8009d06:	216a      	movne	r1, #106	; 0x6a
 8009d08:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009d0c:	9104      	str	r1, [sp, #16]
 8009d0e:	49c0      	ldr	r1, [pc, #768]	; (800a010 <_strtod_l+0x8c8>)
 8009d10:	2000      	movs	r0, #0
 8009d12:	07d7      	lsls	r7, r2, #31
 8009d14:	d508      	bpl.n	8009d28 <_strtod_l+0x5e0>
 8009d16:	ed9d 6b08 	vldr	d6, [sp, #32]
 8009d1a:	ed91 7b00 	vldr	d7, [r1]
 8009d1e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009d22:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009d26:	2001      	movs	r0, #1
 8009d28:	1052      	asrs	r2, r2, #1
 8009d2a:	f101 0108 	add.w	r1, r1, #8
 8009d2e:	d1f0      	bne.n	8009d12 <_strtod_l+0x5ca>
 8009d30:	b108      	cbz	r0, 8009d36 <_strtod_l+0x5ee>
 8009d32:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009d36:	9a04      	ldr	r2, [sp, #16]
 8009d38:	b1ba      	cbz	r2, 8009d6a <_strtod_l+0x622>
 8009d3a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009d3e:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8009d42:	2a00      	cmp	r2, #0
 8009d44:	4649      	mov	r1, r9
 8009d46:	dd10      	ble.n	8009d6a <_strtod_l+0x622>
 8009d48:	2a1f      	cmp	r2, #31
 8009d4a:	f340 8132 	ble.w	8009fb2 <_strtod_l+0x86a>
 8009d4e:	2a34      	cmp	r2, #52	; 0x34
 8009d50:	bfde      	ittt	le
 8009d52:	3a20      	suble	r2, #32
 8009d54:	f04f 30ff 	movle.w	r0, #4294967295
 8009d58:	fa00 f202 	lslle.w	r2, r0, r2
 8009d5c:	f04f 0800 	mov.w	r8, #0
 8009d60:	bfcc      	ite	gt
 8009d62:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009d66:	ea02 0901 	andle.w	r9, r2, r1
 8009d6a:	ec49 8b17 	vmov	d7, r8, r9
 8009d6e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d76:	d0a4      	beq.n	8009cc2 <_strtod_l+0x57a>
 8009d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d7a:	9200      	str	r2, [sp, #0]
 8009d7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009d7e:	4632      	mov	r2, r6
 8009d80:	4620      	mov	r0, r4
 8009d82:	f001 fdcd 	bl	800b920 <__s2b>
 8009d86:	900a      	str	r0, [sp, #40]	; 0x28
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	f43f af25 	beq.w	8009bd8 <_strtod_l+0x490>
 8009d8e:	9b06      	ldr	r3, [sp, #24]
 8009d90:	ebab 0505 	sub.w	r5, fp, r5
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	bfb4      	ite	lt
 8009d98:	462b      	movlt	r3, r5
 8009d9a:	2300      	movge	r3, #0
 8009d9c:	930c      	str	r3, [sp, #48]	; 0x30
 8009d9e:	9b06      	ldr	r3, [sp, #24]
 8009da0:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8009ff8 <_strtod_l+0x8b0>
 8009da4:	ed9f ab96 	vldr	d10, [pc, #600]	; 800a000 <_strtod_l+0x8b8>
 8009da8:	ed9f bb97 	vldr	d11, [pc, #604]	; 800a008 <_strtod_l+0x8c0>
 8009dac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009db0:	2500      	movs	r5, #0
 8009db2:	9312      	str	r3, [sp, #72]	; 0x48
 8009db4:	462e      	mov	r6, r5
 8009db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009db8:	4620      	mov	r0, r4
 8009dba:	6859      	ldr	r1, [r3, #4]
 8009dbc:	f001 fd04 	bl	800b7c8 <_Balloc>
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	f43f af0c 	beq.w	8009be0 <_strtod_l+0x498>
 8009dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dca:	691a      	ldr	r2, [r3, #16]
 8009dcc:	3202      	adds	r2, #2
 8009dce:	f103 010c 	add.w	r1, r3, #12
 8009dd2:	0092      	lsls	r2, r2, #2
 8009dd4:	300c      	adds	r0, #12
 8009dd6:	f001 fce9 	bl	800b7ac <memcpy>
 8009dda:	ec49 8b10 	vmov	d0, r8, r9
 8009dde:	aa1a      	add	r2, sp, #104	; 0x68
 8009de0:	a919      	add	r1, sp, #100	; 0x64
 8009de2:	4620      	mov	r0, r4
 8009de4:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009de8:	f002 f8d6 	bl	800bf98 <__d2b>
 8009dec:	9018      	str	r0, [sp, #96]	; 0x60
 8009dee:	2800      	cmp	r0, #0
 8009df0:	f43f aef6 	beq.w	8009be0 <_strtod_l+0x498>
 8009df4:	2101      	movs	r1, #1
 8009df6:	4620      	mov	r0, r4
 8009df8:	f001 fe2c 	bl	800ba54 <__i2b>
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	2800      	cmp	r0, #0
 8009e00:	f43f aeee 	beq.w	8009be0 <_strtod_l+0x498>
 8009e04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e06:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	bfab      	itete	ge
 8009e0c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009e0e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009e10:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8009e14:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8009e18:	bfac      	ite	ge
 8009e1a:	eb03 0b02 	addge.w	fp, r3, r2
 8009e1e:	eba2 0a03 	sublt.w	sl, r2, r3
 8009e22:	9a04      	ldr	r2, [sp, #16]
 8009e24:	1a9b      	subs	r3, r3, r2
 8009e26:	440b      	add	r3, r1
 8009e28:	4a7a      	ldr	r2, [pc, #488]	; (800a014 <_strtod_l+0x8cc>)
 8009e2a:	3b01      	subs	r3, #1
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8009e32:	f280 80d1 	bge.w	8009fd8 <_strtod_l+0x890>
 8009e36:	1ad2      	subs	r2, r2, r3
 8009e38:	2a1f      	cmp	r2, #31
 8009e3a:	eba1 0102 	sub.w	r1, r1, r2
 8009e3e:	f04f 0001 	mov.w	r0, #1
 8009e42:	f300 80bd 	bgt.w	8009fc0 <_strtod_l+0x878>
 8009e46:	fa00 f302 	lsl.w	r3, r0, r2
 8009e4a:	930e      	str	r3, [sp, #56]	; 0x38
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e50:	eb0b 0301 	add.w	r3, fp, r1
 8009e54:	9a04      	ldr	r2, [sp, #16]
 8009e56:	459b      	cmp	fp, r3
 8009e58:	448a      	add	sl, r1
 8009e5a:	4492      	add	sl, r2
 8009e5c:	465a      	mov	r2, fp
 8009e5e:	bfa8      	it	ge
 8009e60:	461a      	movge	r2, r3
 8009e62:	4552      	cmp	r2, sl
 8009e64:	bfa8      	it	ge
 8009e66:	4652      	movge	r2, sl
 8009e68:	2a00      	cmp	r2, #0
 8009e6a:	bfc2      	ittt	gt
 8009e6c:	1a9b      	subgt	r3, r3, r2
 8009e6e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8009e72:	ebab 0b02 	subgt.w	fp, fp, r2
 8009e76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e78:	2a00      	cmp	r2, #0
 8009e7a:	dd18      	ble.n	8009eae <_strtod_l+0x766>
 8009e7c:	4631      	mov	r1, r6
 8009e7e:	4620      	mov	r0, r4
 8009e80:	9315      	str	r3, [sp, #84]	; 0x54
 8009e82:	f001 fea3 	bl	800bbcc <__pow5mult>
 8009e86:	4606      	mov	r6, r0
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	f43f aea9 	beq.w	8009be0 <_strtod_l+0x498>
 8009e8e:	4601      	mov	r1, r0
 8009e90:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e92:	4620      	mov	r0, r4
 8009e94:	f001 fdf4 	bl	800ba80 <__multiply>
 8009e98:	9014      	str	r0, [sp, #80]	; 0x50
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f43f aea0 	beq.w	8009be0 <_strtod_l+0x498>
 8009ea0:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	f001 fcd0 	bl	800b848 <_Bfree>
 8009ea8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009eaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009eac:	9218      	str	r2, [sp, #96]	; 0x60
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	f300 8097 	bgt.w	8009fe2 <_strtod_l+0x89a>
 8009eb4:	9b06      	ldr	r3, [sp, #24]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	dd08      	ble.n	8009ecc <_strtod_l+0x784>
 8009eba:	4639      	mov	r1, r7
 8009ebc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f001 fe84 	bl	800bbcc <__pow5mult>
 8009ec4:	4607      	mov	r7, r0
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	f43f ae8a 	beq.w	8009be0 <_strtod_l+0x498>
 8009ecc:	f1ba 0f00 	cmp.w	sl, #0
 8009ed0:	dd08      	ble.n	8009ee4 <_strtod_l+0x79c>
 8009ed2:	4639      	mov	r1, r7
 8009ed4:	4652      	mov	r2, sl
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	f001 fed2 	bl	800bc80 <__lshift>
 8009edc:	4607      	mov	r7, r0
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	f43f ae7e 	beq.w	8009be0 <_strtod_l+0x498>
 8009ee4:	f1bb 0f00 	cmp.w	fp, #0
 8009ee8:	dd08      	ble.n	8009efc <_strtod_l+0x7b4>
 8009eea:	4631      	mov	r1, r6
 8009eec:	465a      	mov	r2, fp
 8009eee:	4620      	mov	r0, r4
 8009ef0:	f001 fec6 	bl	800bc80 <__lshift>
 8009ef4:	4606      	mov	r6, r0
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	f43f ae72 	beq.w	8009be0 <_strtod_l+0x498>
 8009efc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009efe:	463a      	mov	r2, r7
 8009f00:	4620      	mov	r0, r4
 8009f02:	f001 ff45 	bl	800bd90 <__mdiff>
 8009f06:	4605      	mov	r5, r0
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f43f ae69 	beq.w	8009be0 <_strtod_l+0x498>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8009f14:	60c3      	str	r3, [r0, #12]
 8009f16:	4631      	mov	r1, r6
 8009f18:	f001 ff1e 	bl	800bd58 <__mcmp>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	da7f      	bge.n	800a020 <_strtod_l+0x8d8>
 8009f20:	ea5a 0308 	orrs.w	r3, sl, r8
 8009f24:	f040 80a5 	bne.w	800a072 <_strtod_l+0x92a>
 8009f28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f040 80a0 	bne.w	800a072 <_strtod_l+0x92a>
 8009f32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f36:	0d1b      	lsrs	r3, r3, #20
 8009f38:	051b      	lsls	r3, r3, #20
 8009f3a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009f3e:	f240 8098 	bls.w	800a072 <_strtod_l+0x92a>
 8009f42:	696b      	ldr	r3, [r5, #20]
 8009f44:	b91b      	cbnz	r3, 8009f4e <_strtod_l+0x806>
 8009f46:	692b      	ldr	r3, [r5, #16]
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	f340 8092 	ble.w	800a072 <_strtod_l+0x92a>
 8009f4e:	4629      	mov	r1, r5
 8009f50:	2201      	movs	r2, #1
 8009f52:	4620      	mov	r0, r4
 8009f54:	f001 fe94 	bl	800bc80 <__lshift>
 8009f58:	4631      	mov	r1, r6
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	f001 fefc 	bl	800bd58 <__mcmp>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	f340 8086 	ble.w	800a072 <_strtod_l+0x92a>
 8009f66:	9904      	ldr	r1, [sp, #16]
 8009f68:	4a2b      	ldr	r2, [pc, #172]	; (800a018 <_strtod_l+0x8d0>)
 8009f6a:	464b      	mov	r3, r9
 8009f6c:	2900      	cmp	r1, #0
 8009f6e:	f000 80a1 	beq.w	800a0b4 <_strtod_l+0x96c>
 8009f72:	ea02 0109 	and.w	r1, r2, r9
 8009f76:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009f7a:	f300 809b 	bgt.w	800a0b4 <_strtod_l+0x96c>
 8009f7e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009f82:	f77f aea2 	ble.w	8009cca <_strtod_l+0x582>
 8009f86:	4a25      	ldr	r2, [pc, #148]	; (800a01c <_strtod_l+0x8d4>)
 8009f88:	2300      	movs	r3, #0
 8009f8a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009f8e:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8009f92:	ec49 8b17 	vmov	d7, r8, r9
 8009f96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009f9a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009f9e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	bf08      	it	eq
 8009fa6:	2322      	moveq	r3, #34	; 0x22
 8009fa8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009fac:	bf08      	it	eq
 8009fae:	6023      	streq	r3, [r4, #0]
 8009fb0:	e620      	b.n	8009bf4 <_strtod_l+0x4ac>
 8009fb2:	f04f 31ff 	mov.w	r1, #4294967295
 8009fb6:	fa01 f202 	lsl.w	r2, r1, r2
 8009fba:	ea02 0808 	and.w	r8, r2, r8
 8009fbe:	e6d4      	b.n	8009d6a <_strtod_l+0x622>
 8009fc0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009fc4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009fc8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009fcc:	33e2      	adds	r3, #226	; 0xe2
 8009fce:	fa00 f303 	lsl.w	r3, r0, r3
 8009fd2:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8009fd6:	e73b      	b.n	8009e50 <_strtod_l+0x708>
 8009fd8:	2000      	movs	r0, #0
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8009fe0:	e736      	b.n	8009e50 <_strtod_l+0x708>
 8009fe2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fe4:	461a      	mov	r2, r3
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f001 fe4a 	bl	800bc80 <__lshift>
 8009fec:	9018      	str	r0, [sp, #96]	; 0x60
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	f47f af60 	bne.w	8009eb4 <_strtod_l+0x76c>
 8009ff4:	e5f4      	b.n	8009be0 <_strtod_l+0x498>
 8009ff6:	bf00      	nop
 8009ff8:	94a03595 	.word	0x94a03595
 8009ffc:	3fcfffff 	.word	0x3fcfffff
 800a000:	94a03595 	.word	0x94a03595
 800a004:	3fdfffff 	.word	0x3fdfffff
 800a008:	35afe535 	.word	0x35afe535
 800a00c:	3fe00000 	.word	0x3fe00000
 800a010:	0800e540 	.word	0x0800e540
 800a014:	fffffc02 	.word	0xfffffc02
 800a018:	7ff00000 	.word	0x7ff00000
 800a01c:	39500000 	.word	0x39500000
 800a020:	46cb      	mov	fp, r9
 800a022:	d165      	bne.n	800a0f0 <_strtod_l+0x9a8>
 800a024:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a028:	f1ba 0f00 	cmp.w	sl, #0
 800a02c:	d02a      	beq.n	800a084 <_strtod_l+0x93c>
 800a02e:	4aaa      	ldr	r2, [pc, #680]	; (800a2d8 <_strtod_l+0xb90>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d12b      	bne.n	800a08c <_strtod_l+0x944>
 800a034:	9b04      	ldr	r3, [sp, #16]
 800a036:	4641      	mov	r1, r8
 800a038:	b1fb      	cbz	r3, 800a07a <_strtod_l+0x932>
 800a03a:	4aa8      	ldr	r2, [pc, #672]	; (800a2dc <_strtod_l+0xb94>)
 800a03c:	ea09 0202 	and.w	r2, r9, r2
 800a040:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a044:	f04f 30ff 	mov.w	r0, #4294967295
 800a048:	d81a      	bhi.n	800a080 <_strtod_l+0x938>
 800a04a:	0d12      	lsrs	r2, r2, #20
 800a04c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a050:	fa00 f303 	lsl.w	r3, r0, r3
 800a054:	4299      	cmp	r1, r3
 800a056:	d119      	bne.n	800a08c <_strtod_l+0x944>
 800a058:	4ba1      	ldr	r3, [pc, #644]	; (800a2e0 <_strtod_l+0xb98>)
 800a05a:	459b      	cmp	fp, r3
 800a05c:	d102      	bne.n	800a064 <_strtod_l+0x91c>
 800a05e:	3101      	adds	r1, #1
 800a060:	f43f adbe 	beq.w	8009be0 <_strtod_l+0x498>
 800a064:	4b9d      	ldr	r3, [pc, #628]	; (800a2dc <_strtod_l+0xb94>)
 800a066:	ea0b 0303 	and.w	r3, fp, r3
 800a06a:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a06e:	f04f 0800 	mov.w	r8, #0
 800a072:	9b04      	ldr	r3, [sp, #16]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d186      	bne.n	8009f86 <_strtod_l+0x83e>
 800a078:	e5bc      	b.n	8009bf4 <_strtod_l+0x4ac>
 800a07a:	f04f 33ff 	mov.w	r3, #4294967295
 800a07e:	e7e9      	b.n	800a054 <_strtod_l+0x90c>
 800a080:	4603      	mov	r3, r0
 800a082:	e7e7      	b.n	800a054 <_strtod_l+0x90c>
 800a084:	ea53 0308 	orrs.w	r3, r3, r8
 800a088:	f43f af6d 	beq.w	8009f66 <_strtod_l+0x81e>
 800a08c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a08e:	b1db      	cbz	r3, 800a0c8 <_strtod_l+0x980>
 800a090:	ea13 0f0b 	tst.w	r3, fp
 800a094:	d0ed      	beq.n	800a072 <_strtod_l+0x92a>
 800a096:	9a04      	ldr	r2, [sp, #16]
 800a098:	4640      	mov	r0, r8
 800a09a:	4649      	mov	r1, r9
 800a09c:	f1ba 0f00 	cmp.w	sl, #0
 800a0a0:	d016      	beq.n	800a0d0 <_strtod_l+0x988>
 800a0a2:	f7ff fb37 	bl	8009714 <sulp>
 800a0a6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a0aa:	ee37 7b00 	vadd.f64	d7, d7, d0
 800a0ae:	ec59 8b17 	vmov	r8, r9, d7
 800a0b2:	e7de      	b.n	800a072 <_strtod_l+0x92a>
 800a0b4:	4013      	ands	r3, r2
 800a0b6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a0ba:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a0be:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a0c2:	f04f 38ff 	mov.w	r8, #4294967295
 800a0c6:	e7d4      	b.n	800a072 <_strtod_l+0x92a>
 800a0c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a0ca:	ea13 0f08 	tst.w	r3, r8
 800a0ce:	e7e1      	b.n	800a094 <_strtod_l+0x94c>
 800a0d0:	f7ff fb20 	bl	8009714 <sulp>
 800a0d4:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a0d8:	ee37 7b40 	vsub.f64	d7, d7, d0
 800a0dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a0e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e8:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800a0ec:	d1c1      	bne.n	800a072 <_strtod_l+0x92a>
 800a0ee:	e5ec      	b.n	8009cca <_strtod_l+0x582>
 800a0f0:	4631      	mov	r1, r6
 800a0f2:	4628      	mov	r0, r5
 800a0f4:	f001 ffac 	bl	800c050 <__ratio>
 800a0f8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800a0fc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a104:	d867      	bhi.n	800a1d6 <_strtod_l+0xa8e>
 800a106:	f1ba 0f00 	cmp.w	sl, #0
 800a10a:	d044      	beq.n	800a196 <_strtod_l+0xa4e>
 800a10c:	4b75      	ldr	r3, [pc, #468]	; (800a2e4 <_strtod_l+0xb9c>)
 800a10e:	2200      	movs	r2, #0
 800a110:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800a114:	4971      	ldr	r1, [pc, #452]	; (800a2dc <_strtod_l+0xb94>)
 800a116:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a2f0 <_strtod_l+0xba8>
 800a11a:	ea0b 0001 	and.w	r0, fp, r1
 800a11e:	4560      	cmp	r0, ip
 800a120:	900d      	str	r0, [sp, #52]	; 0x34
 800a122:	f040 808b 	bne.w	800a23c <_strtod_l+0xaf4>
 800a126:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a12a:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800a12e:	ec49 8b10 	vmov	d0, r8, r9
 800a132:	ec43 2b1c 	vmov	d12, r2, r3
 800a136:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a13a:	f001 feb1 	bl	800bea0 <__ulp>
 800a13e:	ec49 8b1d 	vmov	d13, r8, r9
 800a142:	eeac db00 	vfma.f64	d13, d12, d0
 800a146:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800a14a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a14c:	4963      	ldr	r1, [pc, #396]	; (800a2dc <_strtod_l+0xb94>)
 800a14e:	4a66      	ldr	r2, [pc, #408]	; (800a2e8 <_strtod_l+0xba0>)
 800a150:	4019      	ands	r1, r3
 800a152:	4291      	cmp	r1, r2
 800a154:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800a158:	d947      	bls.n	800a1ea <_strtod_l+0xaa2>
 800a15a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a15c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a160:	4293      	cmp	r3, r2
 800a162:	d103      	bne.n	800a16c <_strtod_l+0xa24>
 800a164:	9b08      	ldr	r3, [sp, #32]
 800a166:	3301      	adds	r3, #1
 800a168:	f43f ad3a 	beq.w	8009be0 <_strtod_l+0x498>
 800a16c:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a2e0 <_strtod_l+0xb98>
 800a170:	f04f 38ff 	mov.w	r8, #4294967295
 800a174:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a176:	4620      	mov	r0, r4
 800a178:	f001 fb66 	bl	800b848 <_Bfree>
 800a17c:	4639      	mov	r1, r7
 800a17e:	4620      	mov	r0, r4
 800a180:	f001 fb62 	bl	800b848 <_Bfree>
 800a184:	4631      	mov	r1, r6
 800a186:	4620      	mov	r0, r4
 800a188:	f001 fb5e 	bl	800b848 <_Bfree>
 800a18c:	4629      	mov	r1, r5
 800a18e:	4620      	mov	r0, r4
 800a190:	f001 fb5a 	bl	800b848 <_Bfree>
 800a194:	e60f      	b.n	8009db6 <_strtod_l+0x66e>
 800a196:	f1b8 0f00 	cmp.w	r8, #0
 800a19a:	d112      	bne.n	800a1c2 <_strtod_l+0xa7a>
 800a19c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1a0:	b9b3      	cbnz	r3, 800a1d0 <_strtod_l+0xa88>
 800a1a2:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a1a6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a1aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1ae:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a1b2:	d401      	bmi.n	800a1b8 <_strtod_l+0xa70>
 800a1b4:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a1b8:	eeb1 7b48 	vneg.f64	d7, d8
 800a1bc:	ec53 2b17 	vmov	r2, r3, d7
 800a1c0:	e7a8      	b.n	800a114 <_strtod_l+0x9cc>
 800a1c2:	f1b8 0f01 	cmp.w	r8, #1
 800a1c6:	d103      	bne.n	800a1d0 <_strtod_l+0xa88>
 800a1c8:	f1b9 0f00 	cmp.w	r9, #0
 800a1cc:	f43f ad7d 	beq.w	8009cca <_strtod_l+0x582>
 800a1d0:	4b46      	ldr	r3, [pc, #280]	; (800a2ec <_strtod_l+0xba4>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	e79c      	b.n	800a110 <_strtod_l+0x9c8>
 800a1d6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a1da:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a1de:	f1ba 0f00 	cmp.w	sl, #0
 800a1e2:	d0e9      	beq.n	800a1b8 <_strtod_l+0xa70>
 800a1e4:	ec53 2b18 	vmov	r2, r3, d8
 800a1e8:	e794      	b.n	800a114 <_strtod_l+0x9cc>
 800a1ea:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a1ee:	9b04      	ldr	r3, [sp, #16]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1bf      	bne.n	800a174 <_strtod_l+0xa2c>
 800a1f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a1f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a1fa:	0d1b      	lsrs	r3, r3, #20
 800a1fc:	051b      	lsls	r3, r3, #20
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d1b8      	bne.n	800a174 <_strtod_l+0xa2c>
 800a202:	ec51 0b18 	vmov	r0, r1, d8
 800a206:	f7f6 fa57 	bl	80006b8 <__aeabi_d2lz>
 800a20a:	f7f6 fa0f 	bl	800062c <__aeabi_l2d>
 800a20e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a212:	ec41 0b17 	vmov	d7, r0, r1
 800a216:	ea43 0308 	orr.w	r3, r3, r8
 800a21a:	ea53 030a 	orrs.w	r3, r3, sl
 800a21e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800a222:	d03e      	beq.n	800a2a2 <_strtod_l+0xb5a>
 800a224:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a22c:	f53f ace2 	bmi.w	8009bf4 <_strtod_l+0x4ac>
 800a230:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a238:	dd9c      	ble.n	800a174 <_strtod_l+0xa2c>
 800a23a:	e4db      	b.n	8009bf4 <_strtod_l+0x4ac>
 800a23c:	9904      	ldr	r1, [sp, #16]
 800a23e:	b301      	cbz	r1, 800a282 <_strtod_l+0xb3a>
 800a240:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a242:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a246:	d81c      	bhi.n	800a282 <_strtod_l+0xb3a>
 800a248:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a2d0 <_strtod_l+0xb88>
 800a24c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a254:	d811      	bhi.n	800a27a <_strtod_l+0xb32>
 800a256:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800a25a:	ee18 3a10 	vmov	r3, s16
 800a25e:	2b01      	cmp	r3, #1
 800a260:	bf38      	it	cc
 800a262:	2301      	movcc	r3, #1
 800a264:	ee08 3a10 	vmov	s16, r3
 800a268:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800a26c:	f1ba 0f00 	cmp.w	sl, #0
 800a270:	d114      	bne.n	800a29c <_strtod_l+0xb54>
 800a272:	eeb1 7b48 	vneg.f64	d7, d8
 800a276:	ec53 2b17 	vmov	r2, r3, d7
 800a27a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a27c:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a280:	1a0b      	subs	r3, r1, r0
 800a282:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a286:	ec43 2b1c 	vmov	d12, r2, r3
 800a28a:	f001 fe09 	bl	800bea0 <__ulp>
 800a28e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a292:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a296:	ec59 8b17 	vmov	r8, r9, d7
 800a29a:	e7a8      	b.n	800a1ee <_strtod_l+0xaa6>
 800a29c:	ec53 2b18 	vmov	r2, r3, d8
 800a2a0:	e7eb      	b.n	800a27a <_strtod_l+0xb32>
 800a2a2:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2aa:	f57f af63 	bpl.w	800a174 <_strtod_l+0xa2c>
 800a2ae:	e4a1      	b.n	8009bf4 <_strtod_l+0x4ac>
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a2b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2b8:	6013      	str	r3, [r2, #0]
 800a2ba:	f7ff ba8d 	b.w	80097d8 <_strtod_l+0x90>
 800a2be:	2a65      	cmp	r2, #101	; 0x65
 800a2c0:	f43f ab89 	beq.w	80099d6 <_strtod_l+0x28e>
 800a2c4:	2a45      	cmp	r2, #69	; 0x45
 800a2c6:	f43f ab86 	beq.w	80099d6 <_strtod_l+0x28e>
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	f7ff bbbe 	b.w	8009a4c <_strtod_l+0x304>
 800a2d0:	ffc00000 	.word	0xffc00000
 800a2d4:	41dfffff 	.word	0x41dfffff
 800a2d8:	000fffff 	.word	0x000fffff
 800a2dc:	7ff00000 	.word	0x7ff00000
 800a2e0:	7fefffff 	.word	0x7fefffff
 800a2e4:	3ff00000 	.word	0x3ff00000
 800a2e8:	7c9fffff 	.word	0x7c9fffff
 800a2ec:	bff00000 	.word	0xbff00000
 800a2f0:	7fe00000 	.word	0x7fe00000

0800a2f4 <_strtod_r>:
 800a2f4:	4b01      	ldr	r3, [pc, #4]	; (800a2fc <_strtod_r+0x8>)
 800a2f6:	f7ff ba27 	b.w	8009748 <_strtod_l>
 800a2fa:	bf00      	nop
 800a2fc:	2000017c 	.word	0x2000017c

0800a300 <_strtol_l.isra.0>:
 800a300:	2b01      	cmp	r3, #1
 800a302:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a306:	d001      	beq.n	800a30c <_strtol_l.isra.0+0xc>
 800a308:	2b24      	cmp	r3, #36	; 0x24
 800a30a:	d906      	bls.n	800a31a <_strtol_l.isra.0+0x1a>
 800a30c:	f7fe fac4 	bl	8008898 <__errno>
 800a310:	2316      	movs	r3, #22
 800a312:	6003      	str	r3, [r0, #0]
 800a314:	2000      	movs	r0, #0
 800a316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a31a:	4f3a      	ldr	r7, [pc, #232]	; (800a404 <_strtol_l.isra.0+0x104>)
 800a31c:	468e      	mov	lr, r1
 800a31e:	4676      	mov	r6, lr
 800a320:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a324:	5de5      	ldrb	r5, [r4, r7]
 800a326:	f015 0508 	ands.w	r5, r5, #8
 800a32a:	d1f8      	bne.n	800a31e <_strtol_l.isra.0+0x1e>
 800a32c:	2c2d      	cmp	r4, #45	; 0x2d
 800a32e:	d134      	bne.n	800a39a <_strtol_l.isra.0+0x9a>
 800a330:	f89e 4000 	ldrb.w	r4, [lr]
 800a334:	f04f 0801 	mov.w	r8, #1
 800a338:	f106 0e02 	add.w	lr, r6, #2
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d05c      	beq.n	800a3fa <_strtol_l.isra.0+0xfa>
 800a340:	2b10      	cmp	r3, #16
 800a342:	d10c      	bne.n	800a35e <_strtol_l.isra.0+0x5e>
 800a344:	2c30      	cmp	r4, #48	; 0x30
 800a346:	d10a      	bne.n	800a35e <_strtol_l.isra.0+0x5e>
 800a348:	f89e 4000 	ldrb.w	r4, [lr]
 800a34c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a350:	2c58      	cmp	r4, #88	; 0x58
 800a352:	d14d      	bne.n	800a3f0 <_strtol_l.isra.0+0xf0>
 800a354:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a358:	2310      	movs	r3, #16
 800a35a:	f10e 0e02 	add.w	lr, lr, #2
 800a35e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a362:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a366:	2600      	movs	r6, #0
 800a368:	fbbc f9f3 	udiv	r9, ip, r3
 800a36c:	4635      	mov	r5, r6
 800a36e:	fb03 ca19 	mls	sl, r3, r9, ip
 800a372:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a376:	2f09      	cmp	r7, #9
 800a378:	d818      	bhi.n	800a3ac <_strtol_l.isra.0+0xac>
 800a37a:	463c      	mov	r4, r7
 800a37c:	42a3      	cmp	r3, r4
 800a37e:	dd24      	ble.n	800a3ca <_strtol_l.isra.0+0xca>
 800a380:	2e00      	cmp	r6, #0
 800a382:	db1f      	blt.n	800a3c4 <_strtol_l.isra.0+0xc4>
 800a384:	45a9      	cmp	r9, r5
 800a386:	d31d      	bcc.n	800a3c4 <_strtol_l.isra.0+0xc4>
 800a388:	d101      	bne.n	800a38e <_strtol_l.isra.0+0x8e>
 800a38a:	45a2      	cmp	sl, r4
 800a38c:	db1a      	blt.n	800a3c4 <_strtol_l.isra.0+0xc4>
 800a38e:	fb05 4503 	mla	r5, r5, r3, r4
 800a392:	2601      	movs	r6, #1
 800a394:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a398:	e7eb      	b.n	800a372 <_strtol_l.isra.0+0x72>
 800a39a:	2c2b      	cmp	r4, #43	; 0x2b
 800a39c:	bf08      	it	eq
 800a39e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a3a2:	46a8      	mov	r8, r5
 800a3a4:	bf08      	it	eq
 800a3a6:	f106 0e02 	addeq.w	lr, r6, #2
 800a3aa:	e7c7      	b.n	800a33c <_strtol_l.isra.0+0x3c>
 800a3ac:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a3b0:	2f19      	cmp	r7, #25
 800a3b2:	d801      	bhi.n	800a3b8 <_strtol_l.isra.0+0xb8>
 800a3b4:	3c37      	subs	r4, #55	; 0x37
 800a3b6:	e7e1      	b.n	800a37c <_strtol_l.isra.0+0x7c>
 800a3b8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a3bc:	2f19      	cmp	r7, #25
 800a3be:	d804      	bhi.n	800a3ca <_strtol_l.isra.0+0xca>
 800a3c0:	3c57      	subs	r4, #87	; 0x57
 800a3c2:	e7db      	b.n	800a37c <_strtol_l.isra.0+0x7c>
 800a3c4:	f04f 36ff 	mov.w	r6, #4294967295
 800a3c8:	e7e4      	b.n	800a394 <_strtol_l.isra.0+0x94>
 800a3ca:	2e00      	cmp	r6, #0
 800a3cc:	da05      	bge.n	800a3da <_strtol_l.isra.0+0xda>
 800a3ce:	2322      	movs	r3, #34	; 0x22
 800a3d0:	6003      	str	r3, [r0, #0]
 800a3d2:	4665      	mov	r5, ip
 800a3d4:	b942      	cbnz	r2, 800a3e8 <_strtol_l.isra.0+0xe8>
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	e79d      	b.n	800a316 <_strtol_l.isra.0+0x16>
 800a3da:	f1b8 0f00 	cmp.w	r8, #0
 800a3de:	d000      	beq.n	800a3e2 <_strtol_l.isra.0+0xe2>
 800a3e0:	426d      	negs	r5, r5
 800a3e2:	2a00      	cmp	r2, #0
 800a3e4:	d0f7      	beq.n	800a3d6 <_strtol_l.isra.0+0xd6>
 800a3e6:	b10e      	cbz	r6, 800a3ec <_strtol_l.isra.0+0xec>
 800a3e8:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a3ec:	6011      	str	r1, [r2, #0]
 800a3ee:	e7f2      	b.n	800a3d6 <_strtol_l.isra.0+0xd6>
 800a3f0:	2430      	movs	r4, #48	; 0x30
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d1b3      	bne.n	800a35e <_strtol_l.isra.0+0x5e>
 800a3f6:	2308      	movs	r3, #8
 800a3f8:	e7b1      	b.n	800a35e <_strtol_l.isra.0+0x5e>
 800a3fa:	2c30      	cmp	r4, #48	; 0x30
 800a3fc:	d0a4      	beq.n	800a348 <_strtol_l.isra.0+0x48>
 800a3fe:	230a      	movs	r3, #10
 800a400:	e7ad      	b.n	800a35e <_strtol_l.isra.0+0x5e>
 800a402:	bf00      	nop
 800a404:	0800e569 	.word	0x0800e569

0800a408 <_strtol_r>:
 800a408:	f7ff bf7a 	b.w	800a300 <_strtol_l.isra.0>

0800a40c <_write_r>:
 800a40c:	b538      	push	{r3, r4, r5, lr}
 800a40e:	4d07      	ldr	r5, [pc, #28]	; (800a42c <_write_r+0x20>)
 800a410:	4604      	mov	r4, r0
 800a412:	4608      	mov	r0, r1
 800a414:	4611      	mov	r1, r2
 800a416:	2200      	movs	r2, #0
 800a418:	602a      	str	r2, [r5, #0]
 800a41a:	461a      	mov	r2, r3
 800a41c:	f7f8 fbdf 	bl	8002bde <_write>
 800a420:	1c43      	adds	r3, r0, #1
 800a422:	d102      	bne.n	800a42a <_write_r+0x1e>
 800a424:	682b      	ldr	r3, [r5, #0]
 800a426:	b103      	cbz	r3, 800a42a <_write_r+0x1e>
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	bd38      	pop	{r3, r4, r5, pc}
 800a42c:	200187bc 	.word	0x200187bc

0800a430 <_close_r>:
 800a430:	b538      	push	{r3, r4, r5, lr}
 800a432:	4d06      	ldr	r5, [pc, #24]	; (800a44c <_close_r+0x1c>)
 800a434:	2300      	movs	r3, #0
 800a436:	4604      	mov	r4, r0
 800a438:	4608      	mov	r0, r1
 800a43a:	602b      	str	r3, [r5, #0]
 800a43c:	f7f8 fbeb 	bl	8002c16 <_close>
 800a440:	1c43      	adds	r3, r0, #1
 800a442:	d102      	bne.n	800a44a <_close_r+0x1a>
 800a444:	682b      	ldr	r3, [r5, #0]
 800a446:	b103      	cbz	r3, 800a44a <_close_r+0x1a>
 800a448:	6023      	str	r3, [r4, #0]
 800a44a:	bd38      	pop	{r3, r4, r5, pc}
 800a44c:	200187bc 	.word	0x200187bc

0800a450 <quorem>:
 800a450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a454:	6903      	ldr	r3, [r0, #16]
 800a456:	690c      	ldr	r4, [r1, #16]
 800a458:	42a3      	cmp	r3, r4
 800a45a:	4607      	mov	r7, r0
 800a45c:	f2c0 8081 	blt.w	800a562 <quorem+0x112>
 800a460:	3c01      	subs	r4, #1
 800a462:	f101 0814 	add.w	r8, r1, #20
 800a466:	f100 0514 	add.w	r5, r0, #20
 800a46a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a46e:	9301      	str	r3, [sp, #4]
 800a470:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a474:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a478:	3301      	adds	r3, #1
 800a47a:	429a      	cmp	r2, r3
 800a47c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a480:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a484:	fbb2 f6f3 	udiv	r6, r2, r3
 800a488:	d331      	bcc.n	800a4ee <quorem+0x9e>
 800a48a:	f04f 0e00 	mov.w	lr, #0
 800a48e:	4640      	mov	r0, r8
 800a490:	46ac      	mov	ip, r5
 800a492:	46f2      	mov	sl, lr
 800a494:	f850 2b04 	ldr.w	r2, [r0], #4
 800a498:	b293      	uxth	r3, r2
 800a49a:	fb06 e303 	mla	r3, r6, r3, lr
 800a49e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a4a8:	0c12      	lsrs	r2, r2, #16
 800a4aa:	f8dc a000 	ldr.w	sl, [ip]
 800a4ae:	fb06 e202 	mla	r2, r6, r2, lr
 800a4b2:	fa13 f38a 	uxtah	r3, r3, sl
 800a4b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a4ba:	fa1f fa82 	uxth.w	sl, r2
 800a4be:	f8dc 2000 	ldr.w	r2, [ip]
 800a4c2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a4c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4ca:	b29b      	uxth	r3, r3
 800a4cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4d0:	4581      	cmp	r9, r0
 800a4d2:	f84c 3b04 	str.w	r3, [ip], #4
 800a4d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a4da:	d2db      	bcs.n	800a494 <quorem+0x44>
 800a4dc:	f855 300b 	ldr.w	r3, [r5, fp]
 800a4e0:	b92b      	cbnz	r3, 800a4ee <quorem+0x9e>
 800a4e2:	9b01      	ldr	r3, [sp, #4]
 800a4e4:	3b04      	subs	r3, #4
 800a4e6:	429d      	cmp	r5, r3
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	d32e      	bcc.n	800a54a <quorem+0xfa>
 800a4ec:	613c      	str	r4, [r7, #16]
 800a4ee:	4638      	mov	r0, r7
 800a4f0:	f001 fc32 	bl	800bd58 <__mcmp>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	db24      	blt.n	800a542 <quorem+0xf2>
 800a4f8:	3601      	adds	r6, #1
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	f04f 0c00 	mov.w	ip, #0
 800a500:	f858 2b04 	ldr.w	r2, [r8], #4
 800a504:	f8d0 e000 	ldr.w	lr, [r0]
 800a508:	b293      	uxth	r3, r2
 800a50a:	ebac 0303 	sub.w	r3, ip, r3
 800a50e:	0c12      	lsrs	r2, r2, #16
 800a510:	fa13 f38e 	uxtah	r3, r3, lr
 800a514:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a518:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a522:	45c1      	cmp	r9, r8
 800a524:	f840 3b04 	str.w	r3, [r0], #4
 800a528:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a52c:	d2e8      	bcs.n	800a500 <quorem+0xb0>
 800a52e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a532:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a536:	b922      	cbnz	r2, 800a542 <quorem+0xf2>
 800a538:	3b04      	subs	r3, #4
 800a53a:	429d      	cmp	r5, r3
 800a53c:	461a      	mov	r2, r3
 800a53e:	d30a      	bcc.n	800a556 <quorem+0x106>
 800a540:	613c      	str	r4, [r7, #16]
 800a542:	4630      	mov	r0, r6
 800a544:	b003      	add	sp, #12
 800a546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54a:	6812      	ldr	r2, [r2, #0]
 800a54c:	3b04      	subs	r3, #4
 800a54e:	2a00      	cmp	r2, #0
 800a550:	d1cc      	bne.n	800a4ec <quorem+0x9c>
 800a552:	3c01      	subs	r4, #1
 800a554:	e7c7      	b.n	800a4e6 <quorem+0x96>
 800a556:	6812      	ldr	r2, [r2, #0]
 800a558:	3b04      	subs	r3, #4
 800a55a:	2a00      	cmp	r2, #0
 800a55c:	d1f0      	bne.n	800a540 <quorem+0xf0>
 800a55e:	3c01      	subs	r4, #1
 800a560:	e7eb      	b.n	800a53a <quorem+0xea>
 800a562:	2000      	movs	r0, #0
 800a564:	e7ee      	b.n	800a544 <quorem+0xf4>
	...

0800a568 <_dtoa_r>:
 800a568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56c:	ec59 8b10 	vmov	r8, r9, d0
 800a570:	b095      	sub	sp, #84	; 0x54
 800a572:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a574:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a576:	9107      	str	r1, [sp, #28]
 800a578:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a57c:	4606      	mov	r6, r0
 800a57e:	9209      	str	r2, [sp, #36]	; 0x24
 800a580:	9310      	str	r3, [sp, #64]	; 0x40
 800a582:	b975      	cbnz	r5, 800a5a2 <_dtoa_r+0x3a>
 800a584:	2010      	movs	r0, #16
 800a586:	f001 f8f7 	bl	800b778 <malloc>
 800a58a:	4602      	mov	r2, r0
 800a58c:	6270      	str	r0, [r6, #36]	; 0x24
 800a58e:	b920      	cbnz	r0, 800a59a <_dtoa_r+0x32>
 800a590:	4bab      	ldr	r3, [pc, #684]	; (800a840 <_dtoa_r+0x2d8>)
 800a592:	21ea      	movs	r1, #234	; 0xea
 800a594:	48ab      	ldr	r0, [pc, #684]	; (800a844 <_dtoa_r+0x2dc>)
 800a596:	f002 fc33 	bl	800ce00 <__assert_func>
 800a59a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a59e:	6005      	str	r5, [r0, #0]
 800a5a0:	60c5      	str	r5, [r0, #12]
 800a5a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a5a4:	6819      	ldr	r1, [r3, #0]
 800a5a6:	b151      	cbz	r1, 800a5be <_dtoa_r+0x56>
 800a5a8:	685a      	ldr	r2, [r3, #4]
 800a5aa:	604a      	str	r2, [r1, #4]
 800a5ac:	2301      	movs	r3, #1
 800a5ae:	4093      	lsls	r3, r2
 800a5b0:	608b      	str	r3, [r1, #8]
 800a5b2:	4630      	mov	r0, r6
 800a5b4:	f001 f948 	bl	800b848 <_Bfree>
 800a5b8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	601a      	str	r2, [r3, #0]
 800a5be:	f1b9 0300 	subs.w	r3, r9, #0
 800a5c2:	bfbb      	ittet	lt
 800a5c4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a5c8:	9303      	strlt	r3, [sp, #12]
 800a5ca:	2300      	movge	r3, #0
 800a5cc:	2201      	movlt	r2, #1
 800a5ce:	bfac      	ite	ge
 800a5d0:	6023      	strge	r3, [r4, #0]
 800a5d2:	6022      	strlt	r2, [r4, #0]
 800a5d4:	4b9c      	ldr	r3, [pc, #624]	; (800a848 <_dtoa_r+0x2e0>)
 800a5d6:	9c03      	ldr	r4, [sp, #12]
 800a5d8:	43a3      	bics	r3, r4
 800a5da:	d11a      	bne.n	800a612 <_dtoa_r+0xaa>
 800a5dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5de:	f242 730f 	movw	r3, #9999	; 0x270f
 800a5e2:	6013      	str	r3, [r2, #0]
 800a5e4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a5e8:	ea53 0308 	orrs.w	r3, r3, r8
 800a5ec:	f000 8512 	beq.w	800b014 <_dtoa_r+0xaac>
 800a5f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a5f2:	b953      	cbnz	r3, 800a60a <_dtoa_r+0xa2>
 800a5f4:	4b95      	ldr	r3, [pc, #596]	; (800a84c <_dtoa_r+0x2e4>)
 800a5f6:	e01f      	b.n	800a638 <_dtoa_r+0xd0>
 800a5f8:	4b95      	ldr	r3, [pc, #596]	; (800a850 <_dtoa_r+0x2e8>)
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a600:	6013      	str	r3, [r2, #0]
 800a602:	9800      	ldr	r0, [sp, #0]
 800a604:	b015      	add	sp, #84	; 0x54
 800a606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a60a:	4b90      	ldr	r3, [pc, #576]	; (800a84c <_dtoa_r+0x2e4>)
 800a60c:	9300      	str	r3, [sp, #0]
 800a60e:	3303      	adds	r3, #3
 800a610:	e7f5      	b.n	800a5fe <_dtoa_r+0x96>
 800a612:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a616:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a61a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a61e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a622:	d10b      	bne.n	800a63c <_dtoa_r+0xd4>
 800a624:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a626:	2301      	movs	r3, #1
 800a628:	6013      	str	r3, [r2, #0]
 800a62a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f000 84ee 	beq.w	800b00e <_dtoa_r+0xaa6>
 800a632:	4888      	ldr	r0, [pc, #544]	; (800a854 <_dtoa_r+0x2ec>)
 800a634:	6018      	str	r0, [r3, #0]
 800a636:	1e43      	subs	r3, r0, #1
 800a638:	9300      	str	r3, [sp, #0]
 800a63a:	e7e2      	b.n	800a602 <_dtoa_r+0x9a>
 800a63c:	a913      	add	r1, sp, #76	; 0x4c
 800a63e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a642:	aa12      	add	r2, sp, #72	; 0x48
 800a644:	4630      	mov	r0, r6
 800a646:	f001 fca7 	bl	800bf98 <__d2b>
 800a64a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a64e:	4605      	mov	r5, r0
 800a650:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a652:	2900      	cmp	r1, #0
 800a654:	d047      	beq.n	800a6e6 <_dtoa_r+0x17e>
 800a656:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a658:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a65c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a660:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a664:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a668:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a66c:	2400      	movs	r4, #0
 800a66e:	ec43 2b16 	vmov	d6, r2, r3
 800a672:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a676:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a828 <_dtoa_r+0x2c0>
 800a67a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a67e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a830 <_dtoa_r+0x2c8>
 800a682:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a686:	eeb0 7b46 	vmov.f64	d7, d6
 800a68a:	ee06 1a90 	vmov	s13, r1
 800a68e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a692:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a838 <_dtoa_r+0x2d0>
 800a696:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a69a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a69e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a6a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6a6:	ee16 ba90 	vmov	fp, s13
 800a6aa:	9411      	str	r4, [sp, #68]	; 0x44
 800a6ac:	d508      	bpl.n	800a6c0 <_dtoa_r+0x158>
 800a6ae:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a6b2:	eeb4 6b47 	vcmp.f64	d6, d7
 800a6b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6ba:	bf18      	it	ne
 800a6bc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a6c0:	f1bb 0f16 	cmp.w	fp, #22
 800a6c4:	d832      	bhi.n	800a72c <_dtoa_r+0x1c4>
 800a6c6:	4b64      	ldr	r3, [pc, #400]	; (800a858 <_dtoa_r+0x2f0>)
 800a6c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6cc:	ed93 7b00 	vldr	d7, [r3]
 800a6d0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a6d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6dc:	d501      	bpl.n	800a6e2 <_dtoa_r+0x17a>
 800a6de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	e023      	b.n	800a72e <_dtoa_r+0x1c6>
 800a6e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a6e8:	4401      	add	r1, r0
 800a6ea:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a6ee:	2b20      	cmp	r3, #32
 800a6f0:	bfc3      	ittte	gt
 800a6f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a6f6:	fa04 f303 	lslgt.w	r3, r4, r3
 800a6fa:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a6fe:	f1c3 0320 	rsble	r3, r3, #32
 800a702:	bfc6      	itte	gt
 800a704:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a708:	ea43 0308 	orrgt.w	r3, r3, r8
 800a70c:	fa08 f303 	lslle.w	r3, r8, r3
 800a710:	ee07 3a90 	vmov	s15, r3
 800a714:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a718:	3901      	subs	r1, #1
 800a71a:	ed8d 7b00 	vstr	d7, [sp]
 800a71e:	9c01      	ldr	r4, [sp, #4]
 800a720:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a724:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a728:	2401      	movs	r4, #1
 800a72a:	e7a0      	b.n	800a66e <_dtoa_r+0x106>
 800a72c:	2301      	movs	r3, #1
 800a72e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a730:	1a43      	subs	r3, r0, r1
 800a732:	1e5a      	subs	r2, r3, #1
 800a734:	bf45      	ittet	mi
 800a736:	f1c3 0301 	rsbmi	r3, r3, #1
 800a73a:	9305      	strmi	r3, [sp, #20]
 800a73c:	2300      	movpl	r3, #0
 800a73e:	2300      	movmi	r3, #0
 800a740:	9206      	str	r2, [sp, #24]
 800a742:	bf54      	ite	pl
 800a744:	9305      	strpl	r3, [sp, #20]
 800a746:	9306      	strmi	r3, [sp, #24]
 800a748:	f1bb 0f00 	cmp.w	fp, #0
 800a74c:	db18      	blt.n	800a780 <_dtoa_r+0x218>
 800a74e:	9b06      	ldr	r3, [sp, #24]
 800a750:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a754:	445b      	add	r3, fp
 800a756:	9306      	str	r3, [sp, #24]
 800a758:	2300      	movs	r3, #0
 800a75a:	9a07      	ldr	r2, [sp, #28]
 800a75c:	2a09      	cmp	r2, #9
 800a75e:	d849      	bhi.n	800a7f4 <_dtoa_r+0x28c>
 800a760:	2a05      	cmp	r2, #5
 800a762:	bfc4      	itt	gt
 800a764:	3a04      	subgt	r2, #4
 800a766:	9207      	strgt	r2, [sp, #28]
 800a768:	9a07      	ldr	r2, [sp, #28]
 800a76a:	f1a2 0202 	sub.w	r2, r2, #2
 800a76e:	bfcc      	ite	gt
 800a770:	2400      	movgt	r4, #0
 800a772:	2401      	movle	r4, #1
 800a774:	2a03      	cmp	r2, #3
 800a776:	d848      	bhi.n	800a80a <_dtoa_r+0x2a2>
 800a778:	e8df f002 	tbb	[pc, r2]
 800a77c:	3a2c2e0b 	.word	0x3a2c2e0b
 800a780:	9b05      	ldr	r3, [sp, #20]
 800a782:	2200      	movs	r2, #0
 800a784:	eba3 030b 	sub.w	r3, r3, fp
 800a788:	9305      	str	r3, [sp, #20]
 800a78a:	920e      	str	r2, [sp, #56]	; 0x38
 800a78c:	f1cb 0300 	rsb	r3, fp, #0
 800a790:	e7e3      	b.n	800a75a <_dtoa_r+0x1f2>
 800a792:	2200      	movs	r2, #0
 800a794:	9208      	str	r2, [sp, #32]
 800a796:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a798:	2a00      	cmp	r2, #0
 800a79a:	dc39      	bgt.n	800a810 <_dtoa_r+0x2a8>
 800a79c:	f04f 0a01 	mov.w	sl, #1
 800a7a0:	46d1      	mov	r9, sl
 800a7a2:	4652      	mov	r2, sl
 800a7a4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a7a8:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a7aa:	2100      	movs	r1, #0
 800a7ac:	6079      	str	r1, [r7, #4]
 800a7ae:	2004      	movs	r0, #4
 800a7b0:	f100 0c14 	add.w	ip, r0, #20
 800a7b4:	4594      	cmp	ip, r2
 800a7b6:	6879      	ldr	r1, [r7, #4]
 800a7b8:	d92f      	bls.n	800a81a <_dtoa_r+0x2b2>
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	930c      	str	r3, [sp, #48]	; 0x30
 800a7be:	f001 f803 	bl	800b7c8 <_Balloc>
 800a7c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7c4:	9000      	str	r0, [sp, #0]
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	d149      	bne.n	800a860 <_dtoa_r+0x2f8>
 800a7cc:	4b23      	ldr	r3, [pc, #140]	; (800a85c <_dtoa_r+0x2f4>)
 800a7ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a7d2:	e6df      	b.n	800a594 <_dtoa_r+0x2c>
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	e7dd      	b.n	800a794 <_dtoa_r+0x22c>
 800a7d8:	2200      	movs	r2, #0
 800a7da:	9208      	str	r2, [sp, #32]
 800a7dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7de:	eb0b 0a02 	add.w	sl, fp, r2
 800a7e2:	f10a 0901 	add.w	r9, sl, #1
 800a7e6:	464a      	mov	r2, r9
 800a7e8:	2a01      	cmp	r2, #1
 800a7ea:	bfb8      	it	lt
 800a7ec:	2201      	movlt	r2, #1
 800a7ee:	e7db      	b.n	800a7a8 <_dtoa_r+0x240>
 800a7f0:	2201      	movs	r2, #1
 800a7f2:	e7f2      	b.n	800a7da <_dtoa_r+0x272>
 800a7f4:	2401      	movs	r4, #1
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a7fc:	f04f 3aff 	mov.w	sl, #4294967295
 800a800:	2100      	movs	r1, #0
 800a802:	46d1      	mov	r9, sl
 800a804:	2212      	movs	r2, #18
 800a806:	9109      	str	r1, [sp, #36]	; 0x24
 800a808:	e7ce      	b.n	800a7a8 <_dtoa_r+0x240>
 800a80a:	2201      	movs	r2, #1
 800a80c:	9208      	str	r2, [sp, #32]
 800a80e:	e7f5      	b.n	800a7fc <_dtoa_r+0x294>
 800a810:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a814:	46d1      	mov	r9, sl
 800a816:	4652      	mov	r2, sl
 800a818:	e7c6      	b.n	800a7a8 <_dtoa_r+0x240>
 800a81a:	3101      	adds	r1, #1
 800a81c:	6079      	str	r1, [r7, #4]
 800a81e:	0040      	lsls	r0, r0, #1
 800a820:	e7c6      	b.n	800a7b0 <_dtoa_r+0x248>
 800a822:	bf00      	nop
 800a824:	f3af 8000 	nop.w
 800a828:	636f4361 	.word	0x636f4361
 800a82c:	3fd287a7 	.word	0x3fd287a7
 800a830:	8b60c8b3 	.word	0x8b60c8b3
 800a834:	3fc68a28 	.word	0x3fc68a28
 800a838:	509f79fb 	.word	0x509f79fb
 800a83c:	3fd34413 	.word	0x3fd34413
 800a840:	0800e676 	.word	0x0800e676
 800a844:	0800e68d 	.word	0x0800e68d
 800a848:	7ff00000 	.word	0x7ff00000
 800a84c:	0800e672 	.word	0x0800e672
 800a850:	0800e669 	.word	0x0800e669
 800a854:	0800e8f2 	.word	0x0800e8f2
 800a858:	0800e808 	.word	0x0800e808
 800a85c:	0800e6ec 	.word	0x0800e6ec
 800a860:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a862:	9900      	ldr	r1, [sp, #0]
 800a864:	6011      	str	r1, [r2, #0]
 800a866:	f1b9 0f0e 	cmp.w	r9, #14
 800a86a:	d872      	bhi.n	800a952 <_dtoa_r+0x3ea>
 800a86c:	2c00      	cmp	r4, #0
 800a86e:	d070      	beq.n	800a952 <_dtoa_r+0x3ea>
 800a870:	f1bb 0f00 	cmp.w	fp, #0
 800a874:	f340 80a6 	ble.w	800a9c4 <_dtoa_r+0x45c>
 800a878:	49ca      	ldr	r1, [pc, #808]	; (800aba4 <_dtoa_r+0x63c>)
 800a87a:	f00b 020f 	and.w	r2, fp, #15
 800a87e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a882:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a886:	ed92 7b00 	vldr	d7, [r2]
 800a88a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a88e:	f000 808d 	beq.w	800a9ac <_dtoa_r+0x444>
 800a892:	4ac5      	ldr	r2, [pc, #788]	; (800aba8 <_dtoa_r+0x640>)
 800a894:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a898:	ed92 6b08 	vldr	d6, [r2, #32]
 800a89c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a8a0:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a8a4:	f001 010f 	and.w	r1, r1, #15
 800a8a8:	2203      	movs	r2, #3
 800a8aa:	48bf      	ldr	r0, [pc, #764]	; (800aba8 <_dtoa_r+0x640>)
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	d17f      	bne.n	800a9b0 <_dtoa_r+0x448>
 800a8b0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a8b4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a8b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a8bc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a8be:	2900      	cmp	r1, #0
 800a8c0:	f000 80b2 	beq.w	800aa28 <_dtoa_r+0x4c0>
 800a8c4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a8c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8cc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a8d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8d4:	f140 80a8 	bpl.w	800aa28 <_dtoa_r+0x4c0>
 800a8d8:	f1b9 0f00 	cmp.w	r9, #0
 800a8dc:	f000 80a4 	beq.w	800aa28 <_dtoa_r+0x4c0>
 800a8e0:	f1ba 0f00 	cmp.w	sl, #0
 800a8e4:	dd31      	ble.n	800a94a <_dtoa_r+0x3e2>
 800a8e6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a8ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a8ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a8f2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a8f6:	3201      	adds	r2, #1
 800a8f8:	4650      	mov	r0, sl
 800a8fa:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a8fe:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a902:	ee07 2a90 	vmov	s15, r2
 800a906:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a90a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a90e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a912:	9c03      	ldr	r4, [sp, #12]
 800a914:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a918:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a91c:	2800      	cmp	r0, #0
 800a91e:	f040 8086 	bne.w	800aa2e <_dtoa_r+0x4c6>
 800a922:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a926:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a92a:	ec42 1b17 	vmov	d7, r1, r2
 800a92e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a936:	f300 8272 	bgt.w	800ae1e <_dtoa_r+0x8b6>
 800a93a:	eeb1 7b47 	vneg.f64	d7, d7
 800a93e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a946:	f100 8267 	bmi.w	800ae18 <_dtoa_r+0x8b0>
 800a94a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a94e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a952:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a954:	2a00      	cmp	r2, #0
 800a956:	f2c0 8129 	blt.w	800abac <_dtoa_r+0x644>
 800a95a:	f1bb 0f0e 	cmp.w	fp, #14
 800a95e:	f300 8125 	bgt.w	800abac <_dtoa_r+0x644>
 800a962:	4b90      	ldr	r3, [pc, #576]	; (800aba4 <_dtoa_r+0x63c>)
 800a964:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a968:	ed93 6b00 	vldr	d6, [r3]
 800a96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f280 80c3 	bge.w	800aafa <_dtoa_r+0x592>
 800a974:	f1b9 0f00 	cmp.w	r9, #0
 800a978:	f300 80bf 	bgt.w	800aafa <_dtoa_r+0x592>
 800a97c:	f040 824c 	bne.w	800ae18 <_dtoa_r+0x8b0>
 800a980:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a984:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a988:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a98c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a994:	464c      	mov	r4, r9
 800a996:	464f      	mov	r7, r9
 800a998:	f280 8222 	bge.w	800ade0 <_dtoa_r+0x878>
 800a99c:	f8dd 8000 	ldr.w	r8, [sp]
 800a9a0:	2331      	movs	r3, #49	; 0x31
 800a9a2:	f808 3b01 	strb.w	r3, [r8], #1
 800a9a6:	f10b 0b01 	add.w	fp, fp, #1
 800a9aa:	e21e      	b.n	800adea <_dtoa_r+0x882>
 800a9ac:	2202      	movs	r2, #2
 800a9ae:	e77c      	b.n	800a8aa <_dtoa_r+0x342>
 800a9b0:	07cc      	lsls	r4, r1, #31
 800a9b2:	d504      	bpl.n	800a9be <_dtoa_r+0x456>
 800a9b4:	ed90 6b00 	vldr	d6, [r0]
 800a9b8:	3201      	adds	r2, #1
 800a9ba:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a9be:	1049      	asrs	r1, r1, #1
 800a9c0:	3008      	adds	r0, #8
 800a9c2:	e773      	b.n	800a8ac <_dtoa_r+0x344>
 800a9c4:	d02e      	beq.n	800aa24 <_dtoa_r+0x4bc>
 800a9c6:	f1cb 0100 	rsb	r1, fp, #0
 800a9ca:	4a76      	ldr	r2, [pc, #472]	; (800aba4 <_dtoa_r+0x63c>)
 800a9cc:	f001 000f 	and.w	r0, r1, #15
 800a9d0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a9d4:	ed92 7b00 	vldr	d7, [r2]
 800a9d8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a9dc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a9e0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a9e4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a9e8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a9ec:	486e      	ldr	r0, [pc, #440]	; (800aba8 <_dtoa_r+0x640>)
 800a9ee:	1109      	asrs	r1, r1, #4
 800a9f0:	2400      	movs	r4, #0
 800a9f2:	2202      	movs	r2, #2
 800a9f4:	b939      	cbnz	r1, 800aa06 <_dtoa_r+0x49e>
 800a9f6:	2c00      	cmp	r4, #0
 800a9f8:	f43f af60 	beq.w	800a8bc <_dtoa_r+0x354>
 800a9fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa04:	e75a      	b.n	800a8bc <_dtoa_r+0x354>
 800aa06:	07cf      	lsls	r7, r1, #31
 800aa08:	d509      	bpl.n	800aa1e <_dtoa_r+0x4b6>
 800aa0a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800aa0e:	ed90 7b00 	vldr	d7, [r0]
 800aa12:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aa16:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800aa1a:	3201      	adds	r2, #1
 800aa1c:	2401      	movs	r4, #1
 800aa1e:	1049      	asrs	r1, r1, #1
 800aa20:	3008      	adds	r0, #8
 800aa22:	e7e7      	b.n	800a9f4 <_dtoa_r+0x48c>
 800aa24:	2202      	movs	r2, #2
 800aa26:	e749      	b.n	800a8bc <_dtoa_r+0x354>
 800aa28:	465f      	mov	r7, fp
 800aa2a:	4648      	mov	r0, r9
 800aa2c:	e765      	b.n	800a8fa <_dtoa_r+0x392>
 800aa2e:	ec42 1b17 	vmov	d7, r1, r2
 800aa32:	4a5c      	ldr	r2, [pc, #368]	; (800aba4 <_dtoa_r+0x63c>)
 800aa34:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800aa38:	ed12 4b02 	vldr	d4, [r2, #-8]
 800aa3c:	9a00      	ldr	r2, [sp, #0]
 800aa3e:	1814      	adds	r4, r2, r0
 800aa40:	9a08      	ldr	r2, [sp, #32]
 800aa42:	b352      	cbz	r2, 800aa9a <_dtoa_r+0x532>
 800aa44:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800aa48:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800aa4c:	f8dd 8000 	ldr.w	r8, [sp]
 800aa50:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800aa54:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800aa58:	ee35 7b47 	vsub.f64	d7, d5, d7
 800aa5c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800aa60:	ee14 2a90 	vmov	r2, s9
 800aa64:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aa68:	3230      	adds	r2, #48	; 0x30
 800aa6a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aa6e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa76:	f808 2b01 	strb.w	r2, [r8], #1
 800aa7a:	d439      	bmi.n	800aaf0 <_dtoa_r+0x588>
 800aa7c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800aa80:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800aa84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa88:	d472      	bmi.n	800ab70 <_dtoa_r+0x608>
 800aa8a:	45a0      	cmp	r8, r4
 800aa8c:	f43f af5d 	beq.w	800a94a <_dtoa_r+0x3e2>
 800aa90:	ee27 7b03 	vmul.f64	d7, d7, d3
 800aa94:	ee26 6b03 	vmul.f64	d6, d6, d3
 800aa98:	e7e0      	b.n	800aa5c <_dtoa_r+0x4f4>
 800aa9a:	f8dd 8000 	ldr.w	r8, [sp]
 800aa9e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800aaa8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800aaac:	ee14 2a90 	vmov	r2, s9
 800aab0:	3230      	adds	r2, #48	; 0x30
 800aab2:	f808 2b01 	strb.w	r2, [r8], #1
 800aab6:	45a0      	cmp	r8, r4
 800aab8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aabc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aac0:	d118      	bne.n	800aaf4 <_dtoa_r+0x58c>
 800aac2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800aac6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800aaca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800aace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aad2:	dc4d      	bgt.n	800ab70 <_dtoa_r+0x608>
 800aad4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800aad8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aadc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aae0:	f57f af33 	bpl.w	800a94a <_dtoa_r+0x3e2>
 800aae4:	4688      	mov	r8, r1
 800aae6:	3901      	subs	r1, #1
 800aae8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800aaec:	2b30      	cmp	r3, #48	; 0x30
 800aaee:	d0f9      	beq.n	800aae4 <_dtoa_r+0x57c>
 800aaf0:	46bb      	mov	fp, r7
 800aaf2:	e02a      	b.n	800ab4a <_dtoa_r+0x5e2>
 800aaf4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800aaf8:	e7d6      	b.n	800aaa8 <_dtoa_r+0x540>
 800aafa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aafe:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800ab02:	f8dd 8000 	ldr.w	r8, [sp]
 800ab06:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ab0a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ab0e:	ee15 3a10 	vmov	r3, s10
 800ab12:	3330      	adds	r3, #48	; 0x30
 800ab14:	f808 3b01 	strb.w	r3, [r8], #1
 800ab18:	9b00      	ldr	r3, [sp, #0]
 800ab1a:	eba8 0303 	sub.w	r3, r8, r3
 800ab1e:	4599      	cmp	r9, r3
 800ab20:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ab24:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ab28:	d133      	bne.n	800ab92 <_dtoa_r+0x62a>
 800ab2a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ab2e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ab32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab36:	dc1a      	bgt.n	800ab6e <_dtoa_r+0x606>
 800ab38:	eeb4 7b46 	vcmp.f64	d7, d6
 800ab3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab40:	d103      	bne.n	800ab4a <_dtoa_r+0x5e2>
 800ab42:	ee15 3a10 	vmov	r3, s10
 800ab46:	07d9      	lsls	r1, r3, #31
 800ab48:	d411      	bmi.n	800ab6e <_dtoa_r+0x606>
 800ab4a:	4629      	mov	r1, r5
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f000 fe7b 	bl	800b848 <_Bfree>
 800ab52:	2300      	movs	r3, #0
 800ab54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab56:	f888 3000 	strb.w	r3, [r8]
 800ab5a:	f10b 0301 	add.w	r3, fp, #1
 800ab5e:	6013      	str	r3, [r2, #0]
 800ab60:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	f43f ad4d 	beq.w	800a602 <_dtoa_r+0x9a>
 800ab68:	f8c3 8000 	str.w	r8, [r3]
 800ab6c:	e549      	b.n	800a602 <_dtoa_r+0x9a>
 800ab6e:	465f      	mov	r7, fp
 800ab70:	4643      	mov	r3, r8
 800ab72:	4698      	mov	r8, r3
 800ab74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab78:	2a39      	cmp	r2, #57	; 0x39
 800ab7a:	d106      	bne.n	800ab8a <_dtoa_r+0x622>
 800ab7c:	9a00      	ldr	r2, [sp, #0]
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d1f7      	bne.n	800ab72 <_dtoa_r+0x60a>
 800ab82:	9900      	ldr	r1, [sp, #0]
 800ab84:	2230      	movs	r2, #48	; 0x30
 800ab86:	3701      	adds	r7, #1
 800ab88:	700a      	strb	r2, [r1, #0]
 800ab8a:	781a      	ldrb	r2, [r3, #0]
 800ab8c:	3201      	adds	r2, #1
 800ab8e:	701a      	strb	r2, [r3, #0]
 800ab90:	e7ae      	b.n	800aaf0 <_dtoa_r+0x588>
 800ab92:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ab96:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab9e:	d1b2      	bne.n	800ab06 <_dtoa_r+0x59e>
 800aba0:	e7d3      	b.n	800ab4a <_dtoa_r+0x5e2>
 800aba2:	bf00      	nop
 800aba4:	0800e808 	.word	0x0800e808
 800aba8:	0800e7e0 	.word	0x0800e7e0
 800abac:	9908      	ldr	r1, [sp, #32]
 800abae:	2900      	cmp	r1, #0
 800abb0:	f000 80d1 	beq.w	800ad56 <_dtoa_r+0x7ee>
 800abb4:	9907      	ldr	r1, [sp, #28]
 800abb6:	2901      	cmp	r1, #1
 800abb8:	f300 80b4 	bgt.w	800ad24 <_dtoa_r+0x7bc>
 800abbc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800abbe:	2900      	cmp	r1, #0
 800abc0:	f000 80ac 	beq.w	800ad1c <_dtoa_r+0x7b4>
 800abc4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800abc8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800abcc:	461c      	mov	r4, r3
 800abce:	930a      	str	r3, [sp, #40]	; 0x28
 800abd0:	9b05      	ldr	r3, [sp, #20]
 800abd2:	4413      	add	r3, r2
 800abd4:	9305      	str	r3, [sp, #20]
 800abd6:	9b06      	ldr	r3, [sp, #24]
 800abd8:	2101      	movs	r1, #1
 800abda:	4413      	add	r3, r2
 800abdc:	4630      	mov	r0, r6
 800abde:	9306      	str	r3, [sp, #24]
 800abe0:	f000 ff38 	bl	800ba54 <__i2b>
 800abe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abe6:	4607      	mov	r7, r0
 800abe8:	f1b8 0f00 	cmp.w	r8, #0
 800abec:	dd0d      	ble.n	800ac0a <_dtoa_r+0x6a2>
 800abee:	9a06      	ldr	r2, [sp, #24]
 800abf0:	2a00      	cmp	r2, #0
 800abf2:	dd0a      	ble.n	800ac0a <_dtoa_r+0x6a2>
 800abf4:	4542      	cmp	r2, r8
 800abf6:	9905      	ldr	r1, [sp, #20]
 800abf8:	bfa8      	it	ge
 800abfa:	4642      	movge	r2, r8
 800abfc:	1a89      	subs	r1, r1, r2
 800abfe:	9105      	str	r1, [sp, #20]
 800ac00:	9906      	ldr	r1, [sp, #24]
 800ac02:	eba8 0802 	sub.w	r8, r8, r2
 800ac06:	1a8a      	subs	r2, r1, r2
 800ac08:	9206      	str	r2, [sp, #24]
 800ac0a:	b303      	cbz	r3, 800ac4e <_dtoa_r+0x6e6>
 800ac0c:	9a08      	ldr	r2, [sp, #32]
 800ac0e:	2a00      	cmp	r2, #0
 800ac10:	f000 80a6 	beq.w	800ad60 <_dtoa_r+0x7f8>
 800ac14:	2c00      	cmp	r4, #0
 800ac16:	dd13      	ble.n	800ac40 <_dtoa_r+0x6d8>
 800ac18:	4639      	mov	r1, r7
 800ac1a:	4622      	mov	r2, r4
 800ac1c:	4630      	mov	r0, r6
 800ac1e:	930c      	str	r3, [sp, #48]	; 0x30
 800ac20:	f000 ffd4 	bl	800bbcc <__pow5mult>
 800ac24:	462a      	mov	r2, r5
 800ac26:	4601      	mov	r1, r0
 800ac28:	4607      	mov	r7, r0
 800ac2a:	4630      	mov	r0, r6
 800ac2c:	f000 ff28 	bl	800ba80 <__multiply>
 800ac30:	4629      	mov	r1, r5
 800ac32:	900a      	str	r0, [sp, #40]	; 0x28
 800ac34:	4630      	mov	r0, r6
 800ac36:	f000 fe07 	bl	800b848 <_Bfree>
 800ac3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac3e:	4615      	mov	r5, r2
 800ac40:	1b1a      	subs	r2, r3, r4
 800ac42:	d004      	beq.n	800ac4e <_dtoa_r+0x6e6>
 800ac44:	4629      	mov	r1, r5
 800ac46:	4630      	mov	r0, r6
 800ac48:	f000 ffc0 	bl	800bbcc <__pow5mult>
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	2101      	movs	r1, #1
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 feff 	bl	800ba54 <__i2b>
 800ac56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	f340 8082 	ble.w	800ad64 <_dtoa_r+0x7fc>
 800ac60:	461a      	mov	r2, r3
 800ac62:	4601      	mov	r1, r0
 800ac64:	4630      	mov	r0, r6
 800ac66:	f000 ffb1 	bl	800bbcc <__pow5mult>
 800ac6a:	9b07      	ldr	r3, [sp, #28]
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	4604      	mov	r4, r0
 800ac70:	dd7b      	ble.n	800ad6a <_dtoa_r+0x802>
 800ac72:	2300      	movs	r3, #0
 800ac74:	930a      	str	r3, [sp, #40]	; 0x28
 800ac76:	6922      	ldr	r2, [r4, #16]
 800ac78:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ac7c:	6910      	ldr	r0, [r2, #16]
 800ac7e:	f000 fe99 	bl	800b9b4 <__hi0bits>
 800ac82:	f1c0 0020 	rsb	r0, r0, #32
 800ac86:	9b06      	ldr	r3, [sp, #24]
 800ac88:	4418      	add	r0, r3
 800ac8a:	f010 001f 	ands.w	r0, r0, #31
 800ac8e:	f000 808d 	beq.w	800adac <_dtoa_r+0x844>
 800ac92:	f1c0 0220 	rsb	r2, r0, #32
 800ac96:	2a04      	cmp	r2, #4
 800ac98:	f340 8086 	ble.w	800ada8 <_dtoa_r+0x840>
 800ac9c:	f1c0 001c 	rsb	r0, r0, #28
 800aca0:	9b05      	ldr	r3, [sp, #20]
 800aca2:	4403      	add	r3, r0
 800aca4:	9305      	str	r3, [sp, #20]
 800aca6:	9b06      	ldr	r3, [sp, #24]
 800aca8:	4403      	add	r3, r0
 800acaa:	4480      	add	r8, r0
 800acac:	9306      	str	r3, [sp, #24]
 800acae:	9b05      	ldr	r3, [sp, #20]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	dd05      	ble.n	800acc0 <_dtoa_r+0x758>
 800acb4:	4629      	mov	r1, r5
 800acb6:	461a      	mov	r2, r3
 800acb8:	4630      	mov	r0, r6
 800acba:	f000 ffe1 	bl	800bc80 <__lshift>
 800acbe:	4605      	mov	r5, r0
 800acc0:	9b06      	ldr	r3, [sp, #24]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	dd05      	ble.n	800acd2 <_dtoa_r+0x76a>
 800acc6:	4621      	mov	r1, r4
 800acc8:	461a      	mov	r2, r3
 800acca:	4630      	mov	r0, r6
 800accc:	f000 ffd8 	bl	800bc80 <__lshift>
 800acd0:	4604      	mov	r4, r0
 800acd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d06b      	beq.n	800adb0 <_dtoa_r+0x848>
 800acd8:	4621      	mov	r1, r4
 800acda:	4628      	mov	r0, r5
 800acdc:	f001 f83c 	bl	800bd58 <__mcmp>
 800ace0:	2800      	cmp	r0, #0
 800ace2:	da65      	bge.n	800adb0 <_dtoa_r+0x848>
 800ace4:	2300      	movs	r3, #0
 800ace6:	4629      	mov	r1, r5
 800ace8:	220a      	movs	r2, #10
 800acea:	4630      	mov	r0, r6
 800acec:	f000 fdce 	bl	800b88c <__multadd>
 800acf0:	9b08      	ldr	r3, [sp, #32]
 800acf2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800acf6:	4605      	mov	r5, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	f000 8192 	beq.w	800b022 <_dtoa_r+0xaba>
 800acfe:	4639      	mov	r1, r7
 800ad00:	2300      	movs	r3, #0
 800ad02:	220a      	movs	r2, #10
 800ad04:	4630      	mov	r0, r6
 800ad06:	f000 fdc1 	bl	800b88c <__multadd>
 800ad0a:	f1ba 0f00 	cmp.w	sl, #0
 800ad0e:	4607      	mov	r7, r0
 800ad10:	f300 808e 	bgt.w	800ae30 <_dtoa_r+0x8c8>
 800ad14:	9b07      	ldr	r3, [sp, #28]
 800ad16:	2b02      	cmp	r3, #2
 800ad18:	dc51      	bgt.n	800adbe <_dtoa_r+0x856>
 800ad1a:	e089      	b.n	800ae30 <_dtoa_r+0x8c8>
 800ad1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ad1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ad22:	e751      	b.n	800abc8 <_dtoa_r+0x660>
 800ad24:	f109 34ff 	add.w	r4, r9, #4294967295
 800ad28:	42a3      	cmp	r3, r4
 800ad2a:	bfbf      	itttt	lt
 800ad2c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800ad2e:	1ae3      	sublt	r3, r4, r3
 800ad30:	18d2      	addlt	r2, r2, r3
 800ad32:	4613      	movlt	r3, r2
 800ad34:	bfb7      	itett	lt
 800ad36:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ad38:	1b1c      	subge	r4, r3, r4
 800ad3a:	4623      	movlt	r3, r4
 800ad3c:	2400      	movlt	r4, #0
 800ad3e:	f1b9 0f00 	cmp.w	r9, #0
 800ad42:	bfb5      	itete	lt
 800ad44:	9a05      	ldrlt	r2, [sp, #20]
 800ad46:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800ad4a:	eba2 0809 	sublt.w	r8, r2, r9
 800ad4e:	464a      	movge	r2, r9
 800ad50:	bfb8      	it	lt
 800ad52:	2200      	movlt	r2, #0
 800ad54:	e73b      	b.n	800abce <_dtoa_r+0x666>
 800ad56:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ad5a:	9f08      	ldr	r7, [sp, #32]
 800ad5c:	461c      	mov	r4, r3
 800ad5e:	e743      	b.n	800abe8 <_dtoa_r+0x680>
 800ad60:	461a      	mov	r2, r3
 800ad62:	e76f      	b.n	800ac44 <_dtoa_r+0x6dc>
 800ad64:	9b07      	ldr	r3, [sp, #28]
 800ad66:	2b01      	cmp	r3, #1
 800ad68:	dc18      	bgt.n	800ad9c <_dtoa_r+0x834>
 800ad6a:	9b02      	ldr	r3, [sp, #8]
 800ad6c:	b9b3      	cbnz	r3, 800ad9c <_dtoa_r+0x834>
 800ad6e:	9b03      	ldr	r3, [sp, #12]
 800ad70:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ad74:	b9a2      	cbnz	r2, 800ada0 <_dtoa_r+0x838>
 800ad76:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ad7a:	0d12      	lsrs	r2, r2, #20
 800ad7c:	0512      	lsls	r2, r2, #20
 800ad7e:	b18a      	cbz	r2, 800ada4 <_dtoa_r+0x83c>
 800ad80:	9b05      	ldr	r3, [sp, #20]
 800ad82:	3301      	adds	r3, #1
 800ad84:	9305      	str	r3, [sp, #20]
 800ad86:	9b06      	ldr	r3, [sp, #24]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	9306      	str	r3, [sp, #24]
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	f47f af6f 	bne.w	800ac76 <_dtoa_r+0x70e>
 800ad98:	2001      	movs	r0, #1
 800ad9a:	e774      	b.n	800ac86 <_dtoa_r+0x71e>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e7f6      	b.n	800ad8e <_dtoa_r+0x826>
 800ada0:	9b02      	ldr	r3, [sp, #8]
 800ada2:	e7f4      	b.n	800ad8e <_dtoa_r+0x826>
 800ada4:	920a      	str	r2, [sp, #40]	; 0x28
 800ada6:	e7f3      	b.n	800ad90 <_dtoa_r+0x828>
 800ada8:	d081      	beq.n	800acae <_dtoa_r+0x746>
 800adaa:	4610      	mov	r0, r2
 800adac:	301c      	adds	r0, #28
 800adae:	e777      	b.n	800aca0 <_dtoa_r+0x738>
 800adb0:	f1b9 0f00 	cmp.w	r9, #0
 800adb4:	dc37      	bgt.n	800ae26 <_dtoa_r+0x8be>
 800adb6:	9b07      	ldr	r3, [sp, #28]
 800adb8:	2b02      	cmp	r3, #2
 800adba:	dd34      	ble.n	800ae26 <_dtoa_r+0x8be>
 800adbc:	46ca      	mov	sl, r9
 800adbe:	f1ba 0f00 	cmp.w	sl, #0
 800adc2:	d10d      	bne.n	800ade0 <_dtoa_r+0x878>
 800adc4:	4621      	mov	r1, r4
 800adc6:	4653      	mov	r3, sl
 800adc8:	2205      	movs	r2, #5
 800adca:	4630      	mov	r0, r6
 800adcc:	f000 fd5e 	bl	800b88c <__multadd>
 800add0:	4601      	mov	r1, r0
 800add2:	4604      	mov	r4, r0
 800add4:	4628      	mov	r0, r5
 800add6:	f000 ffbf 	bl	800bd58 <__mcmp>
 800adda:	2800      	cmp	r0, #0
 800addc:	f73f adde 	bgt.w	800a99c <_dtoa_r+0x434>
 800ade0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ade2:	f8dd 8000 	ldr.w	r8, [sp]
 800ade6:	ea6f 0b03 	mvn.w	fp, r3
 800adea:	f04f 0900 	mov.w	r9, #0
 800adee:	4621      	mov	r1, r4
 800adf0:	4630      	mov	r0, r6
 800adf2:	f000 fd29 	bl	800b848 <_Bfree>
 800adf6:	2f00      	cmp	r7, #0
 800adf8:	f43f aea7 	beq.w	800ab4a <_dtoa_r+0x5e2>
 800adfc:	f1b9 0f00 	cmp.w	r9, #0
 800ae00:	d005      	beq.n	800ae0e <_dtoa_r+0x8a6>
 800ae02:	45b9      	cmp	r9, r7
 800ae04:	d003      	beq.n	800ae0e <_dtoa_r+0x8a6>
 800ae06:	4649      	mov	r1, r9
 800ae08:	4630      	mov	r0, r6
 800ae0a:	f000 fd1d 	bl	800b848 <_Bfree>
 800ae0e:	4639      	mov	r1, r7
 800ae10:	4630      	mov	r0, r6
 800ae12:	f000 fd19 	bl	800b848 <_Bfree>
 800ae16:	e698      	b.n	800ab4a <_dtoa_r+0x5e2>
 800ae18:	2400      	movs	r4, #0
 800ae1a:	4627      	mov	r7, r4
 800ae1c:	e7e0      	b.n	800ade0 <_dtoa_r+0x878>
 800ae1e:	46bb      	mov	fp, r7
 800ae20:	4604      	mov	r4, r0
 800ae22:	4607      	mov	r7, r0
 800ae24:	e5ba      	b.n	800a99c <_dtoa_r+0x434>
 800ae26:	9b08      	ldr	r3, [sp, #32]
 800ae28:	46ca      	mov	sl, r9
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	f000 8100 	beq.w	800b030 <_dtoa_r+0xac8>
 800ae30:	f1b8 0f00 	cmp.w	r8, #0
 800ae34:	dd05      	ble.n	800ae42 <_dtoa_r+0x8da>
 800ae36:	4639      	mov	r1, r7
 800ae38:	4642      	mov	r2, r8
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	f000 ff20 	bl	800bc80 <__lshift>
 800ae40:	4607      	mov	r7, r0
 800ae42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d05d      	beq.n	800af04 <_dtoa_r+0x99c>
 800ae48:	6879      	ldr	r1, [r7, #4]
 800ae4a:	4630      	mov	r0, r6
 800ae4c:	f000 fcbc 	bl	800b7c8 <_Balloc>
 800ae50:	4680      	mov	r8, r0
 800ae52:	b928      	cbnz	r0, 800ae60 <_dtoa_r+0x8f8>
 800ae54:	4b82      	ldr	r3, [pc, #520]	; (800b060 <_dtoa_r+0xaf8>)
 800ae56:	4602      	mov	r2, r0
 800ae58:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ae5c:	f7ff bb9a 	b.w	800a594 <_dtoa_r+0x2c>
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	3202      	adds	r2, #2
 800ae64:	0092      	lsls	r2, r2, #2
 800ae66:	f107 010c 	add.w	r1, r7, #12
 800ae6a:	300c      	adds	r0, #12
 800ae6c:	f000 fc9e 	bl	800b7ac <memcpy>
 800ae70:	2201      	movs	r2, #1
 800ae72:	4641      	mov	r1, r8
 800ae74:	4630      	mov	r0, r6
 800ae76:	f000 ff03 	bl	800bc80 <__lshift>
 800ae7a:	9b00      	ldr	r3, [sp, #0]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	9305      	str	r3, [sp, #20]
 800ae80:	9b00      	ldr	r3, [sp, #0]
 800ae82:	4453      	add	r3, sl
 800ae84:	9309      	str	r3, [sp, #36]	; 0x24
 800ae86:	9b02      	ldr	r3, [sp, #8]
 800ae88:	f003 0301 	and.w	r3, r3, #1
 800ae8c:	46b9      	mov	r9, r7
 800ae8e:	9308      	str	r3, [sp, #32]
 800ae90:	4607      	mov	r7, r0
 800ae92:	9b05      	ldr	r3, [sp, #20]
 800ae94:	4621      	mov	r1, r4
 800ae96:	3b01      	subs	r3, #1
 800ae98:	4628      	mov	r0, r5
 800ae9a:	9302      	str	r3, [sp, #8]
 800ae9c:	f7ff fad8 	bl	800a450 <quorem>
 800aea0:	4603      	mov	r3, r0
 800aea2:	3330      	adds	r3, #48	; 0x30
 800aea4:	9006      	str	r0, [sp, #24]
 800aea6:	4649      	mov	r1, r9
 800aea8:	4628      	mov	r0, r5
 800aeaa:	930a      	str	r3, [sp, #40]	; 0x28
 800aeac:	f000 ff54 	bl	800bd58 <__mcmp>
 800aeb0:	463a      	mov	r2, r7
 800aeb2:	4682      	mov	sl, r0
 800aeb4:	4621      	mov	r1, r4
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	f000 ff6a 	bl	800bd90 <__mdiff>
 800aebc:	68c2      	ldr	r2, [r0, #12]
 800aebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aec0:	4680      	mov	r8, r0
 800aec2:	bb0a      	cbnz	r2, 800af08 <_dtoa_r+0x9a0>
 800aec4:	4601      	mov	r1, r0
 800aec6:	4628      	mov	r0, r5
 800aec8:	f000 ff46 	bl	800bd58 <__mcmp>
 800aecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aece:	4602      	mov	r2, r0
 800aed0:	4641      	mov	r1, r8
 800aed2:	4630      	mov	r0, r6
 800aed4:	920e      	str	r2, [sp, #56]	; 0x38
 800aed6:	930a      	str	r3, [sp, #40]	; 0x28
 800aed8:	f000 fcb6 	bl	800b848 <_Bfree>
 800aedc:	9b07      	ldr	r3, [sp, #28]
 800aede:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aee0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800aee4:	ea43 0102 	orr.w	r1, r3, r2
 800aee8:	9b08      	ldr	r3, [sp, #32]
 800aeea:	430b      	orrs	r3, r1
 800aeec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aeee:	d10d      	bne.n	800af0c <_dtoa_r+0x9a4>
 800aef0:	2b39      	cmp	r3, #57	; 0x39
 800aef2:	d029      	beq.n	800af48 <_dtoa_r+0x9e0>
 800aef4:	f1ba 0f00 	cmp.w	sl, #0
 800aef8:	dd01      	ble.n	800aefe <_dtoa_r+0x996>
 800aefa:	9b06      	ldr	r3, [sp, #24]
 800aefc:	3331      	adds	r3, #49	; 0x31
 800aefe:	9a02      	ldr	r2, [sp, #8]
 800af00:	7013      	strb	r3, [r2, #0]
 800af02:	e774      	b.n	800adee <_dtoa_r+0x886>
 800af04:	4638      	mov	r0, r7
 800af06:	e7b8      	b.n	800ae7a <_dtoa_r+0x912>
 800af08:	2201      	movs	r2, #1
 800af0a:	e7e1      	b.n	800aed0 <_dtoa_r+0x968>
 800af0c:	f1ba 0f00 	cmp.w	sl, #0
 800af10:	db06      	blt.n	800af20 <_dtoa_r+0x9b8>
 800af12:	9907      	ldr	r1, [sp, #28]
 800af14:	ea41 0a0a 	orr.w	sl, r1, sl
 800af18:	9908      	ldr	r1, [sp, #32]
 800af1a:	ea5a 0101 	orrs.w	r1, sl, r1
 800af1e:	d120      	bne.n	800af62 <_dtoa_r+0x9fa>
 800af20:	2a00      	cmp	r2, #0
 800af22:	ddec      	ble.n	800aefe <_dtoa_r+0x996>
 800af24:	4629      	mov	r1, r5
 800af26:	2201      	movs	r2, #1
 800af28:	4630      	mov	r0, r6
 800af2a:	9305      	str	r3, [sp, #20]
 800af2c:	f000 fea8 	bl	800bc80 <__lshift>
 800af30:	4621      	mov	r1, r4
 800af32:	4605      	mov	r5, r0
 800af34:	f000 ff10 	bl	800bd58 <__mcmp>
 800af38:	2800      	cmp	r0, #0
 800af3a:	9b05      	ldr	r3, [sp, #20]
 800af3c:	dc02      	bgt.n	800af44 <_dtoa_r+0x9dc>
 800af3e:	d1de      	bne.n	800aefe <_dtoa_r+0x996>
 800af40:	07da      	lsls	r2, r3, #31
 800af42:	d5dc      	bpl.n	800aefe <_dtoa_r+0x996>
 800af44:	2b39      	cmp	r3, #57	; 0x39
 800af46:	d1d8      	bne.n	800aefa <_dtoa_r+0x992>
 800af48:	9a02      	ldr	r2, [sp, #8]
 800af4a:	2339      	movs	r3, #57	; 0x39
 800af4c:	7013      	strb	r3, [r2, #0]
 800af4e:	4643      	mov	r3, r8
 800af50:	4698      	mov	r8, r3
 800af52:	3b01      	subs	r3, #1
 800af54:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800af58:	2a39      	cmp	r2, #57	; 0x39
 800af5a:	d051      	beq.n	800b000 <_dtoa_r+0xa98>
 800af5c:	3201      	adds	r2, #1
 800af5e:	701a      	strb	r2, [r3, #0]
 800af60:	e745      	b.n	800adee <_dtoa_r+0x886>
 800af62:	2a00      	cmp	r2, #0
 800af64:	dd03      	ble.n	800af6e <_dtoa_r+0xa06>
 800af66:	2b39      	cmp	r3, #57	; 0x39
 800af68:	d0ee      	beq.n	800af48 <_dtoa_r+0x9e0>
 800af6a:	3301      	adds	r3, #1
 800af6c:	e7c7      	b.n	800aefe <_dtoa_r+0x996>
 800af6e:	9a05      	ldr	r2, [sp, #20]
 800af70:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af72:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af76:	428a      	cmp	r2, r1
 800af78:	d02b      	beq.n	800afd2 <_dtoa_r+0xa6a>
 800af7a:	4629      	mov	r1, r5
 800af7c:	2300      	movs	r3, #0
 800af7e:	220a      	movs	r2, #10
 800af80:	4630      	mov	r0, r6
 800af82:	f000 fc83 	bl	800b88c <__multadd>
 800af86:	45b9      	cmp	r9, r7
 800af88:	4605      	mov	r5, r0
 800af8a:	f04f 0300 	mov.w	r3, #0
 800af8e:	f04f 020a 	mov.w	r2, #10
 800af92:	4649      	mov	r1, r9
 800af94:	4630      	mov	r0, r6
 800af96:	d107      	bne.n	800afa8 <_dtoa_r+0xa40>
 800af98:	f000 fc78 	bl	800b88c <__multadd>
 800af9c:	4681      	mov	r9, r0
 800af9e:	4607      	mov	r7, r0
 800afa0:	9b05      	ldr	r3, [sp, #20]
 800afa2:	3301      	adds	r3, #1
 800afa4:	9305      	str	r3, [sp, #20]
 800afa6:	e774      	b.n	800ae92 <_dtoa_r+0x92a>
 800afa8:	f000 fc70 	bl	800b88c <__multadd>
 800afac:	4639      	mov	r1, r7
 800afae:	4681      	mov	r9, r0
 800afb0:	2300      	movs	r3, #0
 800afb2:	220a      	movs	r2, #10
 800afb4:	4630      	mov	r0, r6
 800afb6:	f000 fc69 	bl	800b88c <__multadd>
 800afba:	4607      	mov	r7, r0
 800afbc:	e7f0      	b.n	800afa0 <_dtoa_r+0xa38>
 800afbe:	f1ba 0f00 	cmp.w	sl, #0
 800afc2:	9a00      	ldr	r2, [sp, #0]
 800afc4:	bfcc      	ite	gt
 800afc6:	46d0      	movgt	r8, sl
 800afc8:	f04f 0801 	movle.w	r8, #1
 800afcc:	4490      	add	r8, r2
 800afce:	f04f 0900 	mov.w	r9, #0
 800afd2:	4629      	mov	r1, r5
 800afd4:	2201      	movs	r2, #1
 800afd6:	4630      	mov	r0, r6
 800afd8:	9302      	str	r3, [sp, #8]
 800afda:	f000 fe51 	bl	800bc80 <__lshift>
 800afde:	4621      	mov	r1, r4
 800afe0:	4605      	mov	r5, r0
 800afe2:	f000 feb9 	bl	800bd58 <__mcmp>
 800afe6:	2800      	cmp	r0, #0
 800afe8:	dcb1      	bgt.n	800af4e <_dtoa_r+0x9e6>
 800afea:	d102      	bne.n	800aff2 <_dtoa_r+0xa8a>
 800afec:	9b02      	ldr	r3, [sp, #8]
 800afee:	07db      	lsls	r3, r3, #31
 800aff0:	d4ad      	bmi.n	800af4e <_dtoa_r+0x9e6>
 800aff2:	4643      	mov	r3, r8
 800aff4:	4698      	mov	r8, r3
 800aff6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800affa:	2a30      	cmp	r2, #48	; 0x30
 800affc:	d0fa      	beq.n	800aff4 <_dtoa_r+0xa8c>
 800affe:	e6f6      	b.n	800adee <_dtoa_r+0x886>
 800b000:	9a00      	ldr	r2, [sp, #0]
 800b002:	429a      	cmp	r2, r3
 800b004:	d1a4      	bne.n	800af50 <_dtoa_r+0x9e8>
 800b006:	f10b 0b01 	add.w	fp, fp, #1
 800b00a:	2331      	movs	r3, #49	; 0x31
 800b00c:	e778      	b.n	800af00 <_dtoa_r+0x998>
 800b00e:	4b15      	ldr	r3, [pc, #84]	; (800b064 <_dtoa_r+0xafc>)
 800b010:	f7ff bb12 	b.w	800a638 <_dtoa_r+0xd0>
 800b014:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b016:	2b00      	cmp	r3, #0
 800b018:	f47f aaee 	bne.w	800a5f8 <_dtoa_r+0x90>
 800b01c:	4b12      	ldr	r3, [pc, #72]	; (800b068 <_dtoa_r+0xb00>)
 800b01e:	f7ff bb0b 	b.w	800a638 <_dtoa_r+0xd0>
 800b022:	f1ba 0f00 	cmp.w	sl, #0
 800b026:	dc03      	bgt.n	800b030 <_dtoa_r+0xac8>
 800b028:	9b07      	ldr	r3, [sp, #28]
 800b02a:	2b02      	cmp	r3, #2
 800b02c:	f73f aec7 	bgt.w	800adbe <_dtoa_r+0x856>
 800b030:	f8dd 8000 	ldr.w	r8, [sp]
 800b034:	4621      	mov	r1, r4
 800b036:	4628      	mov	r0, r5
 800b038:	f7ff fa0a 	bl	800a450 <quorem>
 800b03c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b040:	f808 3b01 	strb.w	r3, [r8], #1
 800b044:	9a00      	ldr	r2, [sp, #0]
 800b046:	eba8 0202 	sub.w	r2, r8, r2
 800b04a:	4592      	cmp	sl, r2
 800b04c:	ddb7      	ble.n	800afbe <_dtoa_r+0xa56>
 800b04e:	4629      	mov	r1, r5
 800b050:	2300      	movs	r3, #0
 800b052:	220a      	movs	r2, #10
 800b054:	4630      	mov	r0, r6
 800b056:	f000 fc19 	bl	800b88c <__multadd>
 800b05a:	4605      	mov	r5, r0
 800b05c:	e7ea      	b.n	800b034 <_dtoa_r+0xacc>
 800b05e:	bf00      	nop
 800b060:	0800e6ec 	.word	0x0800e6ec
 800b064:	0800e8f1 	.word	0x0800e8f1
 800b068:	0800e669 	.word	0x0800e669

0800b06c <rshift>:
 800b06c:	6903      	ldr	r3, [r0, #16]
 800b06e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b072:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b076:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b07a:	f100 0414 	add.w	r4, r0, #20
 800b07e:	dd45      	ble.n	800b10c <rshift+0xa0>
 800b080:	f011 011f 	ands.w	r1, r1, #31
 800b084:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b088:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b08c:	d10c      	bne.n	800b0a8 <rshift+0x3c>
 800b08e:	f100 0710 	add.w	r7, r0, #16
 800b092:	4629      	mov	r1, r5
 800b094:	42b1      	cmp	r1, r6
 800b096:	d334      	bcc.n	800b102 <rshift+0x96>
 800b098:	1a9b      	subs	r3, r3, r2
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	1eea      	subs	r2, r5, #3
 800b09e:	4296      	cmp	r6, r2
 800b0a0:	bf38      	it	cc
 800b0a2:	2300      	movcc	r3, #0
 800b0a4:	4423      	add	r3, r4
 800b0a6:	e015      	b.n	800b0d4 <rshift+0x68>
 800b0a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b0ac:	f1c1 0820 	rsb	r8, r1, #32
 800b0b0:	40cf      	lsrs	r7, r1
 800b0b2:	f105 0e04 	add.w	lr, r5, #4
 800b0b6:	46a1      	mov	r9, r4
 800b0b8:	4576      	cmp	r6, lr
 800b0ba:	46f4      	mov	ip, lr
 800b0bc:	d815      	bhi.n	800b0ea <rshift+0x7e>
 800b0be:	1a9b      	subs	r3, r3, r2
 800b0c0:	009a      	lsls	r2, r3, #2
 800b0c2:	3a04      	subs	r2, #4
 800b0c4:	3501      	adds	r5, #1
 800b0c6:	42ae      	cmp	r6, r5
 800b0c8:	bf38      	it	cc
 800b0ca:	2200      	movcc	r2, #0
 800b0cc:	18a3      	adds	r3, r4, r2
 800b0ce:	50a7      	str	r7, [r4, r2]
 800b0d0:	b107      	cbz	r7, 800b0d4 <rshift+0x68>
 800b0d2:	3304      	adds	r3, #4
 800b0d4:	1b1a      	subs	r2, r3, r4
 800b0d6:	42a3      	cmp	r3, r4
 800b0d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b0dc:	bf08      	it	eq
 800b0de:	2300      	moveq	r3, #0
 800b0e0:	6102      	str	r2, [r0, #16]
 800b0e2:	bf08      	it	eq
 800b0e4:	6143      	streq	r3, [r0, #20]
 800b0e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0ea:	f8dc c000 	ldr.w	ip, [ip]
 800b0ee:	fa0c fc08 	lsl.w	ip, ip, r8
 800b0f2:	ea4c 0707 	orr.w	r7, ip, r7
 800b0f6:	f849 7b04 	str.w	r7, [r9], #4
 800b0fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b0fe:	40cf      	lsrs	r7, r1
 800b100:	e7da      	b.n	800b0b8 <rshift+0x4c>
 800b102:	f851 cb04 	ldr.w	ip, [r1], #4
 800b106:	f847 cf04 	str.w	ip, [r7, #4]!
 800b10a:	e7c3      	b.n	800b094 <rshift+0x28>
 800b10c:	4623      	mov	r3, r4
 800b10e:	e7e1      	b.n	800b0d4 <rshift+0x68>

0800b110 <__hexdig_fun>:
 800b110:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b114:	2b09      	cmp	r3, #9
 800b116:	d802      	bhi.n	800b11e <__hexdig_fun+0xe>
 800b118:	3820      	subs	r0, #32
 800b11a:	b2c0      	uxtb	r0, r0
 800b11c:	4770      	bx	lr
 800b11e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b122:	2b05      	cmp	r3, #5
 800b124:	d801      	bhi.n	800b12a <__hexdig_fun+0x1a>
 800b126:	3847      	subs	r0, #71	; 0x47
 800b128:	e7f7      	b.n	800b11a <__hexdig_fun+0xa>
 800b12a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b12e:	2b05      	cmp	r3, #5
 800b130:	d801      	bhi.n	800b136 <__hexdig_fun+0x26>
 800b132:	3827      	subs	r0, #39	; 0x27
 800b134:	e7f1      	b.n	800b11a <__hexdig_fun+0xa>
 800b136:	2000      	movs	r0, #0
 800b138:	4770      	bx	lr
	...

0800b13c <__gethex>:
 800b13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b140:	ed2d 8b02 	vpush	{d8}
 800b144:	b089      	sub	sp, #36	; 0x24
 800b146:	ee08 0a10 	vmov	s16, r0
 800b14a:	9304      	str	r3, [sp, #16]
 800b14c:	4bbc      	ldr	r3, [pc, #752]	; (800b440 <__gethex+0x304>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	9301      	str	r3, [sp, #4]
 800b152:	4618      	mov	r0, r3
 800b154:	468b      	mov	fp, r1
 800b156:	4690      	mov	r8, r2
 800b158:	f7f5 f87c 	bl	8000254 <strlen>
 800b15c:	9b01      	ldr	r3, [sp, #4]
 800b15e:	f8db 2000 	ldr.w	r2, [fp]
 800b162:	4403      	add	r3, r0
 800b164:	4682      	mov	sl, r0
 800b166:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b16a:	9305      	str	r3, [sp, #20]
 800b16c:	1c93      	adds	r3, r2, #2
 800b16e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b172:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b176:	32fe      	adds	r2, #254	; 0xfe
 800b178:	18d1      	adds	r1, r2, r3
 800b17a:	461f      	mov	r7, r3
 800b17c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b180:	9100      	str	r1, [sp, #0]
 800b182:	2830      	cmp	r0, #48	; 0x30
 800b184:	d0f8      	beq.n	800b178 <__gethex+0x3c>
 800b186:	f7ff ffc3 	bl	800b110 <__hexdig_fun>
 800b18a:	4604      	mov	r4, r0
 800b18c:	2800      	cmp	r0, #0
 800b18e:	d13a      	bne.n	800b206 <__gethex+0xca>
 800b190:	9901      	ldr	r1, [sp, #4]
 800b192:	4652      	mov	r2, sl
 800b194:	4638      	mov	r0, r7
 800b196:	f7fe fa98 	bl	80096ca <strncmp>
 800b19a:	4605      	mov	r5, r0
 800b19c:	2800      	cmp	r0, #0
 800b19e:	d168      	bne.n	800b272 <__gethex+0x136>
 800b1a0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b1a4:	eb07 060a 	add.w	r6, r7, sl
 800b1a8:	f7ff ffb2 	bl	800b110 <__hexdig_fun>
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	d062      	beq.n	800b276 <__gethex+0x13a>
 800b1b0:	4633      	mov	r3, r6
 800b1b2:	7818      	ldrb	r0, [r3, #0]
 800b1b4:	2830      	cmp	r0, #48	; 0x30
 800b1b6:	461f      	mov	r7, r3
 800b1b8:	f103 0301 	add.w	r3, r3, #1
 800b1bc:	d0f9      	beq.n	800b1b2 <__gethex+0x76>
 800b1be:	f7ff ffa7 	bl	800b110 <__hexdig_fun>
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	fab0 f480 	clz	r4, r0
 800b1c8:	0964      	lsrs	r4, r4, #5
 800b1ca:	4635      	mov	r5, r6
 800b1cc:	9300      	str	r3, [sp, #0]
 800b1ce:	463a      	mov	r2, r7
 800b1d0:	4616      	mov	r6, r2
 800b1d2:	3201      	adds	r2, #1
 800b1d4:	7830      	ldrb	r0, [r6, #0]
 800b1d6:	f7ff ff9b 	bl	800b110 <__hexdig_fun>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	d1f8      	bne.n	800b1d0 <__gethex+0x94>
 800b1de:	9901      	ldr	r1, [sp, #4]
 800b1e0:	4652      	mov	r2, sl
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	f7fe fa71 	bl	80096ca <strncmp>
 800b1e8:	b980      	cbnz	r0, 800b20c <__gethex+0xd0>
 800b1ea:	b94d      	cbnz	r5, 800b200 <__gethex+0xc4>
 800b1ec:	eb06 050a 	add.w	r5, r6, sl
 800b1f0:	462a      	mov	r2, r5
 800b1f2:	4616      	mov	r6, r2
 800b1f4:	3201      	adds	r2, #1
 800b1f6:	7830      	ldrb	r0, [r6, #0]
 800b1f8:	f7ff ff8a 	bl	800b110 <__hexdig_fun>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	d1f8      	bne.n	800b1f2 <__gethex+0xb6>
 800b200:	1bad      	subs	r5, r5, r6
 800b202:	00ad      	lsls	r5, r5, #2
 800b204:	e004      	b.n	800b210 <__gethex+0xd4>
 800b206:	2400      	movs	r4, #0
 800b208:	4625      	mov	r5, r4
 800b20a:	e7e0      	b.n	800b1ce <__gethex+0x92>
 800b20c:	2d00      	cmp	r5, #0
 800b20e:	d1f7      	bne.n	800b200 <__gethex+0xc4>
 800b210:	7833      	ldrb	r3, [r6, #0]
 800b212:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b216:	2b50      	cmp	r3, #80	; 0x50
 800b218:	d13b      	bne.n	800b292 <__gethex+0x156>
 800b21a:	7873      	ldrb	r3, [r6, #1]
 800b21c:	2b2b      	cmp	r3, #43	; 0x2b
 800b21e:	d02c      	beq.n	800b27a <__gethex+0x13e>
 800b220:	2b2d      	cmp	r3, #45	; 0x2d
 800b222:	d02e      	beq.n	800b282 <__gethex+0x146>
 800b224:	1c71      	adds	r1, r6, #1
 800b226:	f04f 0900 	mov.w	r9, #0
 800b22a:	7808      	ldrb	r0, [r1, #0]
 800b22c:	f7ff ff70 	bl	800b110 <__hexdig_fun>
 800b230:	1e43      	subs	r3, r0, #1
 800b232:	b2db      	uxtb	r3, r3
 800b234:	2b18      	cmp	r3, #24
 800b236:	d82c      	bhi.n	800b292 <__gethex+0x156>
 800b238:	f1a0 0210 	sub.w	r2, r0, #16
 800b23c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b240:	f7ff ff66 	bl	800b110 <__hexdig_fun>
 800b244:	1e43      	subs	r3, r0, #1
 800b246:	b2db      	uxtb	r3, r3
 800b248:	2b18      	cmp	r3, #24
 800b24a:	d91d      	bls.n	800b288 <__gethex+0x14c>
 800b24c:	f1b9 0f00 	cmp.w	r9, #0
 800b250:	d000      	beq.n	800b254 <__gethex+0x118>
 800b252:	4252      	negs	r2, r2
 800b254:	4415      	add	r5, r2
 800b256:	f8cb 1000 	str.w	r1, [fp]
 800b25a:	b1e4      	cbz	r4, 800b296 <__gethex+0x15a>
 800b25c:	9b00      	ldr	r3, [sp, #0]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	bf14      	ite	ne
 800b262:	2700      	movne	r7, #0
 800b264:	2706      	moveq	r7, #6
 800b266:	4638      	mov	r0, r7
 800b268:	b009      	add	sp, #36	; 0x24
 800b26a:	ecbd 8b02 	vpop	{d8}
 800b26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b272:	463e      	mov	r6, r7
 800b274:	4625      	mov	r5, r4
 800b276:	2401      	movs	r4, #1
 800b278:	e7ca      	b.n	800b210 <__gethex+0xd4>
 800b27a:	f04f 0900 	mov.w	r9, #0
 800b27e:	1cb1      	adds	r1, r6, #2
 800b280:	e7d3      	b.n	800b22a <__gethex+0xee>
 800b282:	f04f 0901 	mov.w	r9, #1
 800b286:	e7fa      	b.n	800b27e <__gethex+0x142>
 800b288:	230a      	movs	r3, #10
 800b28a:	fb03 0202 	mla	r2, r3, r2, r0
 800b28e:	3a10      	subs	r2, #16
 800b290:	e7d4      	b.n	800b23c <__gethex+0x100>
 800b292:	4631      	mov	r1, r6
 800b294:	e7df      	b.n	800b256 <__gethex+0x11a>
 800b296:	1bf3      	subs	r3, r6, r7
 800b298:	3b01      	subs	r3, #1
 800b29a:	4621      	mov	r1, r4
 800b29c:	2b07      	cmp	r3, #7
 800b29e:	dc0b      	bgt.n	800b2b8 <__gethex+0x17c>
 800b2a0:	ee18 0a10 	vmov	r0, s16
 800b2a4:	f000 fa90 	bl	800b7c8 <_Balloc>
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	b940      	cbnz	r0, 800b2be <__gethex+0x182>
 800b2ac:	4b65      	ldr	r3, [pc, #404]	; (800b444 <__gethex+0x308>)
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	21de      	movs	r1, #222	; 0xde
 800b2b2:	4865      	ldr	r0, [pc, #404]	; (800b448 <__gethex+0x30c>)
 800b2b4:	f001 fda4 	bl	800ce00 <__assert_func>
 800b2b8:	3101      	adds	r1, #1
 800b2ba:	105b      	asrs	r3, r3, #1
 800b2bc:	e7ee      	b.n	800b29c <__gethex+0x160>
 800b2be:	f100 0914 	add.w	r9, r0, #20
 800b2c2:	f04f 0b00 	mov.w	fp, #0
 800b2c6:	f1ca 0301 	rsb	r3, sl, #1
 800b2ca:	f8cd 9008 	str.w	r9, [sp, #8]
 800b2ce:	f8cd b000 	str.w	fp, [sp]
 800b2d2:	9306      	str	r3, [sp, #24]
 800b2d4:	42b7      	cmp	r7, r6
 800b2d6:	d340      	bcc.n	800b35a <__gethex+0x21e>
 800b2d8:	9802      	ldr	r0, [sp, #8]
 800b2da:	9b00      	ldr	r3, [sp, #0]
 800b2dc:	f840 3b04 	str.w	r3, [r0], #4
 800b2e0:	eba0 0009 	sub.w	r0, r0, r9
 800b2e4:	1080      	asrs	r0, r0, #2
 800b2e6:	0146      	lsls	r6, r0, #5
 800b2e8:	6120      	str	r0, [r4, #16]
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f000 fb62 	bl	800b9b4 <__hi0bits>
 800b2f0:	1a30      	subs	r0, r6, r0
 800b2f2:	f8d8 6000 	ldr.w	r6, [r8]
 800b2f6:	42b0      	cmp	r0, r6
 800b2f8:	dd63      	ble.n	800b3c2 <__gethex+0x286>
 800b2fa:	1b87      	subs	r7, r0, r6
 800b2fc:	4639      	mov	r1, r7
 800b2fe:	4620      	mov	r0, r4
 800b300:	f000 fefd 	bl	800c0fe <__any_on>
 800b304:	4682      	mov	sl, r0
 800b306:	b1a8      	cbz	r0, 800b334 <__gethex+0x1f8>
 800b308:	1e7b      	subs	r3, r7, #1
 800b30a:	1159      	asrs	r1, r3, #5
 800b30c:	f003 021f 	and.w	r2, r3, #31
 800b310:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b314:	f04f 0a01 	mov.w	sl, #1
 800b318:	fa0a f202 	lsl.w	r2, sl, r2
 800b31c:	420a      	tst	r2, r1
 800b31e:	d009      	beq.n	800b334 <__gethex+0x1f8>
 800b320:	4553      	cmp	r3, sl
 800b322:	dd05      	ble.n	800b330 <__gethex+0x1f4>
 800b324:	1eb9      	subs	r1, r7, #2
 800b326:	4620      	mov	r0, r4
 800b328:	f000 fee9 	bl	800c0fe <__any_on>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d145      	bne.n	800b3bc <__gethex+0x280>
 800b330:	f04f 0a02 	mov.w	sl, #2
 800b334:	4639      	mov	r1, r7
 800b336:	4620      	mov	r0, r4
 800b338:	f7ff fe98 	bl	800b06c <rshift>
 800b33c:	443d      	add	r5, r7
 800b33e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b342:	42ab      	cmp	r3, r5
 800b344:	da4c      	bge.n	800b3e0 <__gethex+0x2a4>
 800b346:	ee18 0a10 	vmov	r0, s16
 800b34a:	4621      	mov	r1, r4
 800b34c:	f000 fa7c 	bl	800b848 <_Bfree>
 800b350:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b352:	2300      	movs	r3, #0
 800b354:	6013      	str	r3, [r2, #0]
 800b356:	27a3      	movs	r7, #163	; 0xa3
 800b358:	e785      	b.n	800b266 <__gethex+0x12a>
 800b35a:	1e73      	subs	r3, r6, #1
 800b35c:	9a05      	ldr	r2, [sp, #20]
 800b35e:	9303      	str	r3, [sp, #12]
 800b360:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b364:	4293      	cmp	r3, r2
 800b366:	d019      	beq.n	800b39c <__gethex+0x260>
 800b368:	f1bb 0f20 	cmp.w	fp, #32
 800b36c:	d107      	bne.n	800b37e <__gethex+0x242>
 800b36e:	9b02      	ldr	r3, [sp, #8]
 800b370:	9a00      	ldr	r2, [sp, #0]
 800b372:	f843 2b04 	str.w	r2, [r3], #4
 800b376:	9302      	str	r3, [sp, #8]
 800b378:	2300      	movs	r3, #0
 800b37a:	9300      	str	r3, [sp, #0]
 800b37c:	469b      	mov	fp, r3
 800b37e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b382:	f7ff fec5 	bl	800b110 <__hexdig_fun>
 800b386:	9b00      	ldr	r3, [sp, #0]
 800b388:	f000 000f 	and.w	r0, r0, #15
 800b38c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b390:	4303      	orrs	r3, r0
 800b392:	9300      	str	r3, [sp, #0]
 800b394:	f10b 0b04 	add.w	fp, fp, #4
 800b398:	9b03      	ldr	r3, [sp, #12]
 800b39a:	e00d      	b.n	800b3b8 <__gethex+0x27c>
 800b39c:	9b03      	ldr	r3, [sp, #12]
 800b39e:	9a06      	ldr	r2, [sp, #24]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	42bb      	cmp	r3, r7
 800b3a4:	d3e0      	bcc.n	800b368 <__gethex+0x22c>
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	9901      	ldr	r1, [sp, #4]
 800b3aa:	9307      	str	r3, [sp, #28]
 800b3ac:	4652      	mov	r2, sl
 800b3ae:	f7fe f98c 	bl	80096ca <strncmp>
 800b3b2:	9b07      	ldr	r3, [sp, #28]
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d1d7      	bne.n	800b368 <__gethex+0x22c>
 800b3b8:	461e      	mov	r6, r3
 800b3ba:	e78b      	b.n	800b2d4 <__gethex+0x198>
 800b3bc:	f04f 0a03 	mov.w	sl, #3
 800b3c0:	e7b8      	b.n	800b334 <__gethex+0x1f8>
 800b3c2:	da0a      	bge.n	800b3da <__gethex+0x29e>
 800b3c4:	1a37      	subs	r7, r6, r0
 800b3c6:	4621      	mov	r1, r4
 800b3c8:	ee18 0a10 	vmov	r0, s16
 800b3cc:	463a      	mov	r2, r7
 800b3ce:	f000 fc57 	bl	800bc80 <__lshift>
 800b3d2:	1bed      	subs	r5, r5, r7
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	f100 0914 	add.w	r9, r0, #20
 800b3da:	f04f 0a00 	mov.w	sl, #0
 800b3de:	e7ae      	b.n	800b33e <__gethex+0x202>
 800b3e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b3e4:	42a8      	cmp	r0, r5
 800b3e6:	dd72      	ble.n	800b4ce <__gethex+0x392>
 800b3e8:	1b45      	subs	r5, r0, r5
 800b3ea:	42ae      	cmp	r6, r5
 800b3ec:	dc36      	bgt.n	800b45c <__gethex+0x320>
 800b3ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b3f2:	2b02      	cmp	r3, #2
 800b3f4:	d02a      	beq.n	800b44c <__gethex+0x310>
 800b3f6:	2b03      	cmp	r3, #3
 800b3f8:	d02c      	beq.n	800b454 <__gethex+0x318>
 800b3fa:	2b01      	cmp	r3, #1
 800b3fc:	d115      	bne.n	800b42a <__gethex+0x2ee>
 800b3fe:	42ae      	cmp	r6, r5
 800b400:	d113      	bne.n	800b42a <__gethex+0x2ee>
 800b402:	2e01      	cmp	r6, #1
 800b404:	d10b      	bne.n	800b41e <__gethex+0x2e2>
 800b406:	9a04      	ldr	r2, [sp, #16]
 800b408:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	2301      	movs	r3, #1
 800b410:	6123      	str	r3, [r4, #16]
 800b412:	f8c9 3000 	str.w	r3, [r9]
 800b416:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b418:	2762      	movs	r7, #98	; 0x62
 800b41a:	601c      	str	r4, [r3, #0]
 800b41c:	e723      	b.n	800b266 <__gethex+0x12a>
 800b41e:	1e71      	subs	r1, r6, #1
 800b420:	4620      	mov	r0, r4
 800b422:	f000 fe6c 	bl	800c0fe <__any_on>
 800b426:	2800      	cmp	r0, #0
 800b428:	d1ed      	bne.n	800b406 <__gethex+0x2ca>
 800b42a:	ee18 0a10 	vmov	r0, s16
 800b42e:	4621      	mov	r1, r4
 800b430:	f000 fa0a 	bl	800b848 <_Bfree>
 800b434:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b436:	2300      	movs	r3, #0
 800b438:	6013      	str	r3, [r2, #0]
 800b43a:	2750      	movs	r7, #80	; 0x50
 800b43c:	e713      	b.n	800b266 <__gethex+0x12a>
 800b43e:	bf00      	nop
 800b440:	0800e768 	.word	0x0800e768
 800b444:	0800e6ec 	.word	0x0800e6ec
 800b448:	0800e6fd 	.word	0x0800e6fd
 800b44c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d1eb      	bne.n	800b42a <__gethex+0x2ee>
 800b452:	e7d8      	b.n	800b406 <__gethex+0x2ca>
 800b454:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1d5      	bne.n	800b406 <__gethex+0x2ca>
 800b45a:	e7e6      	b.n	800b42a <__gethex+0x2ee>
 800b45c:	1e6f      	subs	r7, r5, #1
 800b45e:	f1ba 0f00 	cmp.w	sl, #0
 800b462:	d131      	bne.n	800b4c8 <__gethex+0x38c>
 800b464:	b127      	cbz	r7, 800b470 <__gethex+0x334>
 800b466:	4639      	mov	r1, r7
 800b468:	4620      	mov	r0, r4
 800b46a:	f000 fe48 	bl	800c0fe <__any_on>
 800b46e:	4682      	mov	sl, r0
 800b470:	117b      	asrs	r3, r7, #5
 800b472:	2101      	movs	r1, #1
 800b474:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b478:	f007 071f 	and.w	r7, r7, #31
 800b47c:	fa01 f707 	lsl.w	r7, r1, r7
 800b480:	421f      	tst	r7, r3
 800b482:	4629      	mov	r1, r5
 800b484:	4620      	mov	r0, r4
 800b486:	bf18      	it	ne
 800b488:	f04a 0a02 	orrne.w	sl, sl, #2
 800b48c:	1b76      	subs	r6, r6, r5
 800b48e:	f7ff fded 	bl	800b06c <rshift>
 800b492:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b496:	2702      	movs	r7, #2
 800b498:	f1ba 0f00 	cmp.w	sl, #0
 800b49c:	d048      	beq.n	800b530 <__gethex+0x3f4>
 800b49e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4a2:	2b02      	cmp	r3, #2
 800b4a4:	d015      	beq.n	800b4d2 <__gethex+0x396>
 800b4a6:	2b03      	cmp	r3, #3
 800b4a8:	d017      	beq.n	800b4da <__gethex+0x39e>
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d109      	bne.n	800b4c2 <__gethex+0x386>
 800b4ae:	f01a 0f02 	tst.w	sl, #2
 800b4b2:	d006      	beq.n	800b4c2 <__gethex+0x386>
 800b4b4:	f8d9 0000 	ldr.w	r0, [r9]
 800b4b8:	ea4a 0a00 	orr.w	sl, sl, r0
 800b4bc:	f01a 0f01 	tst.w	sl, #1
 800b4c0:	d10e      	bne.n	800b4e0 <__gethex+0x3a4>
 800b4c2:	f047 0710 	orr.w	r7, r7, #16
 800b4c6:	e033      	b.n	800b530 <__gethex+0x3f4>
 800b4c8:	f04f 0a01 	mov.w	sl, #1
 800b4cc:	e7d0      	b.n	800b470 <__gethex+0x334>
 800b4ce:	2701      	movs	r7, #1
 800b4d0:	e7e2      	b.n	800b498 <__gethex+0x35c>
 800b4d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b4d4:	f1c3 0301 	rsb	r3, r3, #1
 800b4d8:	9315      	str	r3, [sp, #84]	; 0x54
 800b4da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d0f0      	beq.n	800b4c2 <__gethex+0x386>
 800b4e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b4e4:	f104 0314 	add.w	r3, r4, #20
 800b4e8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b4ec:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b4f0:	f04f 0c00 	mov.w	ip, #0
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4fa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b4fe:	d01c      	beq.n	800b53a <__gethex+0x3fe>
 800b500:	3201      	adds	r2, #1
 800b502:	6002      	str	r2, [r0, #0]
 800b504:	2f02      	cmp	r7, #2
 800b506:	f104 0314 	add.w	r3, r4, #20
 800b50a:	d13f      	bne.n	800b58c <__gethex+0x450>
 800b50c:	f8d8 2000 	ldr.w	r2, [r8]
 800b510:	3a01      	subs	r2, #1
 800b512:	42b2      	cmp	r2, r6
 800b514:	d10a      	bne.n	800b52c <__gethex+0x3f0>
 800b516:	1171      	asrs	r1, r6, #5
 800b518:	2201      	movs	r2, #1
 800b51a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b51e:	f006 061f 	and.w	r6, r6, #31
 800b522:	fa02 f606 	lsl.w	r6, r2, r6
 800b526:	421e      	tst	r6, r3
 800b528:	bf18      	it	ne
 800b52a:	4617      	movne	r7, r2
 800b52c:	f047 0720 	orr.w	r7, r7, #32
 800b530:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b532:	601c      	str	r4, [r3, #0]
 800b534:	9b04      	ldr	r3, [sp, #16]
 800b536:	601d      	str	r5, [r3, #0]
 800b538:	e695      	b.n	800b266 <__gethex+0x12a>
 800b53a:	4299      	cmp	r1, r3
 800b53c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b540:	d8d8      	bhi.n	800b4f4 <__gethex+0x3b8>
 800b542:	68a3      	ldr	r3, [r4, #8]
 800b544:	459b      	cmp	fp, r3
 800b546:	db19      	blt.n	800b57c <__gethex+0x440>
 800b548:	6861      	ldr	r1, [r4, #4]
 800b54a:	ee18 0a10 	vmov	r0, s16
 800b54e:	3101      	adds	r1, #1
 800b550:	f000 f93a 	bl	800b7c8 <_Balloc>
 800b554:	4681      	mov	r9, r0
 800b556:	b918      	cbnz	r0, 800b560 <__gethex+0x424>
 800b558:	4b1a      	ldr	r3, [pc, #104]	; (800b5c4 <__gethex+0x488>)
 800b55a:	4602      	mov	r2, r0
 800b55c:	2184      	movs	r1, #132	; 0x84
 800b55e:	e6a8      	b.n	800b2b2 <__gethex+0x176>
 800b560:	6922      	ldr	r2, [r4, #16]
 800b562:	3202      	adds	r2, #2
 800b564:	f104 010c 	add.w	r1, r4, #12
 800b568:	0092      	lsls	r2, r2, #2
 800b56a:	300c      	adds	r0, #12
 800b56c:	f000 f91e 	bl	800b7ac <memcpy>
 800b570:	4621      	mov	r1, r4
 800b572:	ee18 0a10 	vmov	r0, s16
 800b576:	f000 f967 	bl	800b848 <_Bfree>
 800b57a:	464c      	mov	r4, r9
 800b57c:	6923      	ldr	r3, [r4, #16]
 800b57e:	1c5a      	adds	r2, r3, #1
 800b580:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b584:	6122      	str	r2, [r4, #16]
 800b586:	2201      	movs	r2, #1
 800b588:	615a      	str	r2, [r3, #20]
 800b58a:	e7bb      	b.n	800b504 <__gethex+0x3c8>
 800b58c:	6922      	ldr	r2, [r4, #16]
 800b58e:	455a      	cmp	r2, fp
 800b590:	dd0b      	ble.n	800b5aa <__gethex+0x46e>
 800b592:	2101      	movs	r1, #1
 800b594:	4620      	mov	r0, r4
 800b596:	f7ff fd69 	bl	800b06c <rshift>
 800b59a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b59e:	3501      	adds	r5, #1
 800b5a0:	42ab      	cmp	r3, r5
 800b5a2:	f6ff aed0 	blt.w	800b346 <__gethex+0x20a>
 800b5a6:	2701      	movs	r7, #1
 800b5a8:	e7c0      	b.n	800b52c <__gethex+0x3f0>
 800b5aa:	f016 061f 	ands.w	r6, r6, #31
 800b5ae:	d0fa      	beq.n	800b5a6 <__gethex+0x46a>
 800b5b0:	449a      	add	sl, r3
 800b5b2:	f1c6 0620 	rsb	r6, r6, #32
 800b5b6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b5ba:	f000 f9fb 	bl	800b9b4 <__hi0bits>
 800b5be:	42b0      	cmp	r0, r6
 800b5c0:	dbe7      	blt.n	800b592 <__gethex+0x456>
 800b5c2:	e7f0      	b.n	800b5a6 <__gethex+0x46a>
 800b5c4:	0800e6ec 	.word	0x0800e6ec

0800b5c8 <L_shift>:
 800b5c8:	f1c2 0208 	rsb	r2, r2, #8
 800b5cc:	0092      	lsls	r2, r2, #2
 800b5ce:	b570      	push	{r4, r5, r6, lr}
 800b5d0:	f1c2 0620 	rsb	r6, r2, #32
 800b5d4:	6843      	ldr	r3, [r0, #4]
 800b5d6:	6804      	ldr	r4, [r0, #0]
 800b5d8:	fa03 f506 	lsl.w	r5, r3, r6
 800b5dc:	432c      	orrs	r4, r5
 800b5de:	40d3      	lsrs	r3, r2
 800b5e0:	6004      	str	r4, [r0, #0]
 800b5e2:	f840 3f04 	str.w	r3, [r0, #4]!
 800b5e6:	4288      	cmp	r0, r1
 800b5e8:	d3f4      	bcc.n	800b5d4 <L_shift+0xc>
 800b5ea:	bd70      	pop	{r4, r5, r6, pc}

0800b5ec <__match>:
 800b5ec:	b530      	push	{r4, r5, lr}
 800b5ee:	6803      	ldr	r3, [r0, #0]
 800b5f0:	3301      	adds	r3, #1
 800b5f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b5f6:	b914      	cbnz	r4, 800b5fe <__match+0x12>
 800b5f8:	6003      	str	r3, [r0, #0]
 800b5fa:	2001      	movs	r0, #1
 800b5fc:	bd30      	pop	{r4, r5, pc}
 800b5fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b602:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b606:	2d19      	cmp	r5, #25
 800b608:	bf98      	it	ls
 800b60a:	3220      	addls	r2, #32
 800b60c:	42a2      	cmp	r2, r4
 800b60e:	d0f0      	beq.n	800b5f2 <__match+0x6>
 800b610:	2000      	movs	r0, #0
 800b612:	e7f3      	b.n	800b5fc <__match+0x10>

0800b614 <__hexnan>:
 800b614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b618:	680b      	ldr	r3, [r1, #0]
 800b61a:	6801      	ldr	r1, [r0, #0]
 800b61c:	115e      	asrs	r6, r3, #5
 800b61e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b622:	f013 031f 	ands.w	r3, r3, #31
 800b626:	b087      	sub	sp, #28
 800b628:	bf18      	it	ne
 800b62a:	3604      	addne	r6, #4
 800b62c:	2500      	movs	r5, #0
 800b62e:	1f37      	subs	r7, r6, #4
 800b630:	4682      	mov	sl, r0
 800b632:	4690      	mov	r8, r2
 800b634:	9301      	str	r3, [sp, #4]
 800b636:	f846 5c04 	str.w	r5, [r6, #-4]
 800b63a:	46b9      	mov	r9, r7
 800b63c:	463c      	mov	r4, r7
 800b63e:	9502      	str	r5, [sp, #8]
 800b640:	46ab      	mov	fp, r5
 800b642:	784a      	ldrb	r2, [r1, #1]
 800b644:	1c4b      	adds	r3, r1, #1
 800b646:	9303      	str	r3, [sp, #12]
 800b648:	b342      	cbz	r2, 800b69c <__hexnan+0x88>
 800b64a:	4610      	mov	r0, r2
 800b64c:	9105      	str	r1, [sp, #20]
 800b64e:	9204      	str	r2, [sp, #16]
 800b650:	f7ff fd5e 	bl	800b110 <__hexdig_fun>
 800b654:	2800      	cmp	r0, #0
 800b656:	d14f      	bne.n	800b6f8 <__hexnan+0xe4>
 800b658:	9a04      	ldr	r2, [sp, #16]
 800b65a:	9905      	ldr	r1, [sp, #20]
 800b65c:	2a20      	cmp	r2, #32
 800b65e:	d818      	bhi.n	800b692 <__hexnan+0x7e>
 800b660:	9b02      	ldr	r3, [sp, #8]
 800b662:	459b      	cmp	fp, r3
 800b664:	dd13      	ble.n	800b68e <__hexnan+0x7a>
 800b666:	454c      	cmp	r4, r9
 800b668:	d206      	bcs.n	800b678 <__hexnan+0x64>
 800b66a:	2d07      	cmp	r5, #7
 800b66c:	dc04      	bgt.n	800b678 <__hexnan+0x64>
 800b66e:	462a      	mov	r2, r5
 800b670:	4649      	mov	r1, r9
 800b672:	4620      	mov	r0, r4
 800b674:	f7ff ffa8 	bl	800b5c8 <L_shift>
 800b678:	4544      	cmp	r4, r8
 800b67a:	d950      	bls.n	800b71e <__hexnan+0x10a>
 800b67c:	2300      	movs	r3, #0
 800b67e:	f1a4 0904 	sub.w	r9, r4, #4
 800b682:	f844 3c04 	str.w	r3, [r4, #-4]
 800b686:	f8cd b008 	str.w	fp, [sp, #8]
 800b68a:	464c      	mov	r4, r9
 800b68c:	461d      	mov	r5, r3
 800b68e:	9903      	ldr	r1, [sp, #12]
 800b690:	e7d7      	b.n	800b642 <__hexnan+0x2e>
 800b692:	2a29      	cmp	r2, #41	; 0x29
 800b694:	d156      	bne.n	800b744 <__hexnan+0x130>
 800b696:	3102      	adds	r1, #2
 800b698:	f8ca 1000 	str.w	r1, [sl]
 800b69c:	f1bb 0f00 	cmp.w	fp, #0
 800b6a0:	d050      	beq.n	800b744 <__hexnan+0x130>
 800b6a2:	454c      	cmp	r4, r9
 800b6a4:	d206      	bcs.n	800b6b4 <__hexnan+0xa0>
 800b6a6:	2d07      	cmp	r5, #7
 800b6a8:	dc04      	bgt.n	800b6b4 <__hexnan+0xa0>
 800b6aa:	462a      	mov	r2, r5
 800b6ac:	4649      	mov	r1, r9
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	f7ff ff8a 	bl	800b5c8 <L_shift>
 800b6b4:	4544      	cmp	r4, r8
 800b6b6:	d934      	bls.n	800b722 <__hexnan+0x10e>
 800b6b8:	f1a8 0204 	sub.w	r2, r8, #4
 800b6bc:	4623      	mov	r3, r4
 800b6be:	f853 1b04 	ldr.w	r1, [r3], #4
 800b6c2:	f842 1f04 	str.w	r1, [r2, #4]!
 800b6c6:	429f      	cmp	r7, r3
 800b6c8:	d2f9      	bcs.n	800b6be <__hexnan+0xaa>
 800b6ca:	1b3b      	subs	r3, r7, r4
 800b6cc:	f023 0303 	bic.w	r3, r3, #3
 800b6d0:	3304      	adds	r3, #4
 800b6d2:	3401      	adds	r4, #1
 800b6d4:	3e03      	subs	r6, #3
 800b6d6:	42b4      	cmp	r4, r6
 800b6d8:	bf88      	it	hi
 800b6da:	2304      	movhi	r3, #4
 800b6dc:	4443      	add	r3, r8
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f843 2b04 	str.w	r2, [r3], #4
 800b6e4:	429f      	cmp	r7, r3
 800b6e6:	d2fb      	bcs.n	800b6e0 <__hexnan+0xcc>
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	b91b      	cbnz	r3, 800b6f4 <__hexnan+0xe0>
 800b6ec:	4547      	cmp	r7, r8
 800b6ee:	d127      	bne.n	800b740 <__hexnan+0x12c>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	603b      	str	r3, [r7, #0]
 800b6f4:	2005      	movs	r0, #5
 800b6f6:	e026      	b.n	800b746 <__hexnan+0x132>
 800b6f8:	3501      	adds	r5, #1
 800b6fa:	2d08      	cmp	r5, #8
 800b6fc:	f10b 0b01 	add.w	fp, fp, #1
 800b700:	dd06      	ble.n	800b710 <__hexnan+0xfc>
 800b702:	4544      	cmp	r4, r8
 800b704:	d9c3      	bls.n	800b68e <__hexnan+0x7a>
 800b706:	2300      	movs	r3, #0
 800b708:	f844 3c04 	str.w	r3, [r4, #-4]
 800b70c:	2501      	movs	r5, #1
 800b70e:	3c04      	subs	r4, #4
 800b710:	6822      	ldr	r2, [r4, #0]
 800b712:	f000 000f 	and.w	r0, r0, #15
 800b716:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b71a:	6022      	str	r2, [r4, #0]
 800b71c:	e7b7      	b.n	800b68e <__hexnan+0x7a>
 800b71e:	2508      	movs	r5, #8
 800b720:	e7b5      	b.n	800b68e <__hexnan+0x7a>
 800b722:	9b01      	ldr	r3, [sp, #4]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d0df      	beq.n	800b6e8 <__hexnan+0xd4>
 800b728:	f04f 32ff 	mov.w	r2, #4294967295
 800b72c:	f1c3 0320 	rsb	r3, r3, #32
 800b730:	fa22 f303 	lsr.w	r3, r2, r3
 800b734:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b738:	401a      	ands	r2, r3
 800b73a:	f846 2c04 	str.w	r2, [r6, #-4]
 800b73e:	e7d3      	b.n	800b6e8 <__hexnan+0xd4>
 800b740:	3f04      	subs	r7, #4
 800b742:	e7d1      	b.n	800b6e8 <__hexnan+0xd4>
 800b744:	2004      	movs	r0, #4
 800b746:	b007      	add	sp, #28
 800b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b74c <_localeconv_r>:
 800b74c:	4800      	ldr	r0, [pc, #0]	; (800b750 <_localeconv_r+0x4>)
 800b74e:	4770      	bx	lr
 800b750:	2000026c 	.word	0x2000026c

0800b754 <_lseek_r>:
 800b754:	b538      	push	{r3, r4, r5, lr}
 800b756:	4d07      	ldr	r5, [pc, #28]	; (800b774 <_lseek_r+0x20>)
 800b758:	4604      	mov	r4, r0
 800b75a:	4608      	mov	r0, r1
 800b75c:	4611      	mov	r1, r2
 800b75e:	2200      	movs	r2, #0
 800b760:	602a      	str	r2, [r5, #0]
 800b762:	461a      	mov	r2, r3
 800b764:	f7f7 fa7e 	bl	8002c64 <_lseek>
 800b768:	1c43      	adds	r3, r0, #1
 800b76a:	d102      	bne.n	800b772 <_lseek_r+0x1e>
 800b76c:	682b      	ldr	r3, [r5, #0]
 800b76e:	b103      	cbz	r3, 800b772 <_lseek_r+0x1e>
 800b770:	6023      	str	r3, [r4, #0]
 800b772:	bd38      	pop	{r3, r4, r5, pc}
 800b774:	200187bc 	.word	0x200187bc

0800b778 <malloc>:
 800b778:	4b02      	ldr	r3, [pc, #8]	; (800b784 <malloc+0xc>)
 800b77a:	4601      	mov	r1, r0
 800b77c:	6818      	ldr	r0, [r3, #0]
 800b77e:	f000 bd3f 	b.w	800c200 <_malloc_r>
 800b782:	bf00      	nop
 800b784:	20000114 	.word	0x20000114

0800b788 <__ascii_mbtowc>:
 800b788:	b082      	sub	sp, #8
 800b78a:	b901      	cbnz	r1, 800b78e <__ascii_mbtowc+0x6>
 800b78c:	a901      	add	r1, sp, #4
 800b78e:	b142      	cbz	r2, 800b7a2 <__ascii_mbtowc+0x1a>
 800b790:	b14b      	cbz	r3, 800b7a6 <__ascii_mbtowc+0x1e>
 800b792:	7813      	ldrb	r3, [r2, #0]
 800b794:	600b      	str	r3, [r1, #0]
 800b796:	7812      	ldrb	r2, [r2, #0]
 800b798:	1e10      	subs	r0, r2, #0
 800b79a:	bf18      	it	ne
 800b79c:	2001      	movne	r0, #1
 800b79e:	b002      	add	sp, #8
 800b7a0:	4770      	bx	lr
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	e7fb      	b.n	800b79e <__ascii_mbtowc+0x16>
 800b7a6:	f06f 0001 	mvn.w	r0, #1
 800b7aa:	e7f8      	b.n	800b79e <__ascii_mbtowc+0x16>

0800b7ac <memcpy>:
 800b7ac:	440a      	add	r2, r1
 800b7ae:	4291      	cmp	r1, r2
 800b7b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7b4:	d100      	bne.n	800b7b8 <memcpy+0xc>
 800b7b6:	4770      	bx	lr
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7c2:	4291      	cmp	r1, r2
 800b7c4:	d1f9      	bne.n	800b7ba <memcpy+0xe>
 800b7c6:	bd10      	pop	{r4, pc}

0800b7c8 <_Balloc>:
 800b7c8:	b570      	push	{r4, r5, r6, lr}
 800b7ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7cc:	4604      	mov	r4, r0
 800b7ce:	460d      	mov	r5, r1
 800b7d0:	b976      	cbnz	r6, 800b7f0 <_Balloc+0x28>
 800b7d2:	2010      	movs	r0, #16
 800b7d4:	f7ff ffd0 	bl	800b778 <malloc>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	6260      	str	r0, [r4, #36]	; 0x24
 800b7dc:	b920      	cbnz	r0, 800b7e8 <_Balloc+0x20>
 800b7de:	4b18      	ldr	r3, [pc, #96]	; (800b840 <_Balloc+0x78>)
 800b7e0:	4818      	ldr	r0, [pc, #96]	; (800b844 <_Balloc+0x7c>)
 800b7e2:	2166      	movs	r1, #102	; 0x66
 800b7e4:	f001 fb0c 	bl	800ce00 <__assert_func>
 800b7e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7ec:	6006      	str	r6, [r0, #0]
 800b7ee:	60c6      	str	r6, [r0, #12]
 800b7f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b7f2:	68f3      	ldr	r3, [r6, #12]
 800b7f4:	b183      	cbz	r3, 800b818 <_Balloc+0x50>
 800b7f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7fe:	b9b8      	cbnz	r0, 800b830 <_Balloc+0x68>
 800b800:	2101      	movs	r1, #1
 800b802:	fa01 f605 	lsl.w	r6, r1, r5
 800b806:	1d72      	adds	r2, r6, #5
 800b808:	0092      	lsls	r2, r2, #2
 800b80a:	4620      	mov	r0, r4
 800b80c:	f000 fc98 	bl	800c140 <_calloc_r>
 800b810:	b160      	cbz	r0, 800b82c <_Balloc+0x64>
 800b812:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b816:	e00e      	b.n	800b836 <_Balloc+0x6e>
 800b818:	2221      	movs	r2, #33	; 0x21
 800b81a:	2104      	movs	r1, #4
 800b81c:	4620      	mov	r0, r4
 800b81e:	f000 fc8f 	bl	800c140 <_calloc_r>
 800b822:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b824:	60f0      	str	r0, [r6, #12]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d1e4      	bne.n	800b7f6 <_Balloc+0x2e>
 800b82c:	2000      	movs	r0, #0
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
 800b830:	6802      	ldr	r2, [r0, #0]
 800b832:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b836:	2300      	movs	r3, #0
 800b838:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b83c:	e7f7      	b.n	800b82e <_Balloc+0x66>
 800b83e:	bf00      	nop
 800b840:	0800e676 	.word	0x0800e676
 800b844:	0800e77c 	.word	0x0800e77c

0800b848 <_Bfree>:
 800b848:	b570      	push	{r4, r5, r6, lr}
 800b84a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b84c:	4605      	mov	r5, r0
 800b84e:	460c      	mov	r4, r1
 800b850:	b976      	cbnz	r6, 800b870 <_Bfree+0x28>
 800b852:	2010      	movs	r0, #16
 800b854:	f7ff ff90 	bl	800b778 <malloc>
 800b858:	4602      	mov	r2, r0
 800b85a:	6268      	str	r0, [r5, #36]	; 0x24
 800b85c:	b920      	cbnz	r0, 800b868 <_Bfree+0x20>
 800b85e:	4b09      	ldr	r3, [pc, #36]	; (800b884 <_Bfree+0x3c>)
 800b860:	4809      	ldr	r0, [pc, #36]	; (800b888 <_Bfree+0x40>)
 800b862:	218a      	movs	r1, #138	; 0x8a
 800b864:	f001 facc 	bl	800ce00 <__assert_func>
 800b868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b86c:	6006      	str	r6, [r0, #0]
 800b86e:	60c6      	str	r6, [r0, #12]
 800b870:	b13c      	cbz	r4, 800b882 <_Bfree+0x3a>
 800b872:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b874:	6862      	ldr	r2, [r4, #4]
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b87c:	6021      	str	r1, [r4, #0]
 800b87e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b882:	bd70      	pop	{r4, r5, r6, pc}
 800b884:	0800e676 	.word	0x0800e676
 800b888:	0800e77c 	.word	0x0800e77c

0800b88c <__multadd>:
 800b88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b890:	690e      	ldr	r6, [r1, #16]
 800b892:	4607      	mov	r7, r0
 800b894:	4698      	mov	r8, r3
 800b896:	460c      	mov	r4, r1
 800b898:	f101 0014 	add.w	r0, r1, #20
 800b89c:	2300      	movs	r3, #0
 800b89e:	6805      	ldr	r5, [r0, #0]
 800b8a0:	b2a9      	uxth	r1, r5
 800b8a2:	fb02 8101 	mla	r1, r2, r1, r8
 800b8a6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b8aa:	0c2d      	lsrs	r5, r5, #16
 800b8ac:	fb02 c505 	mla	r5, r2, r5, ip
 800b8b0:	b289      	uxth	r1, r1
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b8b8:	429e      	cmp	r6, r3
 800b8ba:	f840 1b04 	str.w	r1, [r0], #4
 800b8be:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b8c2:	dcec      	bgt.n	800b89e <__multadd+0x12>
 800b8c4:	f1b8 0f00 	cmp.w	r8, #0
 800b8c8:	d022      	beq.n	800b910 <__multadd+0x84>
 800b8ca:	68a3      	ldr	r3, [r4, #8]
 800b8cc:	42b3      	cmp	r3, r6
 800b8ce:	dc19      	bgt.n	800b904 <__multadd+0x78>
 800b8d0:	6861      	ldr	r1, [r4, #4]
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	3101      	adds	r1, #1
 800b8d6:	f7ff ff77 	bl	800b7c8 <_Balloc>
 800b8da:	4605      	mov	r5, r0
 800b8dc:	b928      	cbnz	r0, 800b8ea <__multadd+0x5e>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	4b0d      	ldr	r3, [pc, #52]	; (800b918 <__multadd+0x8c>)
 800b8e2:	480e      	ldr	r0, [pc, #56]	; (800b91c <__multadd+0x90>)
 800b8e4:	21b5      	movs	r1, #181	; 0xb5
 800b8e6:	f001 fa8b 	bl	800ce00 <__assert_func>
 800b8ea:	6922      	ldr	r2, [r4, #16]
 800b8ec:	3202      	adds	r2, #2
 800b8ee:	f104 010c 	add.w	r1, r4, #12
 800b8f2:	0092      	lsls	r2, r2, #2
 800b8f4:	300c      	adds	r0, #12
 800b8f6:	f7ff ff59 	bl	800b7ac <memcpy>
 800b8fa:	4621      	mov	r1, r4
 800b8fc:	4638      	mov	r0, r7
 800b8fe:	f7ff ffa3 	bl	800b848 <_Bfree>
 800b902:	462c      	mov	r4, r5
 800b904:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b908:	3601      	adds	r6, #1
 800b90a:	f8c3 8014 	str.w	r8, [r3, #20]
 800b90e:	6126      	str	r6, [r4, #16]
 800b910:	4620      	mov	r0, r4
 800b912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b916:	bf00      	nop
 800b918:	0800e6ec 	.word	0x0800e6ec
 800b91c:	0800e77c 	.word	0x0800e77c

0800b920 <__s2b>:
 800b920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b924:	460c      	mov	r4, r1
 800b926:	4615      	mov	r5, r2
 800b928:	461f      	mov	r7, r3
 800b92a:	2209      	movs	r2, #9
 800b92c:	3308      	adds	r3, #8
 800b92e:	4606      	mov	r6, r0
 800b930:	fb93 f3f2 	sdiv	r3, r3, r2
 800b934:	2100      	movs	r1, #0
 800b936:	2201      	movs	r2, #1
 800b938:	429a      	cmp	r2, r3
 800b93a:	db09      	blt.n	800b950 <__s2b+0x30>
 800b93c:	4630      	mov	r0, r6
 800b93e:	f7ff ff43 	bl	800b7c8 <_Balloc>
 800b942:	b940      	cbnz	r0, 800b956 <__s2b+0x36>
 800b944:	4602      	mov	r2, r0
 800b946:	4b19      	ldr	r3, [pc, #100]	; (800b9ac <__s2b+0x8c>)
 800b948:	4819      	ldr	r0, [pc, #100]	; (800b9b0 <__s2b+0x90>)
 800b94a:	21ce      	movs	r1, #206	; 0xce
 800b94c:	f001 fa58 	bl	800ce00 <__assert_func>
 800b950:	0052      	lsls	r2, r2, #1
 800b952:	3101      	adds	r1, #1
 800b954:	e7f0      	b.n	800b938 <__s2b+0x18>
 800b956:	9b08      	ldr	r3, [sp, #32]
 800b958:	6143      	str	r3, [r0, #20]
 800b95a:	2d09      	cmp	r5, #9
 800b95c:	f04f 0301 	mov.w	r3, #1
 800b960:	6103      	str	r3, [r0, #16]
 800b962:	dd16      	ble.n	800b992 <__s2b+0x72>
 800b964:	f104 0909 	add.w	r9, r4, #9
 800b968:	46c8      	mov	r8, r9
 800b96a:	442c      	add	r4, r5
 800b96c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b970:	4601      	mov	r1, r0
 800b972:	3b30      	subs	r3, #48	; 0x30
 800b974:	220a      	movs	r2, #10
 800b976:	4630      	mov	r0, r6
 800b978:	f7ff ff88 	bl	800b88c <__multadd>
 800b97c:	45a0      	cmp	r8, r4
 800b97e:	d1f5      	bne.n	800b96c <__s2b+0x4c>
 800b980:	f1a5 0408 	sub.w	r4, r5, #8
 800b984:	444c      	add	r4, r9
 800b986:	1b2d      	subs	r5, r5, r4
 800b988:	1963      	adds	r3, r4, r5
 800b98a:	42bb      	cmp	r3, r7
 800b98c:	db04      	blt.n	800b998 <__s2b+0x78>
 800b98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b992:	340a      	adds	r4, #10
 800b994:	2509      	movs	r5, #9
 800b996:	e7f6      	b.n	800b986 <__s2b+0x66>
 800b998:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b99c:	4601      	mov	r1, r0
 800b99e:	3b30      	subs	r3, #48	; 0x30
 800b9a0:	220a      	movs	r2, #10
 800b9a2:	4630      	mov	r0, r6
 800b9a4:	f7ff ff72 	bl	800b88c <__multadd>
 800b9a8:	e7ee      	b.n	800b988 <__s2b+0x68>
 800b9aa:	bf00      	nop
 800b9ac:	0800e6ec 	.word	0x0800e6ec
 800b9b0:	0800e77c 	.word	0x0800e77c

0800b9b4 <__hi0bits>:
 800b9b4:	0c03      	lsrs	r3, r0, #16
 800b9b6:	041b      	lsls	r3, r3, #16
 800b9b8:	b9d3      	cbnz	r3, 800b9f0 <__hi0bits+0x3c>
 800b9ba:	0400      	lsls	r0, r0, #16
 800b9bc:	2310      	movs	r3, #16
 800b9be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b9c2:	bf04      	itt	eq
 800b9c4:	0200      	lsleq	r0, r0, #8
 800b9c6:	3308      	addeq	r3, #8
 800b9c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b9cc:	bf04      	itt	eq
 800b9ce:	0100      	lsleq	r0, r0, #4
 800b9d0:	3304      	addeq	r3, #4
 800b9d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b9d6:	bf04      	itt	eq
 800b9d8:	0080      	lsleq	r0, r0, #2
 800b9da:	3302      	addeq	r3, #2
 800b9dc:	2800      	cmp	r0, #0
 800b9de:	db05      	blt.n	800b9ec <__hi0bits+0x38>
 800b9e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b9e4:	f103 0301 	add.w	r3, r3, #1
 800b9e8:	bf08      	it	eq
 800b9ea:	2320      	moveq	r3, #32
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	4770      	bx	lr
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	e7e4      	b.n	800b9be <__hi0bits+0xa>

0800b9f4 <__lo0bits>:
 800b9f4:	6803      	ldr	r3, [r0, #0]
 800b9f6:	f013 0207 	ands.w	r2, r3, #7
 800b9fa:	4601      	mov	r1, r0
 800b9fc:	d00b      	beq.n	800ba16 <__lo0bits+0x22>
 800b9fe:	07da      	lsls	r2, r3, #31
 800ba00:	d424      	bmi.n	800ba4c <__lo0bits+0x58>
 800ba02:	0798      	lsls	r0, r3, #30
 800ba04:	bf49      	itett	mi
 800ba06:	085b      	lsrmi	r3, r3, #1
 800ba08:	089b      	lsrpl	r3, r3, #2
 800ba0a:	2001      	movmi	r0, #1
 800ba0c:	600b      	strmi	r3, [r1, #0]
 800ba0e:	bf5c      	itt	pl
 800ba10:	600b      	strpl	r3, [r1, #0]
 800ba12:	2002      	movpl	r0, #2
 800ba14:	4770      	bx	lr
 800ba16:	b298      	uxth	r0, r3
 800ba18:	b9b0      	cbnz	r0, 800ba48 <__lo0bits+0x54>
 800ba1a:	0c1b      	lsrs	r3, r3, #16
 800ba1c:	2010      	movs	r0, #16
 800ba1e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ba22:	bf04      	itt	eq
 800ba24:	0a1b      	lsreq	r3, r3, #8
 800ba26:	3008      	addeq	r0, #8
 800ba28:	071a      	lsls	r2, r3, #28
 800ba2a:	bf04      	itt	eq
 800ba2c:	091b      	lsreq	r3, r3, #4
 800ba2e:	3004      	addeq	r0, #4
 800ba30:	079a      	lsls	r2, r3, #30
 800ba32:	bf04      	itt	eq
 800ba34:	089b      	lsreq	r3, r3, #2
 800ba36:	3002      	addeq	r0, #2
 800ba38:	07da      	lsls	r2, r3, #31
 800ba3a:	d403      	bmi.n	800ba44 <__lo0bits+0x50>
 800ba3c:	085b      	lsrs	r3, r3, #1
 800ba3e:	f100 0001 	add.w	r0, r0, #1
 800ba42:	d005      	beq.n	800ba50 <__lo0bits+0x5c>
 800ba44:	600b      	str	r3, [r1, #0]
 800ba46:	4770      	bx	lr
 800ba48:	4610      	mov	r0, r2
 800ba4a:	e7e8      	b.n	800ba1e <__lo0bits+0x2a>
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	4770      	bx	lr
 800ba50:	2020      	movs	r0, #32
 800ba52:	4770      	bx	lr

0800ba54 <__i2b>:
 800ba54:	b510      	push	{r4, lr}
 800ba56:	460c      	mov	r4, r1
 800ba58:	2101      	movs	r1, #1
 800ba5a:	f7ff feb5 	bl	800b7c8 <_Balloc>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	b928      	cbnz	r0, 800ba6e <__i2b+0x1a>
 800ba62:	4b05      	ldr	r3, [pc, #20]	; (800ba78 <__i2b+0x24>)
 800ba64:	4805      	ldr	r0, [pc, #20]	; (800ba7c <__i2b+0x28>)
 800ba66:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ba6a:	f001 f9c9 	bl	800ce00 <__assert_func>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	6144      	str	r4, [r0, #20]
 800ba72:	6103      	str	r3, [r0, #16]
 800ba74:	bd10      	pop	{r4, pc}
 800ba76:	bf00      	nop
 800ba78:	0800e6ec 	.word	0x0800e6ec
 800ba7c:	0800e77c 	.word	0x0800e77c

0800ba80 <__multiply>:
 800ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba84:	4614      	mov	r4, r2
 800ba86:	690a      	ldr	r2, [r1, #16]
 800ba88:	6923      	ldr	r3, [r4, #16]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	bfb8      	it	lt
 800ba8e:	460b      	movlt	r3, r1
 800ba90:	460d      	mov	r5, r1
 800ba92:	bfbc      	itt	lt
 800ba94:	4625      	movlt	r5, r4
 800ba96:	461c      	movlt	r4, r3
 800ba98:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ba9c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800baa0:	68ab      	ldr	r3, [r5, #8]
 800baa2:	6869      	ldr	r1, [r5, #4]
 800baa4:	eb0a 0709 	add.w	r7, sl, r9
 800baa8:	42bb      	cmp	r3, r7
 800baaa:	b085      	sub	sp, #20
 800baac:	bfb8      	it	lt
 800baae:	3101      	addlt	r1, #1
 800bab0:	f7ff fe8a 	bl	800b7c8 <_Balloc>
 800bab4:	b930      	cbnz	r0, 800bac4 <__multiply+0x44>
 800bab6:	4602      	mov	r2, r0
 800bab8:	4b42      	ldr	r3, [pc, #264]	; (800bbc4 <__multiply+0x144>)
 800baba:	4843      	ldr	r0, [pc, #268]	; (800bbc8 <__multiply+0x148>)
 800babc:	f240 115d 	movw	r1, #349	; 0x15d
 800bac0:	f001 f99e 	bl	800ce00 <__assert_func>
 800bac4:	f100 0614 	add.w	r6, r0, #20
 800bac8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bacc:	4633      	mov	r3, r6
 800bace:	2200      	movs	r2, #0
 800bad0:	4543      	cmp	r3, r8
 800bad2:	d31e      	bcc.n	800bb12 <__multiply+0x92>
 800bad4:	f105 0c14 	add.w	ip, r5, #20
 800bad8:	f104 0314 	add.w	r3, r4, #20
 800badc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bae0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bae4:	9202      	str	r2, [sp, #8]
 800bae6:	ebac 0205 	sub.w	r2, ip, r5
 800baea:	3a15      	subs	r2, #21
 800baec:	f022 0203 	bic.w	r2, r2, #3
 800baf0:	3204      	adds	r2, #4
 800baf2:	f105 0115 	add.w	r1, r5, #21
 800baf6:	458c      	cmp	ip, r1
 800baf8:	bf38      	it	cc
 800bafa:	2204      	movcc	r2, #4
 800bafc:	9201      	str	r2, [sp, #4]
 800bafe:	9a02      	ldr	r2, [sp, #8]
 800bb00:	9303      	str	r3, [sp, #12]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d808      	bhi.n	800bb18 <__multiply+0x98>
 800bb06:	2f00      	cmp	r7, #0
 800bb08:	dc55      	bgt.n	800bbb6 <__multiply+0x136>
 800bb0a:	6107      	str	r7, [r0, #16]
 800bb0c:	b005      	add	sp, #20
 800bb0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb12:	f843 2b04 	str.w	r2, [r3], #4
 800bb16:	e7db      	b.n	800bad0 <__multiply+0x50>
 800bb18:	f8b3 a000 	ldrh.w	sl, [r3]
 800bb1c:	f1ba 0f00 	cmp.w	sl, #0
 800bb20:	d020      	beq.n	800bb64 <__multiply+0xe4>
 800bb22:	f105 0e14 	add.w	lr, r5, #20
 800bb26:	46b1      	mov	r9, r6
 800bb28:	2200      	movs	r2, #0
 800bb2a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bb2e:	f8d9 b000 	ldr.w	fp, [r9]
 800bb32:	b2a1      	uxth	r1, r4
 800bb34:	fa1f fb8b 	uxth.w	fp, fp
 800bb38:	fb0a b101 	mla	r1, sl, r1, fp
 800bb3c:	4411      	add	r1, r2
 800bb3e:	f8d9 2000 	ldr.w	r2, [r9]
 800bb42:	0c24      	lsrs	r4, r4, #16
 800bb44:	0c12      	lsrs	r2, r2, #16
 800bb46:	fb0a 2404 	mla	r4, sl, r4, r2
 800bb4a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bb4e:	b289      	uxth	r1, r1
 800bb50:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bb54:	45f4      	cmp	ip, lr
 800bb56:	f849 1b04 	str.w	r1, [r9], #4
 800bb5a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bb5e:	d8e4      	bhi.n	800bb2a <__multiply+0xaa>
 800bb60:	9901      	ldr	r1, [sp, #4]
 800bb62:	5072      	str	r2, [r6, r1]
 800bb64:	9a03      	ldr	r2, [sp, #12]
 800bb66:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb6a:	3304      	adds	r3, #4
 800bb6c:	f1b9 0f00 	cmp.w	r9, #0
 800bb70:	d01f      	beq.n	800bbb2 <__multiply+0x132>
 800bb72:	6834      	ldr	r4, [r6, #0]
 800bb74:	f105 0114 	add.w	r1, r5, #20
 800bb78:	46b6      	mov	lr, r6
 800bb7a:	f04f 0a00 	mov.w	sl, #0
 800bb7e:	880a      	ldrh	r2, [r1, #0]
 800bb80:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bb84:	fb09 b202 	mla	r2, r9, r2, fp
 800bb88:	4492      	add	sl, r2
 800bb8a:	b2a4      	uxth	r4, r4
 800bb8c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bb90:	f84e 4b04 	str.w	r4, [lr], #4
 800bb94:	f851 4b04 	ldr.w	r4, [r1], #4
 800bb98:	f8be 2000 	ldrh.w	r2, [lr]
 800bb9c:	0c24      	lsrs	r4, r4, #16
 800bb9e:	fb09 2404 	mla	r4, r9, r4, r2
 800bba2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bba6:	458c      	cmp	ip, r1
 800bba8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bbac:	d8e7      	bhi.n	800bb7e <__multiply+0xfe>
 800bbae:	9a01      	ldr	r2, [sp, #4]
 800bbb0:	50b4      	str	r4, [r6, r2]
 800bbb2:	3604      	adds	r6, #4
 800bbb4:	e7a3      	b.n	800bafe <__multiply+0x7e>
 800bbb6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d1a5      	bne.n	800bb0a <__multiply+0x8a>
 800bbbe:	3f01      	subs	r7, #1
 800bbc0:	e7a1      	b.n	800bb06 <__multiply+0x86>
 800bbc2:	bf00      	nop
 800bbc4:	0800e6ec 	.word	0x0800e6ec
 800bbc8:	0800e77c 	.word	0x0800e77c

0800bbcc <__pow5mult>:
 800bbcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbd0:	4615      	mov	r5, r2
 800bbd2:	f012 0203 	ands.w	r2, r2, #3
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	460f      	mov	r7, r1
 800bbda:	d007      	beq.n	800bbec <__pow5mult+0x20>
 800bbdc:	4c25      	ldr	r4, [pc, #148]	; (800bc74 <__pow5mult+0xa8>)
 800bbde:	3a01      	subs	r2, #1
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbe6:	f7ff fe51 	bl	800b88c <__multadd>
 800bbea:	4607      	mov	r7, r0
 800bbec:	10ad      	asrs	r5, r5, #2
 800bbee:	d03d      	beq.n	800bc6c <__pow5mult+0xa0>
 800bbf0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bbf2:	b97c      	cbnz	r4, 800bc14 <__pow5mult+0x48>
 800bbf4:	2010      	movs	r0, #16
 800bbf6:	f7ff fdbf 	bl	800b778 <malloc>
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	6270      	str	r0, [r6, #36]	; 0x24
 800bbfe:	b928      	cbnz	r0, 800bc0c <__pow5mult+0x40>
 800bc00:	4b1d      	ldr	r3, [pc, #116]	; (800bc78 <__pow5mult+0xac>)
 800bc02:	481e      	ldr	r0, [pc, #120]	; (800bc7c <__pow5mult+0xb0>)
 800bc04:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bc08:	f001 f8fa 	bl	800ce00 <__assert_func>
 800bc0c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc10:	6004      	str	r4, [r0, #0]
 800bc12:	60c4      	str	r4, [r0, #12]
 800bc14:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bc18:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc1c:	b94c      	cbnz	r4, 800bc32 <__pow5mult+0x66>
 800bc1e:	f240 2171 	movw	r1, #625	; 0x271
 800bc22:	4630      	mov	r0, r6
 800bc24:	f7ff ff16 	bl	800ba54 <__i2b>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc2e:	4604      	mov	r4, r0
 800bc30:	6003      	str	r3, [r0, #0]
 800bc32:	f04f 0900 	mov.w	r9, #0
 800bc36:	07eb      	lsls	r3, r5, #31
 800bc38:	d50a      	bpl.n	800bc50 <__pow5mult+0x84>
 800bc3a:	4639      	mov	r1, r7
 800bc3c:	4622      	mov	r2, r4
 800bc3e:	4630      	mov	r0, r6
 800bc40:	f7ff ff1e 	bl	800ba80 <__multiply>
 800bc44:	4639      	mov	r1, r7
 800bc46:	4680      	mov	r8, r0
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f7ff fdfd 	bl	800b848 <_Bfree>
 800bc4e:	4647      	mov	r7, r8
 800bc50:	106d      	asrs	r5, r5, #1
 800bc52:	d00b      	beq.n	800bc6c <__pow5mult+0xa0>
 800bc54:	6820      	ldr	r0, [r4, #0]
 800bc56:	b938      	cbnz	r0, 800bc68 <__pow5mult+0x9c>
 800bc58:	4622      	mov	r2, r4
 800bc5a:	4621      	mov	r1, r4
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	f7ff ff0f 	bl	800ba80 <__multiply>
 800bc62:	6020      	str	r0, [r4, #0]
 800bc64:	f8c0 9000 	str.w	r9, [r0]
 800bc68:	4604      	mov	r4, r0
 800bc6a:	e7e4      	b.n	800bc36 <__pow5mult+0x6a>
 800bc6c:	4638      	mov	r0, r7
 800bc6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc72:	bf00      	nop
 800bc74:	0800e8d0 	.word	0x0800e8d0
 800bc78:	0800e676 	.word	0x0800e676
 800bc7c:	0800e77c 	.word	0x0800e77c

0800bc80 <__lshift>:
 800bc80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc84:	460c      	mov	r4, r1
 800bc86:	6849      	ldr	r1, [r1, #4]
 800bc88:	6923      	ldr	r3, [r4, #16]
 800bc8a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc8e:	68a3      	ldr	r3, [r4, #8]
 800bc90:	4607      	mov	r7, r0
 800bc92:	4691      	mov	r9, r2
 800bc94:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc98:	f108 0601 	add.w	r6, r8, #1
 800bc9c:	42b3      	cmp	r3, r6
 800bc9e:	db0b      	blt.n	800bcb8 <__lshift+0x38>
 800bca0:	4638      	mov	r0, r7
 800bca2:	f7ff fd91 	bl	800b7c8 <_Balloc>
 800bca6:	4605      	mov	r5, r0
 800bca8:	b948      	cbnz	r0, 800bcbe <__lshift+0x3e>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	4b28      	ldr	r3, [pc, #160]	; (800bd50 <__lshift+0xd0>)
 800bcae:	4829      	ldr	r0, [pc, #164]	; (800bd54 <__lshift+0xd4>)
 800bcb0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bcb4:	f001 f8a4 	bl	800ce00 <__assert_func>
 800bcb8:	3101      	adds	r1, #1
 800bcba:	005b      	lsls	r3, r3, #1
 800bcbc:	e7ee      	b.n	800bc9c <__lshift+0x1c>
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	f100 0114 	add.w	r1, r0, #20
 800bcc4:	f100 0210 	add.w	r2, r0, #16
 800bcc8:	4618      	mov	r0, r3
 800bcca:	4553      	cmp	r3, sl
 800bccc:	db33      	blt.n	800bd36 <__lshift+0xb6>
 800bcce:	6920      	ldr	r0, [r4, #16]
 800bcd0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bcd4:	f104 0314 	add.w	r3, r4, #20
 800bcd8:	f019 091f 	ands.w	r9, r9, #31
 800bcdc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bce0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bce4:	d02b      	beq.n	800bd3e <__lshift+0xbe>
 800bce6:	f1c9 0e20 	rsb	lr, r9, #32
 800bcea:	468a      	mov	sl, r1
 800bcec:	2200      	movs	r2, #0
 800bcee:	6818      	ldr	r0, [r3, #0]
 800bcf0:	fa00 f009 	lsl.w	r0, r0, r9
 800bcf4:	4302      	orrs	r2, r0
 800bcf6:	f84a 2b04 	str.w	r2, [sl], #4
 800bcfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcfe:	459c      	cmp	ip, r3
 800bd00:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd04:	d8f3      	bhi.n	800bcee <__lshift+0x6e>
 800bd06:	ebac 0304 	sub.w	r3, ip, r4
 800bd0a:	3b15      	subs	r3, #21
 800bd0c:	f023 0303 	bic.w	r3, r3, #3
 800bd10:	3304      	adds	r3, #4
 800bd12:	f104 0015 	add.w	r0, r4, #21
 800bd16:	4584      	cmp	ip, r0
 800bd18:	bf38      	it	cc
 800bd1a:	2304      	movcc	r3, #4
 800bd1c:	50ca      	str	r2, [r1, r3]
 800bd1e:	b10a      	cbz	r2, 800bd24 <__lshift+0xa4>
 800bd20:	f108 0602 	add.w	r6, r8, #2
 800bd24:	3e01      	subs	r6, #1
 800bd26:	4638      	mov	r0, r7
 800bd28:	612e      	str	r6, [r5, #16]
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	f7ff fd8c 	bl	800b848 <_Bfree>
 800bd30:	4628      	mov	r0, r5
 800bd32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd36:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd3a:	3301      	adds	r3, #1
 800bd3c:	e7c5      	b.n	800bcca <__lshift+0x4a>
 800bd3e:	3904      	subs	r1, #4
 800bd40:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd44:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd48:	459c      	cmp	ip, r3
 800bd4a:	d8f9      	bhi.n	800bd40 <__lshift+0xc0>
 800bd4c:	e7ea      	b.n	800bd24 <__lshift+0xa4>
 800bd4e:	bf00      	nop
 800bd50:	0800e6ec 	.word	0x0800e6ec
 800bd54:	0800e77c 	.word	0x0800e77c

0800bd58 <__mcmp>:
 800bd58:	b530      	push	{r4, r5, lr}
 800bd5a:	6902      	ldr	r2, [r0, #16]
 800bd5c:	690c      	ldr	r4, [r1, #16]
 800bd5e:	1b12      	subs	r2, r2, r4
 800bd60:	d10e      	bne.n	800bd80 <__mcmp+0x28>
 800bd62:	f100 0314 	add.w	r3, r0, #20
 800bd66:	3114      	adds	r1, #20
 800bd68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd78:	42a5      	cmp	r5, r4
 800bd7a:	d003      	beq.n	800bd84 <__mcmp+0x2c>
 800bd7c:	d305      	bcc.n	800bd8a <__mcmp+0x32>
 800bd7e:	2201      	movs	r2, #1
 800bd80:	4610      	mov	r0, r2
 800bd82:	bd30      	pop	{r4, r5, pc}
 800bd84:	4283      	cmp	r3, r0
 800bd86:	d3f3      	bcc.n	800bd70 <__mcmp+0x18>
 800bd88:	e7fa      	b.n	800bd80 <__mcmp+0x28>
 800bd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd8e:	e7f7      	b.n	800bd80 <__mcmp+0x28>

0800bd90 <__mdiff>:
 800bd90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd94:	460c      	mov	r4, r1
 800bd96:	4606      	mov	r6, r0
 800bd98:	4611      	mov	r1, r2
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	4617      	mov	r7, r2
 800bd9e:	f7ff ffdb 	bl	800bd58 <__mcmp>
 800bda2:	1e05      	subs	r5, r0, #0
 800bda4:	d110      	bne.n	800bdc8 <__mdiff+0x38>
 800bda6:	4629      	mov	r1, r5
 800bda8:	4630      	mov	r0, r6
 800bdaa:	f7ff fd0d 	bl	800b7c8 <_Balloc>
 800bdae:	b930      	cbnz	r0, 800bdbe <__mdiff+0x2e>
 800bdb0:	4b39      	ldr	r3, [pc, #228]	; (800be98 <__mdiff+0x108>)
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	f240 2132 	movw	r1, #562	; 0x232
 800bdb8:	4838      	ldr	r0, [pc, #224]	; (800be9c <__mdiff+0x10c>)
 800bdba:	f001 f821 	bl	800ce00 <__assert_func>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc8:	bfa4      	itt	ge
 800bdca:	463b      	movge	r3, r7
 800bdcc:	4627      	movge	r7, r4
 800bdce:	4630      	mov	r0, r6
 800bdd0:	6879      	ldr	r1, [r7, #4]
 800bdd2:	bfa6      	itte	ge
 800bdd4:	461c      	movge	r4, r3
 800bdd6:	2500      	movge	r5, #0
 800bdd8:	2501      	movlt	r5, #1
 800bdda:	f7ff fcf5 	bl	800b7c8 <_Balloc>
 800bdde:	b920      	cbnz	r0, 800bdea <__mdiff+0x5a>
 800bde0:	4b2d      	ldr	r3, [pc, #180]	; (800be98 <__mdiff+0x108>)
 800bde2:	4602      	mov	r2, r0
 800bde4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bde8:	e7e6      	b.n	800bdb8 <__mdiff+0x28>
 800bdea:	693e      	ldr	r6, [r7, #16]
 800bdec:	60c5      	str	r5, [r0, #12]
 800bdee:	6925      	ldr	r5, [r4, #16]
 800bdf0:	f107 0114 	add.w	r1, r7, #20
 800bdf4:	f104 0914 	add.w	r9, r4, #20
 800bdf8:	f100 0e14 	add.w	lr, r0, #20
 800bdfc:	f107 0210 	add.w	r2, r7, #16
 800be00:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800be04:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800be08:	46f2      	mov	sl, lr
 800be0a:	2700      	movs	r7, #0
 800be0c:	f859 3b04 	ldr.w	r3, [r9], #4
 800be10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800be14:	fa1f f883 	uxth.w	r8, r3
 800be18:	fa17 f78b 	uxtah	r7, r7, fp
 800be1c:	0c1b      	lsrs	r3, r3, #16
 800be1e:	eba7 0808 	sub.w	r8, r7, r8
 800be22:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800be26:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800be2a:	fa1f f888 	uxth.w	r8, r8
 800be2e:	141f      	asrs	r7, r3, #16
 800be30:	454d      	cmp	r5, r9
 800be32:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800be36:	f84a 3b04 	str.w	r3, [sl], #4
 800be3a:	d8e7      	bhi.n	800be0c <__mdiff+0x7c>
 800be3c:	1b2b      	subs	r3, r5, r4
 800be3e:	3b15      	subs	r3, #21
 800be40:	f023 0303 	bic.w	r3, r3, #3
 800be44:	3304      	adds	r3, #4
 800be46:	3415      	adds	r4, #21
 800be48:	42a5      	cmp	r5, r4
 800be4a:	bf38      	it	cc
 800be4c:	2304      	movcc	r3, #4
 800be4e:	4419      	add	r1, r3
 800be50:	4473      	add	r3, lr
 800be52:	469e      	mov	lr, r3
 800be54:	460d      	mov	r5, r1
 800be56:	4565      	cmp	r5, ip
 800be58:	d30e      	bcc.n	800be78 <__mdiff+0xe8>
 800be5a:	f10c 0203 	add.w	r2, ip, #3
 800be5e:	1a52      	subs	r2, r2, r1
 800be60:	f022 0203 	bic.w	r2, r2, #3
 800be64:	3903      	subs	r1, #3
 800be66:	458c      	cmp	ip, r1
 800be68:	bf38      	it	cc
 800be6a:	2200      	movcc	r2, #0
 800be6c:	441a      	add	r2, r3
 800be6e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800be72:	b17b      	cbz	r3, 800be94 <__mdiff+0x104>
 800be74:	6106      	str	r6, [r0, #16]
 800be76:	e7a5      	b.n	800bdc4 <__mdiff+0x34>
 800be78:	f855 8b04 	ldr.w	r8, [r5], #4
 800be7c:	fa17 f488 	uxtah	r4, r7, r8
 800be80:	1422      	asrs	r2, r4, #16
 800be82:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800be86:	b2a4      	uxth	r4, r4
 800be88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800be8c:	f84e 4b04 	str.w	r4, [lr], #4
 800be90:	1417      	asrs	r7, r2, #16
 800be92:	e7e0      	b.n	800be56 <__mdiff+0xc6>
 800be94:	3e01      	subs	r6, #1
 800be96:	e7ea      	b.n	800be6e <__mdiff+0xde>
 800be98:	0800e6ec 	.word	0x0800e6ec
 800be9c:	0800e77c 	.word	0x0800e77c

0800bea0 <__ulp>:
 800bea0:	b082      	sub	sp, #8
 800bea2:	ed8d 0b00 	vstr	d0, [sp]
 800bea6:	9b01      	ldr	r3, [sp, #4]
 800bea8:	4912      	ldr	r1, [pc, #72]	; (800bef4 <__ulp+0x54>)
 800beaa:	4019      	ands	r1, r3
 800beac:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800beb0:	2900      	cmp	r1, #0
 800beb2:	dd05      	ble.n	800bec0 <__ulp+0x20>
 800beb4:	2200      	movs	r2, #0
 800beb6:	460b      	mov	r3, r1
 800beb8:	ec43 2b10 	vmov	d0, r2, r3
 800bebc:	b002      	add	sp, #8
 800bebe:	4770      	bx	lr
 800bec0:	4249      	negs	r1, r1
 800bec2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bec6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800beca:	f04f 0200 	mov.w	r2, #0
 800bece:	f04f 0300 	mov.w	r3, #0
 800bed2:	da04      	bge.n	800bede <__ulp+0x3e>
 800bed4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bed8:	fa41 f300 	asr.w	r3, r1, r0
 800bedc:	e7ec      	b.n	800beb8 <__ulp+0x18>
 800bede:	f1a0 0114 	sub.w	r1, r0, #20
 800bee2:	291e      	cmp	r1, #30
 800bee4:	bfda      	itte	le
 800bee6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800beea:	fa20 f101 	lsrle.w	r1, r0, r1
 800beee:	2101      	movgt	r1, #1
 800bef0:	460a      	mov	r2, r1
 800bef2:	e7e1      	b.n	800beb8 <__ulp+0x18>
 800bef4:	7ff00000 	.word	0x7ff00000

0800bef8 <__b2d>:
 800bef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800befa:	6905      	ldr	r5, [r0, #16]
 800befc:	f100 0714 	add.w	r7, r0, #20
 800bf00:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bf04:	1f2e      	subs	r6, r5, #4
 800bf06:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f7ff fd52 	bl	800b9b4 <__hi0bits>
 800bf10:	f1c0 0320 	rsb	r3, r0, #32
 800bf14:	280a      	cmp	r0, #10
 800bf16:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bf94 <__b2d+0x9c>
 800bf1a:	600b      	str	r3, [r1, #0]
 800bf1c:	dc14      	bgt.n	800bf48 <__b2d+0x50>
 800bf1e:	f1c0 0e0b 	rsb	lr, r0, #11
 800bf22:	fa24 f10e 	lsr.w	r1, r4, lr
 800bf26:	42b7      	cmp	r7, r6
 800bf28:	ea41 030c 	orr.w	r3, r1, ip
 800bf2c:	bf34      	ite	cc
 800bf2e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf32:	2100      	movcs	r1, #0
 800bf34:	3015      	adds	r0, #21
 800bf36:	fa04 f000 	lsl.w	r0, r4, r0
 800bf3a:	fa21 f10e 	lsr.w	r1, r1, lr
 800bf3e:	ea40 0201 	orr.w	r2, r0, r1
 800bf42:	ec43 2b10 	vmov	d0, r2, r3
 800bf46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf48:	42b7      	cmp	r7, r6
 800bf4a:	bf3a      	itte	cc
 800bf4c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf50:	f1a5 0608 	subcc.w	r6, r5, #8
 800bf54:	2100      	movcs	r1, #0
 800bf56:	380b      	subs	r0, #11
 800bf58:	d017      	beq.n	800bf8a <__b2d+0x92>
 800bf5a:	f1c0 0c20 	rsb	ip, r0, #32
 800bf5e:	fa04 f500 	lsl.w	r5, r4, r0
 800bf62:	42be      	cmp	r6, r7
 800bf64:	fa21 f40c 	lsr.w	r4, r1, ip
 800bf68:	ea45 0504 	orr.w	r5, r5, r4
 800bf6c:	bf8c      	ite	hi
 800bf6e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bf72:	2400      	movls	r4, #0
 800bf74:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bf78:	fa01 f000 	lsl.w	r0, r1, r0
 800bf7c:	fa24 f40c 	lsr.w	r4, r4, ip
 800bf80:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bf84:	ea40 0204 	orr.w	r2, r0, r4
 800bf88:	e7db      	b.n	800bf42 <__b2d+0x4a>
 800bf8a:	ea44 030c 	orr.w	r3, r4, ip
 800bf8e:	460a      	mov	r2, r1
 800bf90:	e7d7      	b.n	800bf42 <__b2d+0x4a>
 800bf92:	bf00      	nop
 800bf94:	3ff00000 	.word	0x3ff00000

0800bf98 <__d2b>:
 800bf98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf9c:	4689      	mov	r9, r1
 800bf9e:	2101      	movs	r1, #1
 800bfa0:	ec57 6b10 	vmov	r6, r7, d0
 800bfa4:	4690      	mov	r8, r2
 800bfa6:	f7ff fc0f 	bl	800b7c8 <_Balloc>
 800bfaa:	4604      	mov	r4, r0
 800bfac:	b930      	cbnz	r0, 800bfbc <__d2b+0x24>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	4b25      	ldr	r3, [pc, #148]	; (800c048 <__d2b+0xb0>)
 800bfb2:	4826      	ldr	r0, [pc, #152]	; (800c04c <__d2b+0xb4>)
 800bfb4:	f240 310a 	movw	r1, #778	; 0x30a
 800bfb8:	f000 ff22 	bl	800ce00 <__assert_func>
 800bfbc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bfc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bfc4:	bb35      	cbnz	r5, 800c014 <__d2b+0x7c>
 800bfc6:	2e00      	cmp	r6, #0
 800bfc8:	9301      	str	r3, [sp, #4]
 800bfca:	d028      	beq.n	800c01e <__d2b+0x86>
 800bfcc:	4668      	mov	r0, sp
 800bfce:	9600      	str	r6, [sp, #0]
 800bfd0:	f7ff fd10 	bl	800b9f4 <__lo0bits>
 800bfd4:	9900      	ldr	r1, [sp, #0]
 800bfd6:	b300      	cbz	r0, 800c01a <__d2b+0x82>
 800bfd8:	9a01      	ldr	r2, [sp, #4]
 800bfda:	f1c0 0320 	rsb	r3, r0, #32
 800bfde:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe2:	430b      	orrs	r3, r1
 800bfe4:	40c2      	lsrs	r2, r0
 800bfe6:	6163      	str	r3, [r4, #20]
 800bfe8:	9201      	str	r2, [sp, #4]
 800bfea:	9b01      	ldr	r3, [sp, #4]
 800bfec:	61a3      	str	r3, [r4, #24]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	bf14      	ite	ne
 800bff2:	2202      	movne	r2, #2
 800bff4:	2201      	moveq	r2, #1
 800bff6:	6122      	str	r2, [r4, #16]
 800bff8:	b1d5      	cbz	r5, 800c030 <__d2b+0x98>
 800bffa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bffe:	4405      	add	r5, r0
 800c000:	f8c9 5000 	str.w	r5, [r9]
 800c004:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c008:	f8c8 0000 	str.w	r0, [r8]
 800c00c:	4620      	mov	r0, r4
 800c00e:	b003      	add	sp, #12
 800c010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c014:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c018:	e7d5      	b.n	800bfc6 <__d2b+0x2e>
 800c01a:	6161      	str	r1, [r4, #20]
 800c01c:	e7e5      	b.n	800bfea <__d2b+0x52>
 800c01e:	a801      	add	r0, sp, #4
 800c020:	f7ff fce8 	bl	800b9f4 <__lo0bits>
 800c024:	9b01      	ldr	r3, [sp, #4]
 800c026:	6163      	str	r3, [r4, #20]
 800c028:	2201      	movs	r2, #1
 800c02a:	6122      	str	r2, [r4, #16]
 800c02c:	3020      	adds	r0, #32
 800c02e:	e7e3      	b.n	800bff8 <__d2b+0x60>
 800c030:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c034:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c038:	f8c9 0000 	str.w	r0, [r9]
 800c03c:	6918      	ldr	r0, [r3, #16]
 800c03e:	f7ff fcb9 	bl	800b9b4 <__hi0bits>
 800c042:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c046:	e7df      	b.n	800c008 <__d2b+0x70>
 800c048:	0800e6ec 	.word	0x0800e6ec
 800c04c:	0800e77c 	.word	0x0800e77c

0800c050 <__ratio>:
 800c050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	468a      	mov	sl, r1
 800c056:	4669      	mov	r1, sp
 800c058:	4683      	mov	fp, r0
 800c05a:	f7ff ff4d 	bl	800bef8 <__b2d>
 800c05e:	a901      	add	r1, sp, #4
 800c060:	4650      	mov	r0, sl
 800c062:	ec59 8b10 	vmov	r8, r9, d0
 800c066:	ee10 6a10 	vmov	r6, s0
 800c06a:	f7ff ff45 	bl	800bef8 <__b2d>
 800c06e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c072:	f8da 2010 	ldr.w	r2, [sl, #16]
 800c076:	eba3 0c02 	sub.w	ip, r3, r2
 800c07a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c07e:	1a9b      	subs	r3, r3, r2
 800c080:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c084:	ec55 4b10 	vmov	r4, r5, d0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	ee10 0a10 	vmov	r0, s0
 800c08e:	bfce      	itee	gt
 800c090:	464a      	movgt	r2, r9
 800c092:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c096:	462a      	movle	r2, r5
 800c098:	464f      	mov	r7, r9
 800c09a:	4629      	mov	r1, r5
 800c09c:	bfcc      	ite	gt
 800c09e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c0a2:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c0a6:	ec47 6b17 	vmov	d7, r6, r7
 800c0aa:	ec41 0b16 	vmov	d6, r0, r1
 800c0ae:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800c0b2:	b003      	add	sp, #12
 800c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0b8 <__copybits>:
 800c0b8:	3901      	subs	r1, #1
 800c0ba:	b570      	push	{r4, r5, r6, lr}
 800c0bc:	1149      	asrs	r1, r1, #5
 800c0be:	6914      	ldr	r4, [r2, #16]
 800c0c0:	3101      	adds	r1, #1
 800c0c2:	f102 0314 	add.w	r3, r2, #20
 800c0c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0ce:	1f05      	subs	r5, r0, #4
 800c0d0:	42a3      	cmp	r3, r4
 800c0d2:	d30c      	bcc.n	800c0ee <__copybits+0x36>
 800c0d4:	1aa3      	subs	r3, r4, r2
 800c0d6:	3b11      	subs	r3, #17
 800c0d8:	f023 0303 	bic.w	r3, r3, #3
 800c0dc:	3211      	adds	r2, #17
 800c0de:	42a2      	cmp	r2, r4
 800c0e0:	bf88      	it	hi
 800c0e2:	2300      	movhi	r3, #0
 800c0e4:	4418      	add	r0, r3
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	4288      	cmp	r0, r1
 800c0ea:	d305      	bcc.n	800c0f8 <__copybits+0x40>
 800c0ec:	bd70      	pop	{r4, r5, r6, pc}
 800c0ee:	f853 6b04 	ldr.w	r6, [r3], #4
 800c0f2:	f845 6f04 	str.w	r6, [r5, #4]!
 800c0f6:	e7eb      	b.n	800c0d0 <__copybits+0x18>
 800c0f8:	f840 3b04 	str.w	r3, [r0], #4
 800c0fc:	e7f4      	b.n	800c0e8 <__copybits+0x30>

0800c0fe <__any_on>:
 800c0fe:	f100 0214 	add.w	r2, r0, #20
 800c102:	6900      	ldr	r0, [r0, #16]
 800c104:	114b      	asrs	r3, r1, #5
 800c106:	4298      	cmp	r0, r3
 800c108:	b510      	push	{r4, lr}
 800c10a:	db11      	blt.n	800c130 <__any_on+0x32>
 800c10c:	dd0a      	ble.n	800c124 <__any_on+0x26>
 800c10e:	f011 011f 	ands.w	r1, r1, #31
 800c112:	d007      	beq.n	800c124 <__any_on+0x26>
 800c114:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c118:	fa24 f001 	lsr.w	r0, r4, r1
 800c11c:	fa00 f101 	lsl.w	r1, r0, r1
 800c120:	428c      	cmp	r4, r1
 800c122:	d10b      	bne.n	800c13c <__any_on+0x3e>
 800c124:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c128:	4293      	cmp	r3, r2
 800c12a:	d803      	bhi.n	800c134 <__any_on+0x36>
 800c12c:	2000      	movs	r0, #0
 800c12e:	bd10      	pop	{r4, pc}
 800c130:	4603      	mov	r3, r0
 800c132:	e7f7      	b.n	800c124 <__any_on+0x26>
 800c134:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c138:	2900      	cmp	r1, #0
 800c13a:	d0f5      	beq.n	800c128 <__any_on+0x2a>
 800c13c:	2001      	movs	r0, #1
 800c13e:	e7f6      	b.n	800c12e <__any_on+0x30>

0800c140 <_calloc_r>:
 800c140:	b513      	push	{r0, r1, r4, lr}
 800c142:	434a      	muls	r2, r1
 800c144:	4611      	mov	r1, r2
 800c146:	9201      	str	r2, [sp, #4]
 800c148:	f000 f85a 	bl	800c200 <_malloc_r>
 800c14c:	4604      	mov	r4, r0
 800c14e:	b118      	cbz	r0, 800c158 <_calloc_r+0x18>
 800c150:	9a01      	ldr	r2, [sp, #4]
 800c152:	2100      	movs	r1, #0
 800c154:	f7fc fbca 	bl	80088ec <memset>
 800c158:	4620      	mov	r0, r4
 800c15a:	b002      	add	sp, #8
 800c15c:	bd10      	pop	{r4, pc}
	...

0800c160 <_free_r>:
 800c160:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c162:	2900      	cmp	r1, #0
 800c164:	d048      	beq.n	800c1f8 <_free_r+0x98>
 800c166:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c16a:	9001      	str	r0, [sp, #4]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	f1a1 0404 	sub.w	r4, r1, #4
 800c172:	bfb8      	it	lt
 800c174:	18e4      	addlt	r4, r4, r3
 800c176:	f001 f847 	bl	800d208 <__malloc_lock>
 800c17a:	4a20      	ldr	r2, [pc, #128]	; (800c1fc <_free_r+0x9c>)
 800c17c:	9801      	ldr	r0, [sp, #4]
 800c17e:	6813      	ldr	r3, [r2, #0]
 800c180:	4615      	mov	r5, r2
 800c182:	b933      	cbnz	r3, 800c192 <_free_r+0x32>
 800c184:	6063      	str	r3, [r4, #4]
 800c186:	6014      	str	r4, [r2, #0]
 800c188:	b003      	add	sp, #12
 800c18a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c18e:	f001 b841 	b.w	800d214 <__malloc_unlock>
 800c192:	42a3      	cmp	r3, r4
 800c194:	d90b      	bls.n	800c1ae <_free_r+0x4e>
 800c196:	6821      	ldr	r1, [r4, #0]
 800c198:	1862      	adds	r2, r4, r1
 800c19a:	4293      	cmp	r3, r2
 800c19c:	bf04      	itt	eq
 800c19e:	681a      	ldreq	r2, [r3, #0]
 800c1a0:	685b      	ldreq	r3, [r3, #4]
 800c1a2:	6063      	str	r3, [r4, #4]
 800c1a4:	bf04      	itt	eq
 800c1a6:	1852      	addeq	r2, r2, r1
 800c1a8:	6022      	streq	r2, [r4, #0]
 800c1aa:	602c      	str	r4, [r5, #0]
 800c1ac:	e7ec      	b.n	800c188 <_free_r+0x28>
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	685b      	ldr	r3, [r3, #4]
 800c1b2:	b10b      	cbz	r3, 800c1b8 <_free_r+0x58>
 800c1b4:	42a3      	cmp	r3, r4
 800c1b6:	d9fa      	bls.n	800c1ae <_free_r+0x4e>
 800c1b8:	6811      	ldr	r1, [r2, #0]
 800c1ba:	1855      	adds	r5, r2, r1
 800c1bc:	42a5      	cmp	r5, r4
 800c1be:	d10b      	bne.n	800c1d8 <_free_r+0x78>
 800c1c0:	6824      	ldr	r4, [r4, #0]
 800c1c2:	4421      	add	r1, r4
 800c1c4:	1854      	adds	r4, r2, r1
 800c1c6:	42a3      	cmp	r3, r4
 800c1c8:	6011      	str	r1, [r2, #0]
 800c1ca:	d1dd      	bne.n	800c188 <_free_r+0x28>
 800c1cc:	681c      	ldr	r4, [r3, #0]
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	6053      	str	r3, [r2, #4]
 800c1d2:	4421      	add	r1, r4
 800c1d4:	6011      	str	r1, [r2, #0]
 800c1d6:	e7d7      	b.n	800c188 <_free_r+0x28>
 800c1d8:	d902      	bls.n	800c1e0 <_free_r+0x80>
 800c1da:	230c      	movs	r3, #12
 800c1dc:	6003      	str	r3, [r0, #0]
 800c1de:	e7d3      	b.n	800c188 <_free_r+0x28>
 800c1e0:	6825      	ldr	r5, [r4, #0]
 800c1e2:	1961      	adds	r1, r4, r5
 800c1e4:	428b      	cmp	r3, r1
 800c1e6:	bf04      	itt	eq
 800c1e8:	6819      	ldreq	r1, [r3, #0]
 800c1ea:	685b      	ldreq	r3, [r3, #4]
 800c1ec:	6063      	str	r3, [r4, #4]
 800c1ee:	bf04      	itt	eq
 800c1f0:	1949      	addeq	r1, r1, r5
 800c1f2:	6021      	streq	r1, [r4, #0]
 800c1f4:	6054      	str	r4, [r2, #4]
 800c1f6:	e7c7      	b.n	800c188 <_free_r+0x28>
 800c1f8:	b003      	add	sp, #12
 800c1fa:	bd30      	pop	{r4, r5, pc}
 800c1fc:	20000320 	.word	0x20000320

0800c200 <_malloc_r>:
 800c200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c202:	1ccd      	adds	r5, r1, #3
 800c204:	f025 0503 	bic.w	r5, r5, #3
 800c208:	3508      	adds	r5, #8
 800c20a:	2d0c      	cmp	r5, #12
 800c20c:	bf38      	it	cc
 800c20e:	250c      	movcc	r5, #12
 800c210:	2d00      	cmp	r5, #0
 800c212:	4606      	mov	r6, r0
 800c214:	db01      	blt.n	800c21a <_malloc_r+0x1a>
 800c216:	42a9      	cmp	r1, r5
 800c218:	d903      	bls.n	800c222 <_malloc_r+0x22>
 800c21a:	230c      	movs	r3, #12
 800c21c:	6033      	str	r3, [r6, #0]
 800c21e:	2000      	movs	r0, #0
 800c220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c222:	f000 fff1 	bl	800d208 <__malloc_lock>
 800c226:	4921      	ldr	r1, [pc, #132]	; (800c2ac <_malloc_r+0xac>)
 800c228:	680a      	ldr	r2, [r1, #0]
 800c22a:	4614      	mov	r4, r2
 800c22c:	b99c      	cbnz	r4, 800c256 <_malloc_r+0x56>
 800c22e:	4f20      	ldr	r7, [pc, #128]	; (800c2b0 <_malloc_r+0xb0>)
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	b923      	cbnz	r3, 800c23e <_malloc_r+0x3e>
 800c234:	4621      	mov	r1, r4
 800c236:	4630      	mov	r0, r6
 800c238:	f000 fcd2 	bl	800cbe0 <_sbrk_r>
 800c23c:	6038      	str	r0, [r7, #0]
 800c23e:	4629      	mov	r1, r5
 800c240:	4630      	mov	r0, r6
 800c242:	f000 fccd 	bl	800cbe0 <_sbrk_r>
 800c246:	1c43      	adds	r3, r0, #1
 800c248:	d123      	bne.n	800c292 <_malloc_r+0x92>
 800c24a:	230c      	movs	r3, #12
 800c24c:	6033      	str	r3, [r6, #0]
 800c24e:	4630      	mov	r0, r6
 800c250:	f000 ffe0 	bl	800d214 <__malloc_unlock>
 800c254:	e7e3      	b.n	800c21e <_malloc_r+0x1e>
 800c256:	6823      	ldr	r3, [r4, #0]
 800c258:	1b5b      	subs	r3, r3, r5
 800c25a:	d417      	bmi.n	800c28c <_malloc_r+0x8c>
 800c25c:	2b0b      	cmp	r3, #11
 800c25e:	d903      	bls.n	800c268 <_malloc_r+0x68>
 800c260:	6023      	str	r3, [r4, #0]
 800c262:	441c      	add	r4, r3
 800c264:	6025      	str	r5, [r4, #0]
 800c266:	e004      	b.n	800c272 <_malloc_r+0x72>
 800c268:	6863      	ldr	r3, [r4, #4]
 800c26a:	42a2      	cmp	r2, r4
 800c26c:	bf0c      	ite	eq
 800c26e:	600b      	streq	r3, [r1, #0]
 800c270:	6053      	strne	r3, [r2, #4]
 800c272:	4630      	mov	r0, r6
 800c274:	f000 ffce 	bl	800d214 <__malloc_unlock>
 800c278:	f104 000b 	add.w	r0, r4, #11
 800c27c:	1d23      	adds	r3, r4, #4
 800c27e:	f020 0007 	bic.w	r0, r0, #7
 800c282:	1ac2      	subs	r2, r0, r3
 800c284:	d0cc      	beq.n	800c220 <_malloc_r+0x20>
 800c286:	1a1b      	subs	r3, r3, r0
 800c288:	50a3      	str	r3, [r4, r2]
 800c28a:	e7c9      	b.n	800c220 <_malloc_r+0x20>
 800c28c:	4622      	mov	r2, r4
 800c28e:	6864      	ldr	r4, [r4, #4]
 800c290:	e7cc      	b.n	800c22c <_malloc_r+0x2c>
 800c292:	1cc4      	adds	r4, r0, #3
 800c294:	f024 0403 	bic.w	r4, r4, #3
 800c298:	42a0      	cmp	r0, r4
 800c29a:	d0e3      	beq.n	800c264 <_malloc_r+0x64>
 800c29c:	1a21      	subs	r1, r4, r0
 800c29e:	4630      	mov	r0, r6
 800c2a0:	f000 fc9e 	bl	800cbe0 <_sbrk_r>
 800c2a4:	3001      	adds	r0, #1
 800c2a6:	d1dd      	bne.n	800c264 <_malloc_r+0x64>
 800c2a8:	e7cf      	b.n	800c24a <_malloc_r+0x4a>
 800c2aa:	bf00      	nop
 800c2ac:	20000320 	.word	0x20000320
 800c2b0:	20000324 	.word	0x20000324

0800c2b4 <__ssputs_r>:
 800c2b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2b8:	688e      	ldr	r6, [r1, #8]
 800c2ba:	429e      	cmp	r6, r3
 800c2bc:	4682      	mov	sl, r0
 800c2be:	460c      	mov	r4, r1
 800c2c0:	4690      	mov	r8, r2
 800c2c2:	461f      	mov	r7, r3
 800c2c4:	d838      	bhi.n	800c338 <__ssputs_r+0x84>
 800c2c6:	898a      	ldrh	r2, [r1, #12]
 800c2c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2cc:	d032      	beq.n	800c334 <__ssputs_r+0x80>
 800c2ce:	6825      	ldr	r5, [r4, #0]
 800c2d0:	6909      	ldr	r1, [r1, #16]
 800c2d2:	eba5 0901 	sub.w	r9, r5, r1
 800c2d6:	6965      	ldr	r5, [r4, #20]
 800c2d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2e0:	3301      	adds	r3, #1
 800c2e2:	444b      	add	r3, r9
 800c2e4:	106d      	asrs	r5, r5, #1
 800c2e6:	429d      	cmp	r5, r3
 800c2e8:	bf38      	it	cc
 800c2ea:	461d      	movcc	r5, r3
 800c2ec:	0553      	lsls	r3, r2, #21
 800c2ee:	d531      	bpl.n	800c354 <__ssputs_r+0xa0>
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7ff ff85 	bl	800c200 <_malloc_r>
 800c2f6:	4606      	mov	r6, r0
 800c2f8:	b950      	cbnz	r0, 800c310 <__ssputs_r+0x5c>
 800c2fa:	230c      	movs	r3, #12
 800c2fc:	f8ca 3000 	str.w	r3, [sl]
 800c300:	89a3      	ldrh	r3, [r4, #12]
 800c302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c306:	81a3      	strh	r3, [r4, #12]
 800c308:	f04f 30ff 	mov.w	r0, #4294967295
 800c30c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c310:	6921      	ldr	r1, [r4, #16]
 800c312:	464a      	mov	r2, r9
 800c314:	f7ff fa4a 	bl	800b7ac <memcpy>
 800c318:	89a3      	ldrh	r3, [r4, #12]
 800c31a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c31e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c322:	81a3      	strh	r3, [r4, #12]
 800c324:	6126      	str	r6, [r4, #16]
 800c326:	6165      	str	r5, [r4, #20]
 800c328:	444e      	add	r6, r9
 800c32a:	eba5 0509 	sub.w	r5, r5, r9
 800c32e:	6026      	str	r6, [r4, #0]
 800c330:	60a5      	str	r5, [r4, #8]
 800c332:	463e      	mov	r6, r7
 800c334:	42be      	cmp	r6, r7
 800c336:	d900      	bls.n	800c33a <__ssputs_r+0x86>
 800c338:	463e      	mov	r6, r7
 800c33a:	4632      	mov	r2, r6
 800c33c:	6820      	ldr	r0, [r4, #0]
 800c33e:	4641      	mov	r1, r8
 800c340:	f000 ff48 	bl	800d1d4 <memmove>
 800c344:	68a3      	ldr	r3, [r4, #8]
 800c346:	6822      	ldr	r2, [r4, #0]
 800c348:	1b9b      	subs	r3, r3, r6
 800c34a:	4432      	add	r2, r6
 800c34c:	60a3      	str	r3, [r4, #8]
 800c34e:	6022      	str	r2, [r4, #0]
 800c350:	2000      	movs	r0, #0
 800c352:	e7db      	b.n	800c30c <__ssputs_r+0x58>
 800c354:	462a      	mov	r2, r5
 800c356:	f000 ff63 	bl	800d220 <_realloc_r>
 800c35a:	4606      	mov	r6, r0
 800c35c:	2800      	cmp	r0, #0
 800c35e:	d1e1      	bne.n	800c324 <__ssputs_r+0x70>
 800c360:	6921      	ldr	r1, [r4, #16]
 800c362:	4650      	mov	r0, sl
 800c364:	f7ff fefc 	bl	800c160 <_free_r>
 800c368:	e7c7      	b.n	800c2fa <__ssputs_r+0x46>
	...

0800c36c <_svfiprintf_r>:
 800c36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c370:	4698      	mov	r8, r3
 800c372:	898b      	ldrh	r3, [r1, #12]
 800c374:	061b      	lsls	r3, r3, #24
 800c376:	b09d      	sub	sp, #116	; 0x74
 800c378:	4607      	mov	r7, r0
 800c37a:	460d      	mov	r5, r1
 800c37c:	4614      	mov	r4, r2
 800c37e:	d50e      	bpl.n	800c39e <_svfiprintf_r+0x32>
 800c380:	690b      	ldr	r3, [r1, #16]
 800c382:	b963      	cbnz	r3, 800c39e <_svfiprintf_r+0x32>
 800c384:	2140      	movs	r1, #64	; 0x40
 800c386:	f7ff ff3b 	bl	800c200 <_malloc_r>
 800c38a:	6028      	str	r0, [r5, #0]
 800c38c:	6128      	str	r0, [r5, #16]
 800c38e:	b920      	cbnz	r0, 800c39a <_svfiprintf_r+0x2e>
 800c390:	230c      	movs	r3, #12
 800c392:	603b      	str	r3, [r7, #0]
 800c394:	f04f 30ff 	mov.w	r0, #4294967295
 800c398:	e0d1      	b.n	800c53e <_svfiprintf_r+0x1d2>
 800c39a:	2340      	movs	r3, #64	; 0x40
 800c39c:	616b      	str	r3, [r5, #20]
 800c39e:	2300      	movs	r3, #0
 800c3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a2:	2320      	movs	r3, #32
 800c3a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c3a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3ac:	2330      	movs	r3, #48	; 0x30
 800c3ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c558 <_svfiprintf_r+0x1ec>
 800c3b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3b6:	f04f 0901 	mov.w	r9, #1
 800c3ba:	4623      	mov	r3, r4
 800c3bc:	469a      	mov	sl, r3
 800c3be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3c2:	b10a      	cbz	r2, 800c3c8 <_svfiprintf_r+0x5c>
 800c3c4:	2a25      	cmp	r2, #37	; 0x25
 800c3c6:	d1f9      	bne.n	800c3bc <_svfiprintf_r+0x50>
 800c3c8:	ebba 0b04 	subs.w	fp, sl, r4
 800c3cc:	d00b      	beq.n	800c3e6 <_svfiprintf_r+0x7a>
 800c3ce:	465b      	mov	r3, fp
 800c3d0:	4622      	mov	r2, r4
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	4638      	mov	r0, r7
 800c3d6:	f7ff ff6d 	bl	800c2b4 <__ssputs_r>
 800c3da:	3001      	adds	r0, #1
 800c3dc:	f000 80aa 	beq.w	800c534 <_svfiprintf_r+0x1c8>
 800c3e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3e2:	445a      	add	r2, fp
 800c3e4:	9209      	str	r2, [sp, #36]	; 0x24
 800c3e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	f000 80a2 	beq.w	800c534 <_svfiprintf_r+0x1c8>
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c3f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3fa:	f10a 0a01 	add.w	sl, sl, #1
 800c3fe:	9304      	str	r3, [sp, #16]
 800c400:	9307      	str	r3, [sp, #28]
 800c402:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c406:	931a      	str	r3, [sp, #104]	; 0x68
 800c408:	4654      	mov	r4, sl
 800c40a:	2205      	movs	r2, #5
 800c40c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c410:	4851      	ldr	r0, [pc, #324]	; (800c558 <_svfiprintf_r+0x1ec>)
 800c412:	f7f3 ff2d 	bl	8000270 <memchr>
 800c416:	9a04      	ldr	r2, [sp, #16]
 800c418:	b9d8      	cbnz	r0, 800c452 <_svfiprintf_r+0xe6>
 800c41a:	06d0      	lsls	r0, r2, #27
 800c41c:	bf44      	itt	mi
 800c41e:	2320      	movmi	r3, #32
 800c420:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c424:	0711      	lsls	r1, r2, #28
 800c426:	bf44      	itt	mi
 800c428:	232b      	movmi	r3, #43	; 0x2b
 800c42a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c42e:	f89a 3000 	ldrb.w	r3, [sl]
 800c432:	2b2a      	cmp	r3, #42	; 0x2a
 800c434:	d015      	beq.n	800c462 <_svfiprintf_r+0xf6>
 800c436:	9a07      	ldr	r2, [sp, #28]
 800c438:	4654      	mov	r4, sl
 800c43a:	2000      	movs	r0, #0
 800c43c:	f04f 0c0a 	mov.w	ip, #10
 800c440:	4621      	mov	r1, r4
 800c442:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c446:	3b30      	subs	r3, #48	; 0x30
 800c448:	2b09      	cmp	r3, #9
 800c44a:	d94e      	bls.n	800c4ea <_svfiprintf_r+0x17e>
 800c44c:	b1b0      	cbz	r0, 800c47c <_svfiprintf_r+0x110>
 800c44e:	9207      	str	r2, [sp, #28]
 800c450:	e014      	b.n	800c47c <_svfiprintf_r+0x110>
 800c452:	eba0 0308 	sub.w	r3, r0, r8
 800c456:	fa09 f303 	lsl.w	r3, r9, r3
 800c45a:	4313      	orrs	r3, r2
 800c45c:	9304      	str	r3, [sp, #16]
 800c45e:	46a2      	mov	sl, r4
 800c460:	e7d2      	b.n	800c408 <_svfiprintf_r+0x9c>
 800c462:	9b03      	ldr	r3, [sp, #12]
 800c464:	1d19      	adds	r1, r3, #4
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	9103      	str	r1, [sp, #12]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	bfbb      	ittet	lt
 800c46e:	425b      	neglt	r3, r3
 800c470:	f042 0202 	orrlt.w	r2, r2, #2
 800c474:	9307      	strge	r3, [sp, #28]
 800c476:	9307      	strlt	r3, [sp, #28]
 800c478:	bfb8      	it	lt
 800c47a:	9204      	strlt	r2, [sp, #16]
 800c47c:	7823      	ldrb	r3, [r4, #0]
 800c47e:	2b2e      	cmp	r3, #46	; 0x2e
 800c480:	d10c      	bne.n	800c49c <_svfiprintf_r+0x130>
 800c482:	7863      	ldrb	r3, [r4, #1]
 800c484:	2b2a      	cmp	r3, #42	; 0x2a
 800c486:	d135      	bne.n	800c4f4 <_svfiprintf_r+0x188>
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	1d1a      	adds	r2, r3, #4
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	9203      	str	r2, [sp, #12]
 800c490:	2b00      	cmp	r3, #0
 800c492:	bfb8      	it	lt
 800c494:	f04f 33ff 	movlt.w	r3, #4294967295
 800c498:	3402      	adds	r4, #2
 800c49a:	9305      	str	r3, [sp, #20]
 800c49c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c568 <_svfiprintf_r+0x1fc>
 800c4a0:	7821      	ldrb	r1, [r4, #0]
 800c4a2:	2203      	movs	r2, #3
 800c4a4:	4650      	mov	r0, sl
 800c4a6:	f7f3 fee3 	bl	8000270 <memchr>
 800c4aa:	b140      	cbz	r0, 800c4be <_svfiprintf_r+0x152>
 800c4ac:	2340      	movs	r3, #64	; 0x40
 800c4ae:	eba0 000a 	sub.w	r0, r0, sl
 800c4b2:	fa03 f000 	lsl.w	r0, r3, r0
 800c4b6:	9b04      	ldr	r3, [sp, #16]
 800c4b8:	4303      	orrs	r3, r0
 800c4ba:	3401      	adds	r4, #1
 800c4bc:	9304      	str	r3, [sp, #16]
 800c4be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c2:	4826      	ldr	r0, [pc, #152]	; (800c55c <_svfiprintf_r+0x1f0>)
 800c4c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4c8:	2206      	movs	r2, #6
 800c4ca:	f7f3 fed1 	bl	8000270 <memchr>
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	d038      	beq.n	800c544 <_svfiprintf_r+0x1d8>
 800c4d2:	4b23      	ldr	r3, [pc, #140]	; (800c560 <_svfiprintf_r+0x1f4>)
 800c4d4:	bb1b      	cbnz	r3, 800c51e <_svfiprintf_r+0x1b2>
 800c4d6:	9b03      	ldr	r3, [sp, #12]
 800c4d8:	3307      	adds	r3, #7
 800c4da:	f023 0307 	bic.w	r3, r3, #7
 800c4de:	3308      	adds	r3, #8
 800c4e0:	9303      	str	r3, [sp, #12]
 800c4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4e4:	4433      	add	r3, r6
 800c4e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c4e8:	e767      	b.n	800c3ba <_svfiprintf_r+0x4e>
 800c4ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4ee:	460c      	mov	r4, r1
 800c4f0:	2001      	movs	r0, #1
 800c4f2:	e7a5      	b.n	800c440 <_svfiprintf_r+0xd4>
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	3401      	adds	r4, #1
 800c4f8:	9305      	str	r3, [sp, #20]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	f04f 0c0a 	mov.w	ip, #10
 800c500:	4620      	mov	r0, r4
 800c502:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c506:	3a30      	subs	r2, #48	; 0x30
 800c508:	2a09      	cmp	r2, #9
 800c50a:	d903      	bls.n	800c514 <_svfiprintf_r+0x1a8>
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d0c5      	beq.n	800c49c <_svfiprintf_r+0x130>
 800c510:	9105      	str	r1, [sp, #20]
 800c512:	e7c3      	b.n	800c49c <_svfiprintf_r+0x130>
 800c514:	fb0c 2101 	mla	r1, ip, r1, r2
 800c518:	4604      	mov	r4, r0
 800c51a:	2301      	movs	r3, #1
 800c51c:	e7f0      	b.n	800c500 <_svfiprintf_r+0x194>
 800c51e:	ab03      	add	r3, sp, #12
 800c520:	9300      	str	r3, [sp, #0]
 800c522:	462a      	mov	r2, r5
 800c524:	4b0f      	ldr	r3, [pc, #60]	; (800c564 <_svfiprintf_r+0x1f8>)
 800c526:	a904      	add	r1, sp, #16
 800c528:	4638      	mov	r0, r7
 800c52a:	f7fc fa79 	bl	8008a20 <_printf_float>
 800c52e:	1c42      	adds	r2, r0, #1
 800c530:	4606      	mov	r6, r0
 800c532:	d1d6      	bne.n	800c4e2 <_svfiprintf_r+0x176>
 800c534:	89ab      	ldrh	r3, [r5, #12]
 800c536:	065b      	lsls	r3, r3, #25
 800c538:	f53f af2c 	bmi.w	800c394 <_svfiprintf_r+0x28>
 800c53c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c53e:	b01d      	add	sp, #116	; 0x74
 800c540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c544:	ab03      	add	r3, sp, #12
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	462a      	mov	r2, r5
 800c54a:	4b06      	ldr	r3, [pc, #24]	; (800c564 <_svfiprintf_r+0x1f8>)
 800c54c:	a904      	add	r1, sp, #16
 800c54e:	4638      	mov	r0, r7
 800c550:	f7fc fcf2 	bl	8008f38 <_printf_i>
 800c554:	e7eb      	b.n	800c52e <_svfiprintf_r+0x1c2>
 800c556:	bf00      	nop
 800c558:	0800e8dc 	.word	0x0800e8dc
 800c55c:	0800e8e6 	.word	0x0800e8e6
 800c560:	08008a21 	.word	0x08008a21
 800c564:	0800c2b5 	.word	0x0800c2b5
 800c568:	0800e8e2 	.word	0x0800e8e2

0800c56c <_sungetc_r>:
 800c56c:	b538      	push	{r3, r4, r5, lr}
 800c56e:	1c4b      	adds	r3, r1, #1
 800c570:	4614      	mov	r4, r2
 800c572:	d103      	bne.n	800c57c <_sungetc_r+0x10>
 800c574:	f04f 35ff 	mov.w	r5, #4294967295
 800c578:	4628      	mov	r0, r5
 800c57a:	bd38      	pop	{r3, r4, r5, pc}
 800c57c:	8993      	ldrh	r3, [r2, #12]
 800c57e:	f023 0320 	bic.w	r3, r3, #32
 800c582:	8193      	strh	r3, [r2, #12]
 800c584:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c586:	6852      	ldr	r2, [r2, #4]
 800c588:	b2cd      	uxtb	r5, r1
 800c58a:	b18b      	cbz	r3, 800c5b0 <_sungetc_r+0x44>
 800c58c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c58e:	4293      	cmp	r3, r2
 800c590:	dd08      	ble.n	800c5a4 <_sungetc_r+0x38>
 800c592:	6823      	ldr	r3, [r4, #0]
 800c594:	1e5a      	subs	r2, r3, #1
 800c596:	6022      	str	r2, [r4, #0]
 800c598:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c59c:	6863      	ldr	r3, [r4, #4]
 800c59e:	3301      	adds	r3, #1
 800c5a0:	6063      	str	r3, [r4, #4]
 800c5a2:	e7e9      	b.n	800c578 <_sungetc_r+0xc>
 800c5a4:	4621      	mov	r1, r4
 800c5a6:	f000 fbe3 	bl	800cd70 <__submore>
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	d0f1      	beq.n	800c592 <_sungetc_r+0x26>
 800c5ae:	e7e1      	b.n	800c574 <_sungetc_r+0x8>
 800c5b0:	6921      	ldr	r1, [r4, #16]
 800c5b2:	6823      	ldr	r3, [r4, #0]
 800c5b4:	b151      	cbz	r1, 800c5cc <_sungetc_r+0x60>
 800c5b6:	4299      	cmp	r1, r3
 800c5b8:	d208      	bcs.n	800c5cc <_sungetc_r+0x60>
 800c5ba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c5be:	42a9      	cmp	r1, r5
 800c5c0:	d104      	bne.n	800c5cc <_sungetc_r+0x60>
 800c5c2:	3b01      	subs	r3, #1
 800c5c4:	3201      	adds	r2, #1
 800c5c6:	6023      	str	r3, [r4, #0]
 800c5c8:	6062      	str	r2, [r4, #4]
 800c5ca:	e7d5      	b.n	800c578 <_sungetc_r+0xc>
 800c5cc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c5d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5d4:	6363      	str	r3, [r4, #52]	; 0x34
 800c5d6:	2303      	movs	r3, #3
 800c5d8:	63a3      	str	r3, [r4, #56]	; 0x38
 800c5da:	4623      	mov	r3, r4
 800c5dc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c5e0:	6023      	str	r3, [r4, #0]
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	e7dc      	b.n	800c5a0 <_sungetc_r+0x34>

0800c5e6 <__ssrefill_r>:
 800c5e6:	b510      	push	{r4, lr}
 800c5e8:	460c      	mov	r4, r1
 800c5ea:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c5ec:	b169      	cbz	r1, 800c60a <__ssrefill_r+0x24>
 800c5ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5f2:	4299      	cmp	r1, r3
 800c5f4:	d001      	beq.n	800c5fa <__ssrefill_r+0x14>
 800c5f6:	f7ff fdb3 	bl	800c160 <_free_r>
 800c5fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c5fc:	6063      	str	r3, [r4, #4]
 800c5fe:	2000      	movs	r0, #0
 800c600:	6360      	str	r0, [r4, #52]	; 0x34
 800c602:	b113      	cbz	r3, 800c60a <__ssrefill_r+0x24>
 800c604:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c606:	6023      	str	r3, [r4, #0]
 800c608:	bd10      	pop	{r4, pc}
 800c60a:	6923      	ldr	r3, [r4, #16]
 800c60c:	6023      	str	r3, [r4, #0]
 800c60e:	2300      	movs	r3, #0
 800c610:	6063      	str	r3, [r4, #4]
 800c612:	89a3      	ldrh	r3, [r4, #12]
 800c614:	f043 0320 	orr.w	r3, r3, #32
 800c618:	81a3      	strh	r3, [r4, #12]
 800c61a:	f04f 30ff 	mov.w	r0, #4294967295
 800c61e:	e7f3      	b.n	800c608 <__ssrefill_r+0x22>

0800c620 <__ssvfiscanf_r>:
 800c620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	460c      	mov	r4, r1
 800c626:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800c62a:	2100      	movs	r1, #0
 800c62c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c630:	49b2      	ldr	r1, [pc, #712]	; (800c8fc <__ssvfiscanf_r+0x2dc>)
 800c632:	91a0      	str	r1, [sp, #640]	; 0x280
 800c634:	f10d 0804 	add.w	r8, sp, #4
 800c638:	49b1      	ldr	r1, [pc, #708]	; (800c900 <__ssvfiscanf_r+0x2e0>)
 800c63a:	4fb2      	ldr	r7, [pc, #712]	; (800c904 <__ssvfiscanf_r+0x2e4>)
 800c63c:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800c908 <__ssvfiscanf_r+0x2e8>
 800c640:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c644:	4606      	mov	r6, r0
 800c646:	91a1      	str	r1, [sp, #644]	; 0x284
 800c648:	9300      	str	r3, [sp, #0]
 800c64a:	f892 a000 	ldrb.w	sl, [r2]
 800c64e:	f1ba 0f00 	cmp.w	sl, #0
 800c652:	f000 8151 	beq.w	800c8f8 <__ssvfiscanf_r+0x2d8>
 800c656:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800c65a:	f013 0308 	ands.w	r3, r3, #8
 800c65e:	f102 0501 	add.w	r5, r2, #1
 800c662:	d019      	beq.n	800c698 <__ssvfiscanf_r+0x78>
 800c664:	6863      	ldr	r3, [r4, #4]
 800c666:	2b00      	cmp	r3, #0
 800c668:	dd0f      	ble.n	800c68a <__ssvfiscanf_r+0x6a>
 800c66a:	6823      	ldr	r3, [r4, #0]
 800c66c:	781a      	ldrb	r2, [r3, #0]
 800c66e:	5cba      	ldrb	r2, [r7, r2]
 800c670:	0712      	lsls	r2, r2, #28
 800c672:	d401      	bmi.n	800c678 <__ssvfiscanf_r+0x58>
 800c674:	462a      	mov	r2, r5
 800c676:	e7e8      	b.n	800c64a <__ssvfiscanf_r+0x2a>
 800c678:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c67a:	3201      	adds	r2, #1
 800c67c:	9245      	str	r2, [sp, #276]	; 0x114
 800c67e:	6862      	ldr	r2, [r4, #4]
 800c680:	3301      	adds	r3, #1
 800c682:	3a01      	subs	r2, #1
 800c684:	6062      	str	r2, [r4, #4]
 800c686:	6023      	str	r3, [r4, #0]
 800c688:	e7ec      	b.n	800c664 <__ssvfiscanf_r+0x44>
 800c68a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c68c:	4621      	mov	r1, r4
 800c68e:	4630      	mov	r0, r6
 800c690:	4798      	blx	r3
 800c692:	2800      	cmp	r0, #0
 800c694:	d0e9      	beq.n	800c66a <__ssvfiscanf_r+0x4a>
 800c696:	e7ed      	b.n	800c674 <__ssvfiscanf_r+0x54>
 800c698:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800c69c:	f040 8083 	bne.w	800c7a6 <__ssvfiscanf_r+0x186>
 800c6a0:	9341      	str	r3, [sp, #260]	; 0x104
 800c6a2:	9343      	str	r3, [sp, #268]	; 0x10c
 800c6a4:	7853      	ldrb	r3, [r2, #1]
 800c6a6:	2b2a      	cmp	r3, #42	; 0x2a
 800c6a8:	bf02      	ittt	eq
 800c6aa:	2310      	moveq	r3, #16
 800c6ac:	1c95      	addeq	r5, r2, #2
 800c6ae:	9341      	streq	r3, [sp, #260]	; 0x104
 800c6b0:	220a      	movs	r2, #10
 800c6b2:	46ab      	mov	fp, r5
 800c6b4:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800c6b8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c6bc:	2b09      	cmp	r3, #9
 800c6be:	d91d      	bls.n	800c6fc <__ssvfiscanf_r+0xdc>
 800c6c0:	4891      	ldr	r0, [pc, #580]	; (800c908 <__ssvfiscanf_r+0x2e8>)
 800c6c2:	2203      	movs	r2, #3
 800c6c4:	f7f3 fdd4 	bl	8000270 <memchr>
 800c6c8:	b140      	cbz	r0, 800c6dc <__ssvfiscanf_r+0xbc>
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	eba0 0009 	sub.w	r0, r0, r9
 800c6d0:	fa03 f000 	lsl.w	r0, r3, r0
 800c6d4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c6d6:	4318      	orrs	r0, r3
 800c6d8:	9041      	str	r0, [sp, #260]	; 0x104
 800c6da:	465d      	mov	r5, fp
 800c6dc:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c6e0:	2b78      	cmp	r3, #120	; 0x78
 800c6e2:	d806      	bhi.n	800c6f2 <__ssvfiscanf_r+0xd2>
 800c6e4:	2b57      	cmp	r3, #87	; 0x57
 800c6e6:	d810      	bhi.n	800c70a <__ssvfiscanf_r+0xea>
 800c6e8:	2b25      	cmp	r3, #37	; 0x25
 800c6ea:	d05c      	beq.n	800c7a6 <__ssvfiscanf_r+0x186>
 800c6ec:	d856      	bhi.n	800c79c <__ssvfiscanf_r+0x17c>
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d074      	beq.n	800c7dc <__ssvfiscanf_r+0x1bc>
 800c6f2:	2303      	movs	r3, #3
 800c6f4:	9347      	str	r3, [sp, #284]	; 0x11c
 800c6f6:	230a      	movs	r3, #10
 800c6f8:	9342      	str	r3, [sp, #264]	; 0x108
 800c6fa:	e081      	b.n	800c800 <__ssvfiscanf_r+0x1e0>
 800c6fc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c6fe:	fb02 1303 	mla	r3, r2, r3, r1
 800c702:	3b30      	subs	r3, #48	; 0x30
 800c704:	9343      	str	r3, [sp, #268]	; 0x10c
 800c706:	465d      	mov	r5, fp
 800c708:	e7d3      	b.n	800c6b2 <__ssvfiscanf_r+0x92>
 800c70a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c70e:	2a20      	cmp	r2, #32
 800c710:	d8ef      	bhi.n	800c6f2 <__ssvfiscanf_r+0xd2>
 800c712:	a101      	add	r1, pc, #4	; (adr r1, 800c718 <__ssvfiscanf_r+0xf8>)
 800c714:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c718:	0800c7eb 	.word	0x0800c7eb
 800c71c:	0800c6f3 	.word	0x0800c6f3
 800c720:	0800c6f3 	.word	0x0800c6f3
 800c724:	0800c849 	.word	0x0800c849
 800c728:	0800c6f3 	.word	0x0800c6f3
 800c72c:	0800c6f3 	.word	0x0800c6f3
 800c730:	0800c6f3 	.word	0x0800c6f3
 800c734:	0800c6f3 	.word	0x0800c6f3
 800c738:	0800c6f3 	.word	0x0800c6f3
 800c73c:	0800c6f3 	.word	0x0800c6f3
 800c740:	0800c6f3 	.word	0x0800c6f3
 800c744:	0800c85f 	.word	0x0800c85f
 800c748:	0800c835 	.word	0x0800c835
 800c74c:	0800c7a3 	.word	0x0800c7a3
 800c750:	0800c7a3 	.word	0x0800c7a3
 800c754:	0800c7a3 	.word	0x0800c7a3
 800c758:	0800c6f3 	.word	0x0800c6f3
 800c75c:	0800c839 	.word	0x0800c839
 800c760:	0800c6f3 	.word	0x0800c6f3
 800c764:	0800c6f3 	.word	0x0800c6f3
 800c768:	0800c6f3 	.word	0x0800c6f3
 800c76c:	0800c6f3 	.word	0x0800c6f3
 800c770:	0800c86f 	.word	0x0800c86f
 800c774:	0800c841 	.word	0x0800c841
 800c778:	0800c7e3 	.word	0x0800c7e3
 800c77c:	0800c6f3 	.word	0x0800c6f3
 800c780:	0800c6f3 	.word	0x0800c6f3
 800c784:	0800c86b 	.word	0x0800c86b
 800c788:	0800c6f3 	.word	0x0800c6f3
 800c78c:	0800c835 	.word	0x0800c835
 800c790:	0800c6f3 	.word	0x0800c6f3
 800c794:	0800c6f3 	.word	0x0800c6f3
 800c798:	0800c7eb 	.word	0x0800c7eb
 800c79c:	3b45      	subs	r3, #69	; 0x45
 800c79e:	2b02      	cmp	r3, #2
 800c7a0:	d8a7      	bhi.n	800c6f2 <__ssvfiscanf_r+0xd2>
 800c7a2:	2305      	movs	r3, #5
 800c7a4:	e02b      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c7a6:	6863      	ldr	r3, [r4, #4]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	dd0d      	ble.n	800c7c8 <__ssvfiscanf_r+0x1a8>
 800c7ac:	6823      	ldr	r3, [r4, #0]
 800c7ae:	781a      	ldrb	r2, [r3, #0]
 800c7b0:	4552      	cmp	r2, sl
 800c7b2:	f040 80a1 	bne.w	800c8f8 <__ssvfiscanf_r+0x2d8>
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	6862      	ldr	r2, [r4, #4]
 800c7ba:	6023      	str	r3, [r4, #0]
 800c7bc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c7be:	3a01      	subs	r2, #1
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	6062      	str	r2, [r4, #4]
 800c7c4:	9345      	str	r3, [sp, #276]	; 0x114
 800c7c6:	e755      	b.n	800c674 <__ssvfiscanf_r+0x54>
 800c7c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c7ca:	4621      	mov	r1, r4
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	4798      	blx	r3
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	d0eb      	beq.n	800c7ac <__ssvfiscanf_r+0x18c>
 800c7d4:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	f040 8084 	bne.w	800c8e4 <__ssvfiscanf_r+0x2c4>
 800c7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e0:	e086      	b.n	800c8f0 <__ssvfiscanf_r+0x2d0>
 800c7e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c7e4:	f042 0220 	orr.w	r2, r2, #32
 800c7e8:	9241      	str	r2, [sp, #260]	; 0x104
 800c7ea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c7ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c7f0:	9241      	str	r2, [sp, #260]	; 0x104
 800c7f2:	2210      	movs	r2, #16
 800c7f4:	2b6f      	cmp	r3, #111	; 0x6f
 800c7f6:	9242      	str	r2, [sp, #264]	; 0x108
 800c7f8:	bf34      	ite	cc
 800c7fa:	2303      	movcc	r3, #3
 800c7fc:	2304      	movcs	r3, #4
 800c7fe:	9347      	str	r3, [sp, #284]	; 0x11c
 800c800:	6863      	ldr	r3, [r4, #4]
 800c802:	2b00      	cmp	r3, #0
 800c804:	dd41      	ble.n	800c88a <__ssvfiscanf_r+0x26a>
 800c806:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c808:	0659      	lsls	r1, r3, #25
 800c80a:	d404      	bmi.n	800c816 <__ssvfiscanf_r+0x1f6>
 800c80c:	6823      	ldr	r3, [r4, #0]
 800c80e:	781a      	ldrb	r2, [r3, #0]
 800c810:	5cba      	ldrb	r2, [r7, r2]
 800c812:	0712      	lsls	r2, r2, #28
 800c814:	d440      	bmi.n	800c898 <__ssvfiscanf_r+0x278>
 800c816:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c818:	2b02      	cmp	r3, #2
 800c81a:	dc4f      	bgt.n	800c8bc <__ssvfiscanf_r+0x29c>
 800c81c:	466b      	mov	r3, sp
 800c81e:	4622      	mov	r2, r4
 800c820:	a941      	add	r1, sp, #260	; 0x104
 800c822:	4630      	mov	r0, r6
 800c824:	f000 f874 	bl	800c910 <_scanf_chars>
 800c828:	2801      	cmp	r0, #1
 800c82a:	d065      	beq.n	800c8f8 <__ssvfiscanf_r+0x2d8>
 800c82c:	2802      	cmp	r0, #2
 800c82e:	f47f af21 	bne.w	800c674 <__ssvfiscanf_r+0x54>
 800c832:	e7cf      	b.n	800c7d4 <__ssvfiscanf_r+0x1b4>
 800c834:	220a      	movs	r2, #10
 800c836:	e7dd      	b.n	800c7f4 <__ssvfiscanf_r+0x1d4>
 800c838:	2300      	movs	r3, #0
 800c83a:	9342      	str	r3, [sp, #264]	; 0x108
 800c83c:	2303      	movs	r3, #3
 800c83e:	e7de      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c840:	2308      	movs	r3, #8
 800c842:	9342      	str	r3, [sp, #264]	; 0x108
 800c844:	2304      	movs	r3, #4
 800c846:	e7da      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c848:	4629      	mov	r1, r5
 800c84a:	4640      	mov	r0, r8
 800c84c:	f000 f9d8 	bl	800cc00 <__sccl>
 800c850:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c856:	9341      	str	r3, [sp, #260]	; 0x104
 800c858:	4605      	mov	r5, r0
 800c85a:	2301      	movs	r3, #1
 800c85c:	e7cf      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c85e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c864:	9341      	str	r3, [sp, #260]	; 0x104
 800c866:	2300      	movs	r3, #0
 800c868:	e7c9      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c86a:	2302      	movs	r3, #2
 800c86c:	e7c7      	b.n	800c7fe <__ssvfiscanf_r+0x1de>
 800c86e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c870:	06c3      	lsls	r3, r0, #27
 800c872:	f53f aeff 	bmi.w	800c674 <__ssvfiscanf_r+0x54>
 800c876:	9b00      	ldr	r3, [sp, #0]
 800c878:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c87a:	1d19      	adds	r1, r3, #4
 800c87c:	9100      	str	r1, [sp, #0]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	07c0      	lsls	r0, r0, #31
 800c882:	bf4c      	ite	mi
 800c884:	801a      	strhmi	r2, [r3, #0]
 800c886:	601a      	strpl	r2, [r3, #0]
 800c888:	e6f4      	b.n	800c674 <__ssvfiscanf_r+0x54>
 800c88a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c88c:	4621      	mov	r1, r4
 800c88e:	4630      	mov	r0, r6
 800c890:	4798      	blx	r3
 800c892:	2800      	cmp	r0, #0
 800c894:	d0b7      	beq.n	800c806 <__ssvfiscanf_r+0x1e6>
 800c896:	e79d      	b.n	800c7d4 <__ssvfiscanf_r+0x1b4>
 800c898:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c89a:	3201      	adds	r2, #1
 800c89c:	9245      	str	r2, [sp, #276]	; 0x114
 800c89e:	6862      	ldr	r2, [r4, #4]
 800c8a0:	3a01      	subs	r2, #1
 800c8a2:	2a00      	cmp	r2, #0
 800c8a4:	6062      	str	r2, [r4, #4]
 800c8a6:	dd02      	ble.n	800c8ae <__ssvfiscanf_r+0x28e>
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	6023      	str	r3, [r4, #0]
 800c8ac:	e7ae      	b.n	800c80c <__ssvfiscanf_r+0x1ec>
 800c8ae:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	4630      	mov	r0, r6
 800c8b4:	4798      	blx	r3
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	d0a8      	beq.n	800c80c <__ssvfiscanf_r+0x1ec>
 800c8ba:	e78b      	b.n	800c7d4 <__ssvfiscanf_r+0x1b4>
 800c8bc:	2b04      	cmp	r3, #4
 800c8be:	dc06      	bgt.n	800c8ce <__ssvfiscanf_r+0x2ae>
 800c8c0:	466b      	mov	r3, sp
 800c8c2:	4622      	mov	r2, r4
 800c8c4:	a941      	add	r1, sp, #260	; 0x104
 800c8c6:	4630      	mov	r0, r6
 800c8c8:	f000 f87a 	bl	800c9c0 <_scanf_i>
 800c8cc:	e7ac      	b.n	800c828 <__ssvfiscanf_r+0x208>
 800c8ce:	4b0f      	ldr	r3, [pc, #60]	; (800c90c <__ssvfiscanf_r+0x2ec>)
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	f43f aecf 	beq.w	800c674 <__ssvfiscanf_r+0x54>
 800c8d6:	466b      	mov	r3, sp
 800c8d8:	4622      	mov	r2, r4
 800c8da:	a941      	add	r1, sp, #260	; 0x104
 800c8dc:	4630      	mov	r0, r6
 800c8de:	f7fc fc51 	bl	8009184 <_scanf_float>
 800c8e2:	e7a1      	b.n	800c828 <__ssvfiscanf_r+0x208>
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c8ea:	bf18      	it	ne
 800c8ec:	f04f 30ff 	movne.w	r0, #4294967295
 800c8f0:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800c8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f8:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c8fa:	e7f9      	b.n	800c8f0 <__ssvfiscanf_r+0x2d0>
 800c8fc:	0800c56d 	.word	0x0800c56d
 800c900:	0800c5e7 	.word	0x0800c5e7
 800c904:	0800e569 	.word	0x0800e569
 800c908:	0800e8e2 	.word	0x0800e8e2
 800c90c:	08009185 	.word	0x08009185

0800c910 <_scanf_chars>:
 800c910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c914:	4615      	mov	r5, r2
 800c916:	688a      	ldr	r2, [r1, #8]
 800c918:	4680      	mov	r8, r0
 800c91a:	460c      	mov	r4, r1
 800c91c:	b932      	cbnz	r2, 800c92c <_scanf_chars+0x1c>
 800c91e:	698a      	ldr	r2, [r1, #24]
 800c920:	2a00      	cmp	r2, #0
 800c922:	bf0c      	ite	eq
 800c924:	2201      	moveq	r2, #1
 800c926:	f04f 32ff 	movne.w	r2, #4294967295
 800c92a:	608a      	str	r2, [r1, #8]
 800c92c:	6822      	ldr	r2, [r4, #0]
 800c92e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800c9bc <_scanf_chars+0xac>
 800c932:	06d1      	lsls	r1, r2, #27
 800c934:	bf5f      	itttt	pl
 800c936:	681a      	ldrpl	r2, [r3, #0]
 800c938:	1d11      	addpl	r1, r2, #4
 800c93a:	6019      	strpl	r1, [r3, #0]
 800c93c:	6816      	ldrpl	r6, [r2, #0]
 800c93e:	2700      	movs	r7, #0
 800c940:	69a0      	ldr	r0, [r4, #24]
 800c942:	b188      	cbz	r0, 800c968 <_scanf_chars+0x58>
 800c944:	2801      	cmp	r0, #1
 800c946:	d107      	bne.n	800c958 <_scanf_chars+0x48>
 800c948:	682b      	ldr	r3, [r5, #0]
 800c94a:	781a      	ldrb	r2, [r3, #0]
 800c94c:	6963      	ldr	r3, [r4, #20]
 800c94e:	5c9b      	ldrb	r3, [r3, r2]
 800c950:	b953      	cbnz	r3, 800c968 <_scanf_chars+0x58>
 800c952:	bb27      	cbnz	r7, 800c99e <_scanf_chars+0x8e>
 800c954:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c958:	2802      	cmp	r0, #2
 800c95a:	d120      	bne.n	800c99e <_scanf_chars+0x8e>
 800c95c:	682b      	ldr	r3, [r5, #0]
 800c95e:	781b      	ldrb	r3, [r3, #0]
 800c960:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c964:	071b      	lsls	r3, r3, #28
 800c966:	d41a      	bmi.n	800c99e <_scanf_chars+0x8e>
 800c968:	6823      	ldr	r3, [r4, #0]
 800c96a:	06da      	lsls	r2, r3, #27
 800c96c:	bf5e      	ittt	pl
 800c96e:	682b      	ldrpl	r3, [r5, #0]
 800c970:	781b      	ldrbpl	r3, [r3, #0]
 800c972:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c976:	682a      	ldr	r2, [r5, #0]
 800c978:	686b      	ldr	r3, [r5, #4]
 800c97a:	3201      	adds	r2, #1
 800c97c:	602a      	str	r2, [r5, #0]
 800c97e:	68a2      	ldr	r2, [r4, #8]
 800c980:	3b01      	subs	r3, #1
 800c982:	3a01      	subs	r2, #1
 800c984:	606b      	str	r3, [r5, #4]
 800c986:	3701      	adds	r7, #1
 800c988:	60a2      	str	r2, [r4, #8]
 800c98a:	b142      	cbz	r2, 800c99e <_scanf_chars+0x8e>
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	dcd7      	bgt.n	800c940 <_scanf_chars+0x30>
 800c990:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c994:	4629      	mov	r1, r5
 800c996:	4640      	mov	r0, r8
 800c998:	4798      	blx	r3
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d0d0      	beq.n	800c940 <_scanf_chars+0x30>
 800c99e:	6823      	ldr	r3, [r4, #0]
 800c9a0:	f013 0310 	ands.w	r3, r3, #16
 800c9a4:	d105      	bne.n	800c9b2 <_scanf_chars+0xa2>
 800c9a6:	68e2      	ldr	r2, [r4, #12]
 800c9a8:	3201      	adds	r2, #1
 800c9aa:	60e2      	str	r2, [r4, #12]
 800c9ac:	69a2      	ldr	r2, [r4, #24]
 800c9ae:	b102      	cbz	r2, 800c9b2 <_scanf_chars+0xa2>
 800c9b0:	7033      	strb	r3, [r6, #0]
 800c9b2:	6923      	ldr	r3, [r4, #16]
 800c9b4:	441f      	add	r7, r3
 800c9b6:	6127      	str	r7, [r4, #16]
 800c9b8:	2000      	movs	r0, #0
 800c9ba:	e7cb      	b.n	800c954 <_scanf_chars+0x44>
 800c9bc:	0800e569 	.word	0x0800e569

0800c9c0 <_scanf_i>:
 800c9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9c4:	4698      	mov	r8, r3
 800c9c6:	4b74      	ldr	r3, [pc, #464]	; (800cb98 <_scanf_i+0x1d8>)
 800c9c8:	460c      	mov	r4, r1
 800c9ca:	4682      	mov	sl, r0
 800c9cc:	4616      	mov	r6, r2
 800c9ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c9d2:	b087      	sub	sp, #28
 800c9d4:	ab03      	add	r3, sp, #12
 800c9d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c9da:	4b70      	ldr	r3, [pc, #448]	; (800cb9c <_scanf_i+0x1dc>)
 800c9dc:	69a1      	ldr	r1, [r4, #24]
 800c9de:	4a70      	ldr	r2, [pc, #448]	; (800cba0 <_scanf_i+0x1e0>)
 800c9e0:	2903      	cmp	r1, #3
 800c9e2:	bf18      	it	ne
 800c9e4:	461a      	movne	r2, r3
 800c9e6:	68a3      	ldr	r3, [r4, #8]
 800c9e8:	9201      	str	r2, [sp, #4]
 800c9ea:	1e5a      	subs	r2, r3, #1
 800c9ec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c9f0:	bf88      	it	hi
 800c9f2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c9f6:	4627      	mov	r7, r4
 800c9f8:	bf82      	ittt	hi
 800c9fa:	eb03 0905 	addhi.w	r9, r3, r5
 800c9fe:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ca02:	60a3      	strhi	r3, [r4, #8]
 800ca04:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ca08:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ca0c:	bf98      	it	ls
 800ca0e:	f04f 0900 	movls.w	r9, #0
 800ca12:	6023      	str	r3, [r4, #0]
 800ca14:	463d      	mov	r5, r7
 800ca16:	f04f 0b00 	mov.w	fp, #0
 800ca1a:	6831      	ldr	r1, [r6, #0]
 800ca1c:	ab03      	add	r3, sp, #12
 800ca1e:	7809      	ldrb	r1, [r1, #0]
 800ca20:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ca24:	2202      	movs	r2, #2
 800ca26:	f7f3 fc23 	bl	8000270 <memchr>
 800ca2a:	b328      	cbz	r0, 800ca78 <_scanf_i+0xb8>
 800ca2c:	f1bb 0f01 	cmp.w	fp, #1
 800ca30:	d159      	bne.n	800cae6 <_scanf_i+0x126>
 800ca32:	6862      	ldr	r2, [r4, #4]
 800ca34:	b92a      	cbnz	r2, 800ca42 <_scanf_i+0x82>
 800ca36:	6822      	ldr	r2, [r4, #0]
 800ca38:	2308      	movs	r3, #8
 800ca3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ca3e:	6063      	str	r3, [r4, #4]
 800ca40:	6022      	str	r2, [r4, #0]
 800ca42:	6822      	ldr	r2, [r4, #0]
 800ca44:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800ca48:	6022      	str	r2, [r4, #0]
 800ca4a:	68a2      	ldr	r2, [r4, #8]
 800ca4c:	1e51      	subs	r1, r2, #1
 800ca4e:	60a1      	str	r1, [r4, #8]
 800ca50:	b192      	cbz	r2, 800ca78 <_scanf_i+0xb8>
 800ca52:	6832      	ldr	r2, [r6, #0]
 800ca54:	1c51      	adds	r1, r2, #1
 800ca56:	6031      	str	r1, [r6, #0]
 800ca58:	7812      	ldrb	r2, [r2, #0]
 800ca5a:	f805 2b01 	strb.w	r2, [r5], #1
 800ca5e:	6872      	ldr	r2, [r6, #4]
 800ca60:	3a01      	subs	r2, #1
 800ca62:	2a00      	cmp	r2, #0
 800ca64:	6072      	str	r2, [r6, #4]
 800ca66:	dc07      	bgt.n	800ca78 <_scanf_i+0xb8>
 800ca68:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800ca6c:	4631      	mov	r1, r6
 800ca6e:	4650      	mov	r0, sl
 800ca70:	4790      	blx	r2
 800ca72:	2800      	cmp	r0, #0
 800ca74:	f040 8085 	bne.w	800cb82 <_scanf_i+0x1c2>
 800ca78:	f10b 0b01 	add.w	fp, fp, #1
 800ca7c:	f1bb 0f03 	cmp.w	fp, #3
 800ca80:	d1cb      	bne.n	800ca1a <_scanf_i+0x5a>
 800ca82:	6863      	ldr	r3, [r4, #4]
 800ca84:	b90b      	cbnz	r3, 800ca8a <_scanf_i+0xca>
 800ca86:	230a      	movs	r3, #10
 800ca88:	6063      	str	r3, [r4, #4]
 800ca8a:	6863      	ldr	r3, [r4, #4]
 800ca8c:	4945      	ldr	r1, [pc, #276]	; (800cba4 <_scanf_i+0x1e4>)
 800ca8e:	6960      	ldr	r0, [r4, #20]
 800ca90:	1ac9      	subs	r1, r1, r3
 800ca92:	f000 f8b5 	bl	800cc00 <__sccl>
 800ca96:	f04f 0b00 	mov.w	fp, #0
 800ca9a:	68a3      	ldr	r3, [r4, #8]
 800ca9c:	6822      	ldr	r2, [r4, #0]
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d03d      	beq.n	800cb1e <_scanf_i+0x15e>
 800caa2:	6831      	ldr	r1, [r6, #0]
 800caa4:	6960      	ldr	r0, [r4, #20]
 800caa6:	f891 c000 	ldrb.w	ip, [r1]
 800caaa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800caae:	2800      	cmp	r0, #0
 800cab0:	d035      	beq.n	800cb1e <_scanf_i+0x15e>
 800cab2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cab6:	d124      	bne.n	800cb02 <_scanf_i+0x142>
 800cab8:	0510      	lsls	r0, r2, #20
 800caba:	d522      	bpl.n	800cb02 <_scanf_i+0x142>
 800cabc:	f10b 0b01 	add.w	fp, fp, #1
 800cac0:	f1b9 0f00 	cmp.w	r9, #0
 800cac4:	d003      	beq.n	800cace <_scanf_i+0x10e>
 800cac6:	3301      	adds	r3, #1
 800cac8:	f109 39ff 	add.w	r9, r9, #4294967295
 800cacc:	60a3      	str	r3, [r4, #8]
 800cace:	6873      	ldr	r3, [r6, #4]
 800cad0:	3b01      	subs	r3, #1
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	6073      	str	r3, [r6, #4]
 800cad6:	dd1b      	ble.n	800cb10 <_scanf_i+0x150>
 800cad8:	6833      	ldr	r3, [r6, #0]
 800cada:	3301      	adds	r3, #1
 800cadc:	6033      	str	r3, [r6, #0]
 800cade:	68a3      	ldr	r3, [r4, #8]
 800cae0:	3b01      	subs	r3, #1
 800cae2:	60a3      	str	r3, [r4, #8]
 800cae4:	e7d9      	b.n	800ca9a <_scanf_i+0xda>
 800cae6:	f1bb 0f02 	cmp.w	fp, #2
 800caea:	d1ae      	bne.n	800ca4a <_scanf_i+0x8a>
 800caec:	6822      	ldr	r2, [r4, #0]
 800caee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800caf2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800caf6:	d1bf      	bne.n	800ca78 <_scanf_i+0xb8>
 800caf8:	2310      	movs	r3, #16
 800cafa:	6063      	str	r3, [r4, #4]
 800cafc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cb00:	e7a2      	b.n	800ca48 <_scanf_i+0x88>
 800cb02:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800cb06:	6022      	str	r2, [r4, #0]
 800cb08:	780b      	ldrb	r3, [r1, #0]
 800cb0a:	f805 3b01 	strb.w	r3, [r5], #1
 800cb0e:	e7de      	b.n	800cace <_scanf_i+0x10e>
 800cb10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cb14:	4631      	mov	r1, r6
 800cb16:	4650      	mov	r0, sl
 800cb18:	4798      	blx	r3
 800cb1a:	2800      	cmp	r0, #0
 800cb1c:	d0df      	beq.n	800cade <_scanf_i+0x11e>
 800cb1e:	6823      	ldr	r3, [r4, #0]
 800cb20:	05d9      	lsls	r1, r3, #23
 800cb22:	d50d      	bpl.n	800cb40 <_scanf_i+0x180>
 800cb24:	42bd      	cmp	r5, r7
 800cb26:	d909      	bls.n	800cb3c <_scanf_i+0x17c>
 800cb28:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800cb2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cb30:	4632      	mov	r2, r6
 800cb32:	4650      	mov	r0, sl
 800cb34:	4798      	blx	r3
 800cb36:	f105 39ff 	add.w	r9, r5, #4294967295
 800cb3a:	464d      	mov	r5, r9
 800cb3c:	42bd      	cmp	r5, r7
 800cb3e:	d028      	beq.n	800cb92 <_scanf_i+0x1d2>
 800cb40:	6822      	ldr	r2, [r4, #0]
 800cb42:	f012 0210 	ands.w	r2, r2, #16
 800cb46:	d113      	bne.n	800cb70 <_scanf_i+0x1b0>
 800cb48:	702a      	strb	r2, [r5, #0]
 800cb4a:	6863      	ldr	r3, [r4, #4]
 800cb4c:	9e01      	ldr	r6, [sp, #4]
 800cb4e:	4639      	mov	r1, r7
 800cb50:	4650      	mov	r0, sl
 800cb52:	47b0      	blx	r6
 800cb54:	f8d8 3000 	ldr.w	r3, [r8]
 800cb58:	6821      	ldr	r1, [r4, #0]
 800cb5a:	1d1a      	adds	r2, r3, #4
 800cb5c:	f8c8 2000 	str.w	r2, [r8]
 800cb60:	f011 0f20 	tst.w	r1, #32
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	d00f      	beq.n	800cb88 <_scanf_i+0x1c8>
 800cb68:	6018      	str	r0, [r3, #0]
 800cb6a:	68e3      	ldr	r3, [r4, #12]
 800cb6c:	3301      	adds	r3, #1
 800cb6e:	60e3      	str	r3, [r4, #12]
 800cb70:	1bed      	subs	r5, r5, r7
 800cb72:	44ab      	add	fp, r5
 800cb74:	6925      	ldr	r5, [r4, #16]
 800cb76:	445d      	add	r5, fp
 800cb78:	6125      	str	r5, [r4, #16]
 800cb7a:	2000      	movs	r0, #0
 800cb7c:	b007      	add	sp, #28
 800cb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb82:	f04f 0b00 	mov.w	fp, #0
 800cb86:	e7ca      	b.n	800cb1e <_scanf_i+0x15e>
 800cb88:	07ca      	lsls	r2, r1, #31
 800cb8a:	bf4c      	ite	mi
 800cb8c:	8018      	strhmi	r0, [r3, #0]
 800cb8e:	6018      	strpl	r0, [r3, #0]
 800cb90:	e7eb      	b.n	800cb6a <_scanf_i+0x1aa>
 800cb92:	2001      	movs	r0, #1
 800cb94:	e7f2      	b.n	800cb7c <_scanf_i+0x1bc>
 800cb96:	bf00      	nop
 800cb98:	0800e4b8 	.word	0x0800e4b8
 800cb9c:	0800cd6d 	.word	0x0800cd6d
 800cba0:	0800a409 	.word	0x0800a409
 800cba4:	0800e906 	.word	0x0800e906

0800cba8 <_read_r>:
 800cba8:	b538      	push	{r3, r4, r5, lr}
 800cbaa:	4d07      	ldr	r5, [pc, #28]	; (800cbc8 <_read_r+0x20>)
 800cbac:	4604      	mov	r4, r0
 800cbae:	4608      	mov	r0, r1
 800cbb0:	4611      	mov	r1, r2
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	602a      	str	r2, [r5, #0]
 800cbb6:	461a      	mov	r2, r3
 800cbb8:	f7f5 fff4 	bl	8002ba4 <_read>
 800cbbc:	1c43      	adds	r3, r0, #1
 800cbbe:	d102      	bne.n	800cbc6 <_read_r+0x1e>
 800cbc0:	682b      	ldr	r3, [r5, #0]
 800cbc2:	b103      	cbz	r3, 800cbc6 <_read_r+0x1e>
 800cbc4:	6023      	str	r3, [r4, #0]
 800cbc6:	bd38      	pop	{r3, r4, r5, pc}
 800cbc8:	200187bc 	.word	0x200187bc
 800cbcc:	00000000 	.word	0x00000000

0800cbd0 <nan>:
 800cbd0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cbd8 <nan+0x8>
 800cbd4:	4770      	bx	lr
 800cbd6:	bf00      	nop
 800cbd8:	00000000 	.word	0x00000000
 800cbdc:	7ff80000 	.word	0x7ff80000

0800cbe0 <_sbrk_r>:
 800cbe0:	b538      	push	{r3, r4, r5, lr}
 800cbe2:	4d06      	ldr	r5, [pc, #24]	; (800cbfc <_sbrk_r+0x1c>)
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	4604      	mov	r4, r0
 800cbe8:	4608      	mov	r0, r1
 800cbea:	602b      	str	r3, [r5, #0]
 800cbec:	f7f6 f848 	bl	8002c80 <_sbrk>
 800cbf0:	1c43      	adds	r3, r0, #1
 800cbf2:	d102      	bne.n	800cbfa <_sbrk_r+0x1a>
 800cbf4:	682b      	ldr	r3, [r5, #0]
 800cbf6:	b103      	cbz	r3, 800cbfa <_sbrk_r+0x1a>
 800cbf8:	6023      	str	r3, [r4, #0]
 800cbfa:	bd38      	pop	{r3, r4, r5, pc}
 800cbfc:	200187bc 	.word	0x200187bc

0800cc00 <__sccl>:
 800cc00:	b570      	push	{r4, r5, r6, lr}
 800cc02:	780b      	ldrb	r3, [r1, #0]
 800cc04:	4604      	mov	r4, r0
 800cc06:	2b5e      	cmp	r3, #94	; 0x5e
 800cc08:	bf0b      	itete	eq
 800cc0a:	784b      	ldrbeq	r3, [r1, #1]
 800cc0c:	1c48      	addne	r0, r1, #1
 800cc0e:	1c88      	addeq	r0, r1, #2
 800cc10:	2200      	movne	r2, #0
 800cc12:	bf08      	it	eq
 800cc14:	2201      	moveq	r2, #1
 800cc16:	1e61      	subs	r1, r4, #1
 800cc18:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cc1c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cc20:	42a9      	cmp	r1, r5
 800cc22:	d1fb      	bne.n	800cc1c <__sccl+0x1c>
 800cc24:	b90b      	cbnz	r3, 800cc2a <__sccl+0x2a>
 800cc26:	3801      	subs	r0, #1
 800cc28:	bd70      	pop	{r4, r5, r6, pc}
 800cc2a:	f082 0101 	eor.w	r1, r2, #1
 800cc2e:	54e1      	strb	r1, [r4, r3]
 800cc30:	1c42      	adds	r2, r0, #1
 800cc32:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800cc36:	2d2d      	cmp	r5, #45	; 0x2d
 800cc38:	f102 36ff 	add.w	r6, r2, #4294967295
 800cc3c:	4610      	mov	r0, r2
 800cc3e:	d006      	beq.n	800cc4e <__sccl+0x4e>
 800cc40:	2d5d      	cmp	r5, #93	; 0x5d
 800cc42:	d0f1      	beq.n	800cc28 <__sccl+0x28>
 800cc44:	b90d      	cbnz	r5, 800cc4a <__sccl+0x4a>
 800cc46:	4630      	mov	r0, r6
 800cc48:	e7ee      	b.n	800cc28 <__sccl+0x28>
 800cc4a:	462b      	mov	r3, r5
 800cc4c:	e7ef      	b.n	800cc2e <__sccl+0x2e>
 800cc4e:	7816      	ldrb	r6, [r2, #0]
 800cc50:	2e5d      	cmp	r6, #93	; 0x5d
 800cc52:	d0fa      	beq.n	800cc4a <__sccl+0x4a>
 800cc54:	42b3      	cmp	r3, r6
 800cc56:	dcf8      	bgt.n	800cc4a <__sccl+0x4a>
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3001      	adds	r0, #1
 800cc5c:	4286      	cmp	r6, r0
 800cc5e:	5421      	strb	r1, [r4, r0]
 800cc60:	dcfb      	bgt.n	800cc5a <__sccl+0x5a>
 800cc62:	43d8      	mvns	r0, r3
 800cc64:	4430      	add	r0, r6
 800cc66:	1c5d      	adds	r5, r3, #1
 800cc68:	42b3      	cmp	r3, r6
 800cc6a:	bfa8      	it	ge
 800cc6c:	2000      	movge	r0, #0
 800cc6e:	182b      	adds	r3, r5, r0
 800cc70:	3202      	adds	r2, #2
 800cc72:	e7de      	b.n	800cc32 <__sccl+0x32>

0800cc74 <_strtoul_l.isra.0>:
 800cc74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc78:	4e3b      	ldr	r6, [pc, #236]	; (800cd68 <_strtoul_l.isra.0+0xf4>)
 800cc7a:	4686      	mov	lr, r0
 800cc7c:	468c      	mov	ip, r1
 800cc7e:	4660      	mov	r0, ip
 800cc80:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800cc84:	5da5      	ldrb	r5, [r4, r6]
 800cc86:	f015 0508 	ands.w	r5, r5, #8
 800cc8a:	d1f8      	bne.n	800cc7e <_strtoul_l.isra.0+0xa>
 800cc8c:	2c2d      	cmp	r4, #45	; 0x2d
 800cc8e:	d134      	bne.n	800ccfa <_strtoul_l.isra.0+0x86>
 800cc90:	f89c 4000 	ldrb.w	r4, [ip]
 800cc94:	f04f 0801 	mov.w	r8, #1
 800cc98:	f100 0c02 	add.w	ip, r0, #2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d05e      	beq.n	800cd5e <_strtoul_l.isra.0+0xea>
 800cca0:	2b10      	cmp	r3, #16
 800cca2:	d10c      	bne.n	800ccbe <_strtoul_l.isra.0+0x4a>
 800cca4:	2c30      	cmp	r4, #48	; 0x30
 800cca6:	d10a      	bne.n	800ccbe <_strtoul_l.isra.0+0x4a>
 800cca8:	f89c 0000 	ldrb.w	r0, [ip]
 800ccac:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ccb0:	2858      	cmp	r0, #88	; 0x58
 800ccb2:	d14f      	bne.n	800cd54 <_strtoul_l.isra.0+0xe0>
 800ccb4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800ccb8:	2310      	movs	r3, #16
 800ccba:	f10c 0c02 	add.w	ip, ip, #2
 800ccbe:	f04f 37ff 	mov.w	r7, #4294967295
 800ccc2:	2500      	movs	r5, #0
 800ccc4:	fbb7 f7f3 	udiv	r7, r7, r3
 800ccc8:	fb03 f907 	mul.w	r9, r3, r7
 800cccc:	ea6f 0909 	mvn.w	r9, r9
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800ccd6:	2e09      	cmp	r6, #9
 800ccd8:	d818      	bhi.n	800cd0c <_strtoul_l.isra.0+0x98>
 800ccda:	4634      	mov	r4, r6
 800ccdc:	42a3      	cmp	r3, r4
 800ccde:	dd24      	ble.n	800cd2a <_strtoul_l.isra.0+0xb6>
 800cce0:	2d00      	cmp	r5, #0
 800cce2:	db1f      	blt.n	800cd24 <_strtoul_l.isra.0+0xb0>
 800cce4:	4287      	cmp	r7, r0
 800cce6:	d31d      	bcc.n	800cd24 <_strtoul_l.isra.0+0xb0>
 800cce8:	d101      	bne.n	800ccee <_strtoul_l.isra.0+0x7a>
 800ccea:	45a1      	cmp	r9, r4
 800ccec:	db1a      	blt.n	800cd24 <_strtoul_l.isra.0+0xb0>
 800ccee:	fb00 4003 	mla	r0, r0, r3, r4
 800ccf2:	2501      	movs	r5, #1
 800ccf4:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ccf8:	e7eb      	b.n	800ccd2 <_strtoul_l.isra.0+0x5e>
 800ccfa:	2c2b      	cmp	r4, #43	; 0x2b
 800ccfc:	bf08      	it	eq
 800ccfe:	f89c 4000 	ldrbeq.w	r4, [ip]
 800cd02:	46a8      	mov	r8, r5
 800cd04:	bf08      	it	eq
 800cd06:	f100 0c02 	addeq.w	ip, r0, #2
 800cd0a:	e7c7      	b.n	800cc9c <_strtoul_l.isra.0+0x28>
 800cd0c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800cd10:	2e19      	cmp	r6, #25
 800cd12:	d801      	bhi.n	800cd18 <_strtoul_l.isra.0+0xa4>
 800cd14:	3c37      	subs	r4, #55	; 0x37
 800cd16:	e7e1      	b.n	800ccdc <_strtoul_l.isra.0+0x68>
 800cd18:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800cd1c:	2e19      	cmp	r6, #25
 800cd1e:	d804      	bhi.n	800cd2a <_strtoul_l.isra.0+0xb6>
 800cd20:	3c57      	subs	r4, #87	; 0x57
 800cd22:	e7db      	b.n	800ccdc <_strtoul_l.isra.0+0x68>
 800cd24:	f04f 35ff 	mov.w	r5, #4294967295
 800cd28:	e7e4      	b.n	800ccf4 <_strtoul_l.isra.0+0x80>
 800cd2a:	2d00      	cmp	r5, #0
 800cd2c:	da07      	bge.n	800cd3e <_strtoul_l.isra.0+0xca>
 800cd2e:	2322      	movs	r3, #34	; 0x22
 800cd30:	f8ce 3000 	str.w	r3, [lr]
 800cd34:	f04f 30ff 	mov.w	r0, #4294967295
 800cd38:	b942      	cbnz	r2, 800cd4c <_strtoul_l.isra.0+0xd8>
 800cd3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd3e:	f1b8 0f00 	cmp.w	r8, #0
 800cd42:	d000      	beq.n	800cd46 <_strtoul_l.isra.0+0xd2>
 800cd44:	4240      	negs	r0, r0
 800cd46:	2a00      	cmp	r2, #0
 800cd48:	d0f7      	beq.n	800cd3a <_strtoul_l.isra.0+0xc6>
 800cd4a:	b10d      	cbz	r5, 800cd50 <_strtoul_l.isra.0+0xdc>
 800cd4c:	f10c 31ff 	add.w	r1, ip, #4294967295
 800cd50:	6011      	str	r1, [r2, #0]
 800cd52:	e7f2      	b.n	800cd3a <_strtoul_l.isra.0+0xc6>
 800cd54:	2430      	movs	r4, #48	; 0x30
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d1b1      	bne.n	800ccbe <_strtoul_l.isra.0+0x4a>
 800cd5a:	2308      	movs	r3, #8
 800cd5c:	e7af      	b.n	800ccbe <_strtoul_l.isra.0+0x4a>
 800cd5e:	2c30      	cmp	r4, #48	; 0x30
 800cd60:	d0a2      	beq.n	800cca8 <_strtoul_l.isra.0+0x34>
 800cd62:	230a      	movs	r3, #10
 800cd64:	e7ab      	b.n	800ccbe <_strtoul_l.isra.0+0x4a>
 800cd66:	bf00      	nop
 800cd68:	0800e569 	.word	0x0800e569

0800cd6c <_strtoul_r>:
 800cd6c:	f7ff bf82 	b.w	800cc74 <_strtoul_l.isra.0>

0800cd70 <__submore>:
 800cd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd74:	460c      	mov	r4, r1
 800cd76:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cd78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd7c:	4299      	cmp	r1, r3
 800cd7e:	d11d      	bne.n	800cdbc <__submore+0x4c>
 800cd80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cd84:	f7ff fa3c 	bl	800c200 <_malloc_r>
 800cd88:	b918      	cbnz	r0, 800cd92 <__submore+0x22>
 800cd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd96:	63a3      	str	r3, [r4, #56]	; 0x38
 800cd98:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cd9c:	6360      	str	r0, [r4, #52]	; 0x34
 800cd9e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cda2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cda6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cdaa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cdae:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cdb2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cdb6:	6020      	str	r0, [r4, #0]
 800cdb8:	2000      	movs	r0, #0
 800cdba:	e7e8      	b.n	800cd8e <__submore+0x1e>
 800cdbc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cdbe:	0077      	lsls	r7, r6, #1
 800cdc0:	463a      	mov	r2, r7
 800cdc2:	f000 fa2d 	bl	800d220 <_realloc_r>
 800cdc6:	4605      	mov	r5, r0
 800cdc8:	2800      	cmp	r0, #0
 800cdca:	d0de      	beq.n	800cd8a <__submore+0x1a>
 800cdcc:	eb00 0806 	add.w	r8, r0, r6
 800cdd0:	4601      	mov	r1, r0
 800cdd2:	4632      	mov	r2, r6
 800cdd4:	4640      	mov	r0, r8
 800cdd6:	f7fe fce9 	bl	800b7ac <memcpy>
 800cdda:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cdde:	f8c4 8000 	str.w	r8, [r4]
 800cde2:	e7e9      	b.n	800cdb8 <__submore+0x48>

0800cde4 <__ascii_wctomb>:
 800cde4:	b149      	cbz	r1, 800cdfa <__ascii_wctomb+0x16>
 800cde6:	2aff      	cmp	r2, #255	; 0xff
 800cde8:	bf85      	ittet	hi
 800cdea:	238a      	movhi	r3, #138	; 0x8a
 800cdec:	6003      	strhi	r3, [r0, #0]
 800cdee:	700a      	strbls	r2, [r1, #0]
 800cdf0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cdf4:	bf98      	it	ls
 800cdf6:	2001      	movls	r0, #1
 800cdf8:	4770      	bx	lr
 800cdfa:	4608      	mov	r0, r1
 800cdfc:	4770      	bx	lr
	...

0800ce00 <__assert_func>:
 800ce00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce02:	4614      	mov	r4, r2
 800ce04:	461a      	mov	r2, r3
 800ce06:	4b09      	ldr	r3, [pc, #36]	; (800ce2c <__assert_func+0x2c>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	4605      	mov	r5, r0
 800ce0c:	68d8      	ldr	r0, [r3, #12]
 800ce0e:	b14c      	cbz	r4, 800ce24 <__assert_func+0x24>
 800ce10:	4b07      	ldr	r3, [pc, #28]	; (800ce30 <__assert_func+0x30>)
 800ce12:	9100      	str	r1, [sp, #0]
 800ce14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce18:	4906      	ldr	r1, [pc, #24]	; (800ce34 <__assert_func+0x34>)
 800ce1a:	462b      	mov	r3, r5
 800ce1c:	f000 f9a6 	bl	800d16c <fiprintf>
 800ce20:	f000 fc3e 	bl	800d6a0 <abort>
 800ce24:	4b04      	ldr	r3, [pc, #16]	; (800ce38 <__assert_func+0x38>)
 800ce26:	461c      	mov	r4, r3
 800ce28:	e7f3      	b.n	800ce12 <__assert_func+0x12>
 800ce2a:	bf00      	nop
 800ce2c:	20000114 	.word	0x20000114
 800ce30:	0800e908 	.word	0x0800e908
 800ce34:	0800e915 	.word	0x0800e915
 800ce38:	0800e943 	.word	0x0800e943

0800ce3c <__sflush_r>:
 800ce3c:	898a      	ldrh	r2, [r1, #12]
 800ce3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce42:	4605      	mov	r5, r0
 800ce44:	0710      	lsls	r0, r2, #28
 800ce46:	460c      	mov	r4, r1
 800ce48:	d458      	bmi.n	800cefc <__sflush_r+0xc0>
 800ce4a:	684b      	ldr	r3, [r1, #4]
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	dc05      	bgt.n	800ce5c <__sflush_r+0x20>
 800ce50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	dc02      	bgt.n	800ce5c <__sflush_r+0x20>
 800ce56:	2000      	movs	r0, #0
 800ce58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce5e:	2e00      	cmp	r6, #0
 800ce60:	d0f9      	beq.n	800ce56 <__sflush_r+0x1a>
 800ce62:	2300      	movs	r3, #0
 800ce64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ce68:	682f      	ldr	r7, [r5, #0]
 800ce6a:	602b      	str	r3, [r5, #0]
 800ce6c:	d032      	beq.n	800ced4 <__sflush_r+0x98>
 800ce6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ce70:	89a3      	ldrh	r3, [r4, #12]
 800ce72:	075a      	lsls	r2, r3, #29
 800ce74:	d505      	bpl.n	800ce82 <__sflush_r+0x46>
 800ce76:	6863      	ldr	r3, [r4, #4]
 800ce78:	1ac0      	subs	r0, r0, r3
 800ce7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce7c:	b10b      	cbz	r3, 800ce82 <__sflush_r+0x46>
 800ce7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ce80:	1ac0      	subs	r0, r0, r3
 800ce82:	2300      	movs	r3, #0
 800ce84:	4602      	mov	r2, r0
 800ce86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce88:	6a21      	ldr	r1, [r4, #32]
 800ce8a:	4628      	mov	r0, r5
 800ce8c:	47b0      	blx	r6
 800ce8e:	1c43      	adds	r3, r0, #1
 800ce90:	89a3      	ldrh	r3, [r4, #12]
 800ce92:	d106      	bne.n	800cea2 <__sflush_r+0x66>
 800ce94:	6829      	ldr	r1, [r5, #0]
 800ce96:	291d      	cmp	r1, #29
 800ce98:	d82c      	bhi.n	800cef4 <__sflush_r+0xb8>
 800ce9a:	4a2a      	ldr	r2, [pc, #168]	; (800cf44 <__sflush_r+0x108>)
 800ce9c:	40ca      	lsrs	r2, r1
 800ce9e:	07d6      	lsls	r6, r2, #31
 800cea0:	d528      	bpl.n	800cef4 <__sflush_r+0xb8>
 800cea2:	2200      	movs	r2, #0
 800cea4:	6062      	str	r2, [r4, #4]
 800cea6:	04d9      	lsls	r1, r3, #19
 800cea8:	6922      	ldr	r2, [r4, #16]
 800ceaa:	6022      	str	r2, [r4, #0]
 800ceac:	d504      	bpl.n	800ceb8 <__sflush_r+0x7c>
 800ceae:	1c42      	adds	r2, r0, #1
 800ceb0:	d101      	bne.n	800ceb6 <__sflush_r+0x7a>
 800ceb2:	682b      	ldr	r3, [r5, #0]
 800ceb4:	b903      	cbnz	r3, 800ceb8 <__sflush_r+0x7c>
 800ceb6:	6560      	str	r0, [r4, #84]	; 0x54
 800ceb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ceba:	602f      	str	r7, [r5, #0]
 800cebc:	2900      	cmp	r1, #0
 800cebe:	d0ca      	beq.n	800ce56 <__sflush_r+0x1a>
 800cec0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cec4:	4299      	cmp	r1, r3
 800cec6:	d002      	beq.n	800cece <__sflush_r+0x92>
 800cec8:	4628      	mov	r0, r5
 800ceca:	f7ff f949 	bl	800c160 <_free_r>
 800cece:	2000      	movs	r0, #0
 800ced0:	6360      	str	r0, [r4, #52]	; 0x34
 800ced2:	e7c1      	b.n	800ce58 <__sflush_r+0x1c>
 800ced4:	6a21      	ldr	r1, [r4, #32]
 800ced6:	2301      	movs	r3, #1
 800ced8:	4628      	mov	r0, r5
 800ceda:	47b0      	blx	r6
 800cedc:	1c41      	adds	r1, r0, #1
 800cede:	d1c7      	bne.n	800ce70 <__sflush_r+0x34>
 800cee0:	682b      	ldr	r3, [r5, #0]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d0c4      	beq.n	800ce70 <__sflush_r+0x34>
 800cee6:	2b1d      	cmp	r3, #29
 800cee8:	d001      	beq.n	800ceee <__sflush_r+0xb2>
 800ceea:	2b16      	cmp	r3, #22
 800ceec:	d101      	bne.n	800cef2 <__sflush_r+0xb6>
 800ceee:	602f      	str	r7, [r5, #0]
 800cef0:	e7b1      	b.n	800ce56 <__sflush_r+0x1a>
 800cef2:	89a3      	ldrh	r3, [r4, #12]
 800cef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cef8:	81a3      	strh	r3, [r4, #12]
 800cefa:	e7ad      	b.n	800ce58 <__sflush_r+0x1c>
 800cefc:	690f      	ldr	r7, [r1, #16]
 800cefe:	2f00      	cmp	r7, #0
 800cf00:	d0a9      	beq.n	800ce56 <__sflush_r+0x1a>
 800cf02:	0793      	lsls	r3, r2, #30
 800cf04:	680e      	ldr	r6, [r1, #0]
 800cf06:	bf08      	it	eq
 800cf08:	694b      	ldreq	r3, [r1, #20]
 800cf0a:	600f      	str	r7, [r1, #0]
 800cf0c:	bf18      	it	ne
 800cf0e:	2300      	movne	r3, #0
 800cf10:	eba6 0807 	sub.w	r8, r6, r7
 800cf14:	608b      	str	r3, [r1, #8]
 800cf16:	f1b8 0f00 	cmp.w	r8, #0
 800cf1a:	dd9c      	ble.n	800ce56 <__sflush_r+0x1a>
 800cf1c:	6a21      	ldr	r1, [r4, #32]
 800cf1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cf20:	4643      	mov	r3, r8
 800cf22:	463a      	mov	r2, r7
 800cf24:	4628      	mov	r0, r5
 800cf26:	47b0      	blx	r6
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	dc06      	bgt.n	800cf3a <__sflush_r+0xfe>
 800cf2c:	89a3      	ldrh	r3, [r4, #12]
 800cf2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf32:	81a3      	strh	r3, [r4, #12]
 800cf34:	f04f 30ff 	mov.w	r0, #4294967295
 800cf38:	e78e      	b.n	800ce58 <__sflush_r+0x1c>
 800cf3a:	4407      	add	r7, r0
 800cf3c:	eba8 0800 	sub.w	r8, r8, r0
 800cf40:	e7e9      	b.n	800cf16 <__sflush_r+0xda>
 800cf42:	bf00      	nop
 800cf44:	20400001 	.word	0x20400001

0800cf48 <_fflush_r>:
 800cf48:	b538      	push	{r3, r4, r5, lr}
 800cf4a:	690b      	ldr	r3, [r1, #16]
 800cf4c:	4605      	mov	r5, r0
 800cf4e:	460c      	mov	r4, r1
 800cf50:	b913      	cbnz	r3, 800cf58 <_fflush_r+0x10>
 800cf52:	2500      	movs	r5, #0
 800cf54:	4628      	mov	r0, r5
 800cf56:	bd38      	pop	{r3, r4, r5, pc}
 800cf58:	b118      	cbz	r0, 800cf62 <_fflush_r+0x1a>
 800cf5a:	6983      	ldr	r3, [r0, #24]
 800cf5c:	b90b      	cbnz	r3, 800cf62 <_fflush_r+0x1a>
 800cf5e:	f000 f887 	bl	800d070 <__sinit>
 800cf62:	4b14      	ldr	r3, [pc, #80]	; (800cfb4 <_fflush_r+0x6c>)
 800cf64:	429c      	cmp	r4, r3
 800cf66:	d11b      	bne.n	800cfa0 <_fflush_r+0x58>
 800cf68:	686c      	ldr	r4, [r5, #4]
 800cf6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d0ef      	beq.n	800cf52 <_fflush_r+0xa>
 800cf72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cf74:	07d0      	lsls	r0, r2, #31
 800cf76:	d404      	bmi.n	800cf82 <_fflush_r+0x3a>
 800cf78:	0599      	lsls	r1, r3, #22
 800cf7a:	d402      	bmi.n	800cf82 <_fflush_r+0x3a>
 800cf7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf7e:	f000 f927 	bl	800d1d0 <__retarget_lock_acquire_recursive>
 800cf82:	4628      	mov	r0, r5
 800cf84:	4621      	mov	r1, r4
 800cf86:	f7ff ff59 	bl	800ce3c <__sflush_r>
 800cf8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf8c:	07da      	lsls	r2, r3, #31
 800cf8e:	4605      	mov	r5, r0
 800cf90:	d4e0      	bmi.n	800cf54 <_fflush_r+0xc>
 800cf92:	89a3      	ldrh	r3, [r4, #12]
 800cf94:	059b      	lsls	r3, r3, #22
 800cf96:	d4dd      	bmi.n	800cf54 <_fflush_r+0xc>
 800cf98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf9a:	f000 f91a 	bl	800d1d2 <__retarget_lock_release_recursive>
 800cf9e:	e7d9      	b.n	800cf54 <_fflush_r+0xc>
 800cfa0:	4b05      	ldr	r3, [pc, #20]	; (800cfb8 <_fflush_r+0x70>)
 800cfa2:	429c      	cmp	r4, r3
 800cfa4:	d101      	bne.n	800cfaa <_fflush_r+0x62>
 800cfa6:	68ac      	ldr	r4, [r5, #8]
 800cfa8:	e7df      	b.n	800cf6a <_fflush_r+0x22>
 800cfaa:	4b04      	ldr	r3, [pc, #16]	; (800cfbc <_fflush_r+0x74>)
 800cfac:	429c      	cmp	r4, r3
 800cfae:	bf08      	it	eq
 800cfb0:	68ec      	ldreq	r4, [r5, #12]
 800cfb2:	e7da      	b.n	800cf6a <_fflush_r+0x22>
 800cfb4:	0800e964 	.word	0x0800e964
 800cfb8:	0800e984 	.word	0x0800e984
 800cfbc:	0800e944 	.word	0x0800e944

0800cfc0 <std>:
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	b510      	push	{r4, lr}
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	e9c0 3300 	strd	r3, r3, [r0]
 800cfca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfce:	6083      	str	r3, [r0, #8]
 800cfd0:	8181      	strh	r1, [r0, #12]
 800cfd2:	6643      	str	r3, [r0, #100]	; 0x64
 800cfd4:	81c2      	strh	r2, [r0, #14]
 800cfd6:	6183      	str	r3, [r0, #24]
 800cfd8:	4619      	mov	r1, r3
 800cfda:	2208      	movs	r2, #8
 800cfdc:	305c      	adds	r0, #92	; 0x5c
 800cfde:	f7fb fc85 	bl	80088ec <memset>
 800cfe2:	4b05      	ldr	r3, [pc, #20]	; (800cff8 <std+0x38>)
 800cfe4:	6263      	str	r3, [r4, #36]	; 0x24
 800cfe6:	4b05      	ldr	r3, [pc, #20]	; (800cffc <std+0x3c>)
 800cfe8:	62a3      	str	r3, [r4, #40]	; 0x28
 800cfea:	4b05      	ldr	r3, [pc, #20]	; (800d000 <std+0x40>)
 800cfec:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cfee:	4b05      	ldr	r3, [pc, #20]	; (800d004 <std+0x44>)
 800cff0:	6224      	str	r4, [r4, #32]
 800cff2:	6323      	str	r3, [r4, #48]	; 0x30
 800cff4:	bd10      	pop	{r4, pc}
 800cff6:	bf00      	nop
 800cff8:	08009631 	.word	0x08009631
 800cffc:	08009657 	.word	0x08009657
 800d000:	0800968f 	.word	0x0800968f
 800d004:	080096b3 	.word	0x080096b3

0800d008 <_cleanup_r>:
 800d008:	4901      	ldr	r1, [pc, #4]	; (800d010 <_cleanup_r+0x8>)
 800d00a:	f000 b8c1 	b.w	800d190 <_fwalk_reent>
 800d00e:	bf00      	nop
 800d010:	0800cf49 	.word	0x0800cf49

0800d014 <__sfmoreglue>:
 800d014:	b570      	push	{r4, r5, r6, lr}
 800d016:	1e4a      	subs	r2, r1, #1
 800d018:	2568      	movs	r5, #104	; 0x68
 800d01a:	4355      	muls	r5, r2
 800d01c:	460e      	mov	r6, r1
 800d01e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d022:	f7ff f8ed 	bl	800c200 <_malloc_r>
 800d026:	4604      	mov	r4, r0
 800d028:	b140      	cbz	r0, 800d03c <__sfmoreglue+0x28>
 800d02a:	2100      	movs	r1, #0
 800d02c:	e9c0 1600 	strd	r1, r6, [r0]
 800d030:	300c      	adds	r0, #12
 800d032:	60a0      	str	r0, [r4, #8]
 800d034:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d038:	f7fb fc58 	bl	80088ec <memset>
 800d03c:	4620      	mov	r0, r4
 800d03e:	bd70      	pop	{r4, r5, r6, pc}

0800d040 <__sfp_lock_acquire>:
 800d040:	4801      	ldr	r0, [pc, #4]	; (800d048 <__sfp_lock_acquire+0x8>)
 800d042:	f000 b8c5 	b.w	800d1d0 <__retarget_lock_acquire_recursive>
 800d046:	bf00      	nop
 800d048:	200187c8 	.word	0x200187c8

0800d04c <__sfp_lock_release>:
 800d04c:	4801      	ldr	r0, [pc, #4]	; (800d054 <__sfp_lock_release+0x8>)
 800d04e:	f000 b8c0 	b.w	800d1d2 <__retarget_lock_release_recursive>
 800d052:	bf00      	nop
 800d054:	200187c8 	.word	0x200187c8

0800d058 <__sinit_lock_acquire>:
 800d058:	4801      	ldr	r0, [pc, #4]	; (800d060 <__sinit_lock_acquire+0x8>)
 800d05a:	f000 b8b9 	b.w	800d1d0 <__retarget_lock_acquire_recursive>
 800d05e:	bf00      	nop
 800d060:	200187c3 	.word	0x200187c3

0800d064 <__sinit_lock_release>:
 800d064:	4801      	ldr	r0, [pc, #4]	; (800d06c <__sinit_lock_release+0x8>)
 800d066:	f000 b8b4 	b.w	800d1d2 <__retarget_lock_release_recursive>
 800d06a:	bf00      	nop
 800d06c:	200187c3 	.word	0x200187c3

0800d070 <__sinit>:
 800d070:	b510      	push	{r4, lr}
 800d072:	4604      	mov	r4, r0
 800d074:	f7ff fff0 	bl	800d058 <__sinit_lock_acquire>
 800d078:	69a3      	ldr	r3, [r4, #24]
 800d07a:	b11b      	cbz	r3, 800d084 <__sinit+0x14>
 800d07c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d080:	f7ff bff0 	b.w	800d064 <__sinit_lock_release>
 800d084:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d088:	6523      	str	r3, [r4, #80]	; 0x50
 800d08a:	4b13      	ldr	r3, [pc, #76]	; (800d0d8 <__sinit+0x68>)
 800d08c:	4a13      	ldr	r2, [pc, #76]	; (800d0dc <__sinit+0x6c>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	62a2      	str	r2, [r4, #40]	; 0x28
 800d092:	42a3      	cmp	r3, r4
 800d094:	bf04      	itt	eq
 800d096:	2301      	moveq	r3, #1
 800d098:	61a3      	streq	r3, [r4, #24]
 800d09a:	4620      	mov	r0, r4
 800d09c:	f000 f820 	bl	800d0e0 <__sfp>
 800d0a0:	6060      	str	r0, [r4, #4]
 800d0a2:	4620      	mov	r0, r4
 800d0a4:	f000 f81c 	bl	800d0e0 <__sfp>
 800d0a8:	60a0      	str	r0, [r4, #8]
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	f000 f818 	bl	800d0e0 <__sfp>
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	60e0      	str	r0, [r4, #12]
 800d0b4:	2104      	movs	r1, #4
 800d0b6:	6860      	ldr	r0, [r4, #4]
 800d0b8:	f7ff ff82 	bl	800cfc0 <std>
 800d0bc:	68a0      	ldr	r0, [r4, #8]
 800d0be:	2201      	movs	r2, #1
 800d0c0:	2109      	movs	r1, #9
 800d0c2:	f7ff ff7d 	bl	800cfc0 <std>
 800d0c6:	68e0      	ldr	r0, [r4, #12]
 800d0c8:	2202      	movs	r2, #2
 800d0ca:	2112      	movs	r1, #18
 800d0cc:	f7ff ff78 	bl	800cfc0 <std>
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	61a3      	str	r3, [r4, #24]
 800d0d4:	e7d2      	b.n	800d07c <__sinit+0xc>
 800d0d6:	bf00      	nop
 800d0d8:	0800e4dc 	.word	0x0800e4dc
 800d0dc:	0800d009 	.word	0x0800d009

0800d0e0 <__sfp>:
 800d0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0e2:	4607      	mov	r7, r0
 800d0e4:	f7ff ffac 	bl	800d040 <__sfp_lock_acquire>
 800d0e8:	4b1e      	ldr	r3, [pc, #120]	; (800d164 <__sfp+0x84>)
 800d0ea:	681e      	ldr	r6, [r3, #0]
 800d0ec:	69b3      	ldr	r3, [r6, #24]
 800d0ee:	b913      	cbnz	r3, 800d0f6 <__sfp+0x16>
 800d0f0:	4630      	mov	r0, r6
 800d0f2:	f7ff ffbd 	bl	800d070 <__sinit>
 800d0f6:	3648      	adds	r6, #72	; 0x48
 800d0f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d0fc:	3b01      	subs	r3, #1
 800d0fe:	d503      	bpl.n	800d108 <__sfp+0x28>
 800d100:	6833      	ldr	r3, [r6, #0]
 800d102:	b30b      	cbz	r3, 800d148 <__sfp+0x68>
 800d104:	6836      	ldr	r6, [r6, #0]
 800d106:	e7f7      	b.n	800d0f8 <__sfp+0x18>
 800d108:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d10c:	b9d5      	cbnz	r5, 800d144 <__sfp+0x64>
 800d10e:	4b16      	ldr	r3, [pc, #88]	; (800d168 <__sfp+0x88>)
 800d110:	60e3      	str	r3, [r4, #12]
 800d112:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d116:	6665      	str	r5, [r4, #100]	; 0x64
 800d118:	f000 f859 	bl	800d1ce <__retarget_lock_init_recursive>
 800d11c:	f7ff ff96 	bl	800d04c <__sfp_lock_release>
 800d120:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d124:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d128:	6025      	str	r5, [r4, #0]
 800d12a:	61a5      	str	r5, [r4, #24]
 800d12c:	2208      	movs	r2, #8
 800d12e:	4629      	mov	r1, r5
 800d130:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d134:	f7fb fbda 	bl	80088ec <memset>
 800d138:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d13c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d140:	4620      	mov	r0, r4
 800d142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d144:	3468      	adds	r4, #104	; 0x68
 800d146:	e7d9      	b.n	800d0fc <__sfp+0x1c>
 800d148:	2104      	movs	r1, #4
 800d14a:	4638      	mov	r0, r7
 800d14c:	f7ff ff62 	bl	800d014 <__sfmoreglue>
 800d150:	4604      	mov	r4, r0
 800d152:	6030      	str	r0, [r6, #0]
 800d154:	2800      	cmp	r0, #0
 800d156:	d1d5      	bne.n	800d104 <__sfp+0x24>
 800d158:	f7ff ff78 	bl	800d04c <__sfp_lock_release>
 800d15c:	230c      	movs	r3, #12
 800d15e:	603b      	str	r3, [r7, #0]
 800d160:	e7ee      	b.n	800d140 <__sfp+0x60>
 800d162:	bf00      	nop
 800d164:	0800e4dc 	.word	0x0800e4dc
 800d168:	ffff0001 	.word	0xffff0001

0800d16c <fiprintf>:
 800d16c:	b40e      	push	{r1, r2, r3}
 800d16e:	b503      	push	{r0, r1, lr}
 800d170:	4601      	mov	r1, r0
 800d172:	ab03      	add	r3, sp, #12
 800d174:	4805      	ldr	r0, [pc, #20]	; (800d18c <fiprintf+0x20>)
 800d176:	f853 2b04 	ldr.w	r2, [r3], #4
 800d17a:	6800      	ldr	r0, [r0, #0]
 800d17c:	9301      	str	r3, [sp, #4]
 800d17e:	f000 f89f 	bl	800d2c0 <_vfiprintf_r>
 800d182:	b002      	add	sp, #8
 800d184:	f85d eb04 	ldr.w	lr, [sp], #4
 800d188:	b003      	add	sp, #12
 800d18a:	4770      	bx	lr
 800d18c:	20000114 	.word	0x20000114

0800d190 <_fwalk_reent>:
 800d190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d194:	4606      	mov	r6, r0
 800d196:	4688      	mov	r8, r1
 800d198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d19c:	2700      	movs	r7, #0
 800d19e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d1a2:	f1b9 0901 	subs.w	r9, r9, #1
 800d1a6:	d505      	bpl.n	800d1b4 <_fwalk_reent+0x24>
 800d1a8:	6824      	ldr	r4, [r4, #0]
 800d1aa:	2c00      	cmp	r4, #0
 800d1ac:	d1f7      	bne.n	800d19e <_fwalk_reent+0xe>
 800d1ae:	4638      	mov	r0, r7
 800d1b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1b4:	89ab      	ldrh	r3, [r5, #12]
 800d1b6:	2b01      	cmp	r3, #1
 800d1b8:	d907      	bls.n	800d1ca <_fwalk_reent+0x3a>
 800d1ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d1be:	3301      	adds	r3, #1
 800d1c0:	d003      	beq.n	800d1ca <_fwalk_reent+0x3a>
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	47c0      	blx	r8
 800d1c8:	4307      	orrs	r7, r0
 800d1ca:	3568      	adds	r5, #104	; 0x68
 800d1cc:	e7e9      	b.n	800d1a2 <_fwalk_reent+0x12>

0800d1ce <__retarget_lock_init_recursive>:
 800d1ce:	4770      	bx	lr

0800d1d0 <__retarget_lock_acquire_recursive>:
 800d1d0:	4770      	bx	lr

0800d1d2 <__retarget_lock_release_recursive>:
 800d1d2:	4770      	bx	lr

0800d1d4 <memmove>:
 800d1d4:	4288      	cmp	r0, r1
 800d1d6:	b510      	push	{r4, lr}
 800d1d8:	eb01 0402 	add.w	r4, r1, r2
 800d1dc:	d902      	bls.n	800d1e4 <memmove+0x10>
 800d1de:	4284      	cmp	r4, r0
 800d1e0:	4623      	mov	r3, r4
 800d1e2:	d807      	bhi.n	800d1f4 <memmove+0x20>
 800d1e4:	1e43      	subs	r3, r0, #1
 800d1e6:	42a1      	cmp	r1, r4
 800d1e8:	d008      	beq.n	800d1fc <memmove+0x28>
 800d1ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d1f2:	e7f8      	b.n	800d1e6 <memmove+0x12>
 800d1f4:	4402      	add	r2, r0
 800d1f6:	4601      	mov	r1, r0
 800d1f8:	428a      	cmp	r2, r1
 800d1fa:	d100      	bne.n	800d1fe <memmove+0x2a>
 800d1fc:	bd10      	pop	{r4, pc}
 800d1fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d202:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d206:	e7f7      	b.n	800d1f8 <memmove+0x24>

0800d208 <__malloc_lock>:
 800d208:	4801      	ldr	r0, [pc, #4]	; (800d210 <__malloc_lock+0x8>)
 800d20a:	f7ff bfe1 	b.w	800d1d0 <__retarget_lock_acquire_recursive>
 800d20e:	bf00      	nop
 800d210:	200187c4 	.word	0x200187c4

0800d214 <__malloc_unlock>:
 800d214:	4801      	ldr	r0, [pc, #4]	; (800d21c <__malloc_unlock+0x8>)
 800d216:	f7ff bfdc 	b.w	800d1d2 <__retarget_lock_release_recursive>
 800d21a:	bf00      	nop
 800d21c:	200187c4 	.word	0x200187c4

0800d220 <_realloc_r>:
 800d220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d222:	4607      	mov	r7, r0
 800d224:	4614      	mov	r4, r2
 800d226:	460e      	mov	r6, r1
 800d228:	b921      	cbnz	r1, 800d234 <_realloc_r+0x14>
 800d22a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d22e:	4611      	mov	r1, r2
 800d230:	f7fe bfe6 	b.w	800c200 <_malloc_r>
 800d234:	b922      	cbnz	r2, 800d240 <_realloc_r+0x20>
 800d236:	f7fe ff93 	bl	800c160 <_free_r>
 800d23a:	4625      	mov	r5, r4
 800d23c:	4628      	mov	r0, r5
 800d23e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d240:	f000 fa9a 	bl	800d778 <_malloc_usable_size_r>
 800d244:	42a0      	cmp	r0, r4
 800d246:	d20f      	bcs.n	800d268 <_realloc_r+0x48>
 800d248:	4621      	mov	r1, r4
 800d24a:	4638      	mov	r0, r7
 800d24c:	f7fe ffd8 	bl	800c200 <_malloc_r>
 800d250:	4605      	mov	r5, r0
 800d252:	2800      	cmp	r0, #0
 800d254:	d0f2      	beq.n	800d23c <_realloc_r+0x1c>
 800d256:	4631      	mov	r1, r6
 800d258:	4622      	mov	r2, r4
 800d25a:	f7fe faa7 	bl	800b7ac <memcpy>
 800d25e:	4631      	mov	r1, r6
 800d260:	4638      	mov	r0, r7
 800d262:	f7fe ff7d 	bl	800c160 <_free_r>
 800d266:	e7e9      	b.n	800d23c <_realloc_r+0x1c>
 800d268:	4635      	mov	r5, r6
 800d26a:	e7e7      	b.n	800d23c <_realloc_r+0x1c>

0800d26c <__sfputc_r>:
 800d26c:	6893      	ldr	r3, [r2, #8]
 800d26e:	3b01      	subs	r3, #1
 800d270:	2b00      	cmp	r3, #0
 800d272:	b410      	push	{r4}
 800d274:	6093      	str	r3, [r2, #8]
 800d276:	da08      	bge.n	800d28a <__sfputc_r+0x1e>
 800d278:	6994      	ldr	r4, [r2, #24]
 800d27a:	42a3      	cmp	r3, r4
 800d27c:	db01      	blt.n	800d282 <__sfputc_r+0x16>
 800d27e:	290a      	cmp	r1, #10
 800d280:	d103      	bne.n	800d28a <__sfputc_r+0x1e>
 800d282:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d286:	f000 b94b 	b.w	800d520 <__swbuf_r>
 800d28a:	6813      	ldr	r3, [r2, #0]
 800d28c:	1c58      	adds	r0, r3, #1
 800d28e:	6010      	str	r0, [r2, #0]
 800d290:	7019      	strb	r1, [r3, #0]
 800d292:	4608      	mov	r0, r1
 800d294:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d298:	4770      	bx	lr

0800d29a <__sfputs_r>:
 800d29a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d29c:	4606      	mov	r6, r0
 800d29e:	460f      	mov	r7, r1
 800d2a0:	4614      	mov	r4, r2
 800d2a2:	18d5      	adds	r5, r2, r3
 800d2a4:	42ac      	cmp	r4, r5
 800d2a6:	d101      	bne.n	800d2ac <__sfputs_r+0x12>
 800d2a8:	2000      	movs	r0, #0
 800d2aa:	e007      	b.n	800d2bc <__sfputs_r+0x22>
 800d2ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2b0:	463a      	mov	r2, r7
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	f7ff ffda 	bl	800d26c <__sfputc_r>
 800d2b8:	1c43      	adds	r3, r0, #1
 800d2ba:	d1f3      	bne.n	800d2a4 <__sfputs_r+0xa>
 800d2bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d2c0 <_vfiprintf_r>:
 800d2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c4:	460d      	mov	r5, r1
 800d2c6:	b09d      	sub	sp, #116	; 0x74
 800d2c8:	4614      	mov	r4, r2
 800d2ca:	4698      	mov	r8, r3
 800d2cc:	4606      	mov	r6, r0
 800d2ce:	b118      	cbz	r0, 800d2d8 <_vfiprintf_r+0x18>
 800d2d0:	6983      	ldr	r3, [r0, #24]
 800d2d2:	b90b      	cbnz	r3, 800d2d8 <_vfiprintf_r+0x18>
 800d2d4:	f7ff fecc 	bl	800d070 <__sinit>
 800d2d8:	4b89      	ldr	r3, [pc, #548]	; (800d500 <_vfiprintf_r+0x240>)
 800d2da:	429d      	cmp	r5, r3
 800d2dc:	d11b      	bne.n	800d316 <_vfiprintf_r+0x56>
 800d2de:	6875      	ldr	r5, [r6, #4]
 800d2e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2e2:	07d9      	lsls	r1, r3, #31
 800d2e4:	d405      	bmi.n	800d2f2 <_vfiprintf_r+0x32>
 800d2e6:	89ab      	ldrh	r3, [r5, #12]
 800d2e8:	059a      	lsls	r2, r3, #22
 800d2ea:	d402      	bmi.n	800d2f2 <_vfiprintf_r+0x32>
 800d2ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2ee:	f7ff ff6f 	bl	800d1d0 <__retarget_lock_acquire_recursive>
 800d2f2:	89ab      	ldrh	r3, [r5, #12]
 800d2f4:	071b      	lsls	r3, r3, #28
 800d2f6:	d501      	bpl.n	800d2fc <_vfiprintf_r+0x3c>
 800d2f8:	692b      	ldr	r3, [r5, #16]
 800d2fa:	b9eb      	cbnz	r3, 800d338 <_vfiprintf_r+0x78>
 800d2fc:	4629      	mov	r1, r5
 800d2fe:	4630      	mov	r0, r6
 800d300:	f000 f960 	bl	800d5c4 <__swsetup_r>
 800d304:	b1c0      	cbz	r0, 800d338 <_vfiprintf_r+0x78>
 800d306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d308:	07dc      	lsls	r4, r3, #31
 800d30a:	d50e      	bpl.n	800d32a <_vfiprintf_r+0x6a>
 800d30c:	f04f 30ff 	mov.w	r0, #4294967295
 800d310:	b01d      	add	sp, #116	; 0x74
 800d312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d316:	4b7b      	ldr	r3, [pc, #492]	; (800d504 <_vfiprintf_r+0x244>)
 800d318:	429d      	cmp	r5, r3
 800d31a:	d101      	bne.n	800d320 <_vfiprintf_r+0x60>
 800d31c:	68b5      	ldr	r5, [r6, #8]
 800d31e:	e7df      	b.n	800d2e0 <_vfiprintf_r+0x20>
 800d320:	4b79      	ldr	r3, [pc, #484]	; (800d508 <_vfiprintf_r+0x248>)
 800d322:	429d      	cmp	r5, r3
 800d324:	bf08      	it	eq
 800d326:	68f5      	ldreq	r5, [r6, #12]
 800d328:	e7da      	b.n	800d2e0 <_vfiprintf_r+0x20>
 800d32a:	89ab      	ldrh	r3, [r5, #12]
 800d32c:	0598      	lsls	r0, r3, #22
 800d32e:	d4ed      	bmi.n	800d30c <_vfiprintf_r+0x4c>
 800d330:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d332:	f7ff ff4e 	bl	800d1d2 <__retarget_lock_release_recursive>
 800d336:	e7e9      	b.n	800d30c <_vfiprintf_r+0x4c>
 800d338:	2300      	movs	r3, #0
 800d33a:	9309      	str	r3, [sp, #36]	; 0x24
 800d33c:	2320      	movs	r3, #32
 800d33e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d342:	f8cd 800c 	str.w	r8, [sp, #12]
 800d346:	2330      	movs	r3, #48	; 0x30
 800d348:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d50c <_vfiprintf_r+0x24c>
 800d34c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d350:	f04f 0901 	mov.w	r9, #1
 800d354:	4623      	mov	r3, r4
 800d356:	469a      	mov	sl, r3
 800d358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d35c:	b10a      	cbz	r2, 800d362 <_vfiprintf_r+0xa2>
 800d35e:	2a25      	cmp	r2, #37	; 0x25
 800d360:	d1f9      	bne.n	800d356 <_vfiprintf_r+0x96>
 800d362:	ebba 0b04 	subs.w	fp, sl, r4
 800d366:	d00b      	beq.n	800d380 <_vfiprintf_r+0xc0>
 800d368:	465b      	mov	r3, fp
 800d36a:	4622      	mov	r2, r4
 800d36c:	4629      	mov	r1, r5
 800d36e:	4630      	mov	r0, r6
 800d370:	f7ff ff93 	bl	800d29a <__sfputs_r>
 800d374:	3001      	adds	r0, #1
 800d376:	f000 80aa 	beq.w	800d4ce <_vfiprintf_r+0x20e>
 800d37a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d37c:	445a      	add	r2, fp
 800d37e:	9209      	str	r2, [sp, #36]	; 0x24
 800d380:	f89a 3000 	ldrb.w	r3, [sl]
 800d384:	2b00      	cmp	r3, #0
 800d386:	f000 80a2 	beq.w	800d4ce <_vfiprintf_r+0x20e>
 800d38a:	2300      	movs	r3, #0
 800d38c:	f04f 32ff 	mov.w	r2, #4294967295
 800d390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d394:	f10a 0a01 	add.w	sl, sl, #1
 800d398:	9304      	str	r3, [sp, #16]
 800d39a:	9307      	str	r3, [sp, #28]
 800d39c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d3a0:	931a      	str	r3, [sp, #104]	; 0x68
 800d3a2:	4654      	mov	r4, sl
 800d3a4:	2205      	movs	r2, #5
 800d3a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3aa:	4858      	ldr	r0, [pc, #352]	; (800d50c <_vfiprintf_r+0x24c>)
 800d3ac:	f7f2 ff60 	bl	8000270 <memchr>
 800d3b0:	9a04      	ldr	r2, [sp, #16]
 800d3b2:	b9d8      	cbnz	r0, 800d3ec <_vfiprintf_r+0x12c>
 800d3b4:	06d1      	lsls	r1, r2, #27
 800d3b6:	bf44      	itt	mi
 800d3b8:	2320      	movmi	r3, #32
 800d3ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3be:	0713      	lsls	r3, r2, #28
 800d3c0:	bf44      	itt	mi
 800d3c2:	232b      	movmi	r3, #43	; 0x2b
 800d3c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d3c8:	f89a 3000 	ldrb.w	r3, [sl]
 800d3cc:	2b2a      	cmp	r3, #42	; 0x2a
 800d3ce:	d015      	beq.n	800d3fc <_vfiprintf_r+0x13c>
 800d3d0:	9a07      	ldr	r2, [sp, #28]
 800d3d2:	4654      	mov	r4, sl
 800d3d4:	2000      	movs	r0, #0
 800d3d6:	f04f 0c0a 	mov.w	ip, #10
 800d3da:	4621      	mov	r1, r4
 800d3dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3e0:	3b30      	subs	r3, #48	; 0x30
 800d3e2:	2b09      	cmp	r3, #9
 800d3e4:	d94e      	bls.n	800d484 <_vfiprintf_r+0x1c4>
 800d3e6:	b1b0      	cbz	r0, 800d416 <_vfiprintf_r+0x156>
 800d3e8:	9207      	str	r2, [sp, #28]
 800d3ea:	e014      	b.n	800d416 <_vfiprintf_r+0x156>
 800d3ec:	eba0 0308 	sub.w	r3, r0, r8
 800d3f0:	fa09 f303 	lsl.w	r3, r9, r3
 800d3f4:	4313      	orrs	r3, r2
 800d3f6:	9304      	str	r3, [sp, #16]
 800d3f8:	46a2      	mov	sl, r4
 800d3fa:	e7d2      	b.n	800d3a2 <_vfiprintf_r+0xe2>
 800d3fc:	9b03      	ldr	r3, [sp, #12]
 800d3fe:	1d19      	adds	r1, r3, #4
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	9103      	str	r1, [sp, #12]
 800d404:	2b00      	cmp	r3, #0
 800d406:	bfbb      	ittet	lt
 800d408:	425b      	neglt	r3, r3
 800d40a:	f042 0202 	orrlt.w	r2, r2, #2
 800d40e:	9307      	strge	r3, [sp, #28]
 800d410:	9307      	strlt	r3, [sp, #28]
 800d412:	bfb8      	it	lt
 800d414:	9204      	strlt	r2, [sp, #16]
 800d416:	7823      	ldrb	r3, [r4, #0]
 800d418:	2b2e      	cmp	r3, #46	; 0x2e
 800d41a:	d10c      	bne.n	800d436 <_vfiprintf_r+0x176>
 800d41c:	7863      	ldrb	r3, [r4, #1]
 800d41e:	2b2a      	cmp	r3, #42	; 0x2a
 800d420:	d135      	bne.n	800d48e <_vfiprintf_r+0x1ce>
 800d422:	9b03      	ldr	r3, [sp, #12]
 800d424:	1d1a      	adds	r2, r3, #4
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	9203      	str	r2, [sp, #12]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	bfb8      	it	lt
 800d42e:	f04f 33ff 	movlt.w	r3, #4294967295
 800d432:	3402      	adds	r4, #2
 800d434:	9305      	str	r3, [sp, #20]
 800d436:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d51c <_vfiprintf_r+0x25c>
 800d43a:	7821      	ldrb	r1, [r4, #0]
 800d43c:	2203      	movs	r2, #3
 800d43e:	4650      	mov	r0, sl
 800d440:	f7f2 ff16 	bl	8000270 <memchr>
 800d444:	b140      	cbz	r0, 800d458 <_vfiprintf_r+0x198>
 800d446:	2340      	movs	r3, #64	; 0x40
 800d448:	eba0 000a 	sub.w	r0, r0, sl
 800d44c:	fa03 f000 	lsl.w	r0, r3, r0
 800d450:	9b04      	ldr	r3, [sp, #16]
 800d452:	4303      	orrs	r3, r0
 800d454:	3401      	adds	r4, #1
 800d456:	9304      	str	r3, [sp, #16]
 800d458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d45c:	482c      	ldr	r0, [pc, #176]	; (800d510 <_vfiprintf_r+0x250>)
 800d45e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d462:	2206      	movs	r2, #6
 800d464:	f7f2 ff04 	bl	8000270 <memchr>
 800d468:	2800      	cmp	r0, #0
 800d46a:	d03f      	beq.n	800d4ec <_vfiprintf_r+0x22c>
 800d46c:	4b29      	ldr	r3, [pc, #164]	; (800d514 <_vfiprintf_r+0x254>)
 800d46e:	bb1b      	cbnz	r3, 800d4b8 <_vfiprintf_r+0x1f8>
 800d470:	9b03      	ldr	r3, [sp, #12]
 800d472:	3307      	adds	r3, #7
 800d474:	f023 0307 	bic.w	r3, r3, #7
 800d478:	3308      	adds	r3, #8
 800d47a:	9303      	str	r3, [sp, #12]
 800d47c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d47e:	443b      	add	r3, r7
 800d480:	9309      	str	r3, [sp, #36]	; 0x24
 800d482:	e767      	b.n	800d354 <_vfiprintf_r+0x94>
 800d484:	fb0c 3202 	mla	r2, ip, r2, r3
 800d488:	460c      	mov	r4, r1
 800d48a:	2001      	movs	r0, #1
 800d48c:	e7a5      	b.n	800d3da <_vfiprintf_r+0x11a>
 800d48e:	2300      	movs	r3, #0
 800d490:	3401      	adds	r4, #1
 800d492:	9305      	str	r3, [sp, #20]
 800d494:	4619      	mov	r1, r3
 800d496:	f04f 0c0a 	mov.w	ip, #10
 800d49a:	4620      	mov	r0, r4
 800d49c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4a0:	3a30      	subs	r2, #48	; 0x30
 800d4a2:	2a09      	cmp	r2, #9
 800d4a4:	d903      	bls.n	800d4ae <_vfiprintf_r+0x1ee>
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d0c5      	beq.n	800d436 <_vfiprintf_r+0x176>
 800d4aa:	9105      	str	r1, [sp, #20]
 800d4ac:	e7c3      	b.n	800d436 <_vfiprintf_r+0x176>
 800d4ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	e7f0      	b.n	800d49a <_vfiprintf_r+0x1da>
 800d4b8:	ab03      	add	r3, sp, #12
 800d4ba:	9300      	str	r3, [sp, #0]
 800d4bc:	462a      	mov	r2, r5
 800d4be:	4b16      	ldr	r3, [pc, #88]	; (800d518 <_vfiprintf_r+0x258>)
 800d4c0:	a904      	add	r1, sp, #16
 800d4c2:	4630      	mov	r0, r6
 800d4c4:	f7fb faac 	bl	8008a20 <_printf_float>
 800d4c8:	4607      	mov	r7, r0
 800d4ca:	1c78      	adds	r0, r7, #1
 800d4cc:	d1d6      	bne.n	800d47c <_vfiprintf_r+0x1bc>
 800d4ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4d0:	07d9      	lsls	r1, r3, #31
 800d4d2:	d405      	bmi.n	800d4e0 <_vfiprintf_r+0x220>
 800d4d4:	89ab      	ldrh	r3, [r5, #12]
 800d4d6:	059a      	lsls	r2, r3, #22
 800d4d8:	d402      	bmi.n	800d4e0 <_vfiprintf_r+0x220>
 800d4da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4dc:	f7ff fe79 	bl	800d1d2 <__retarget_lock_release_recursive>
 800d4e0:	89ab      	ldrh	r3, [r5, #12]
 800d4e2:	065b      	lsls	r3, r3, #25
 800d4e4:	f53f af12 	bmi.w	800d30c <_vfiprintf_r+0x4c>
 800d4e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d4ea:	e711      	b.n	800d310 <_vfiprintf_r+0x50>
 800d4ec:	ab03      	add	r3, sp, #12
 800d4ee:	9300      	str	r3, [sp, #0]
 800d4f0:	462a      	mov	r2, r5
 800d4f2:	4b09      	ldr	r3, [pc, #36]	; (800d518 <_vfiprintf_r+0x258>)
 800d4f4:	a904      	add	r1, sp, #16
 800d4f6:	4630      	mov	r0, r6
 800d4f8:	f7fb fd1e 	bl	8008f38 <_printf_i>
 800d4fc:	e7e4      	b.n	800d4c8 <_vfiprintf_r+0x208>
 800d4fe:	bf00      	nop
 800d500:	0800e964 	.word	0x0800e964
 800d504:	0800e984 	.word	0x0800e984
 800d508:	0800e944 	.word	0x0800e944
 800d50c:	0800e8dc 	.word	0x0800e8dc
 800d510:	0800e8e6 	.word	0x0800e8e6
 800d514:	08008a21 	.word	0x08008a21
 800d518:	0800d29b 	.word	0x0800d29b
 800d51c:	0800e8e2 	.word	0x0800e8e2

0800d520 <__swbuf_r>:
 800d520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d522:	460e      	mov	r6, r1
 800d524:	4614      	mov	r4, r2
 800d526:	4605      	mov	r5, r0
 800d528:	b118      	cbz	r0, 800d532 <__swbuf_r+0x12>
 800d52a:	6983      	ldr	r3, [r0, #24]
 800d52c:	b90b      	cbnz	r3, 800d532 <__swbuf_r+0x12>
 800d52e:	f7ff fd9f 	bl	800d070 <__sinit>
 800d532:	4b21      	ldr	r3, [pc, #132]	; (800d5b8 <__swbuf_r+0x98>)
 800d534:	429c      	cmp	r4, r3
 800d536:	d12b      	bne.n	800d590 <__swbuf_r+0x70>
 800d538:	686c      	ldr	r4, [r5, #4]
 800d53a:	69a3      	ldr	r3, [r4, #24]
 800d53c:	60a3      	str	r3, [r4, #8]
 800d53e:	89a3      	ldrh	r3, [r4, #12]
 800d540:	071a      	lsls	r2, r3, #28
 800d542:	d52f      	bpl.n	800d5a4 <__swbuf_r+0x84>
 800d544:	6923      	ldr	r3, [r4, #16]
 800d546:	b36b      	cbz	r3, 800d5a4 <__swbuf_r+0x84>
 800d548:	6923      	ldr	r3, [r4, #16]
 800d54a:	6820      	ldr	r0, [r4, #0]
 800d54c:	1ac0      	subs	r0, r0, r3
 800d54e:	6963      	ldr	r3, [r4, #20]
 800d550:	b2f6      	uxtb	r6, r6
 800d552:	4283      	cmp	r3, r0
 800d554:	4637      	mov	r7, r6
 800d556:	dc04      	bgt.n	800d562 <__swbuf_r+0x42>
 800d558:	4621      	mov	r1, r4
 800d55a:	4628      	mov	r0, r5
 800d55c:	f7ff fcf4 	bl	800cf48 <_fflush_r>
 800d560:	bb30      	cbnz	r0, 800d5b0 <__swbuf_r+0x90>
 800d562:	68a3      	ldr	r3, [r4, #8]
 800d564:	3b01      	subs	r3, #1
 800d566:	60a3      	str	r3, [r4, #8]
 800d568:	6823      	ldr	r3, [r4, #0]
 800d56a:	1c5a      	adds	r2, r3, #1
 800d56c:	6022      	str	r2, [r4, #0]
 800d56e:	701e      	strb	r6, [r3, #0]
 800d570:	6963      	ldr	r3, [r4, #20]
 800d572:	3001      	adds	r0, #1
 800d574:	4283      	cmp	r3, r0
 800d576:	d004      	beq.n	800d582 <__swbuf_r+0x62>
 800d578:	89a3      	ldrh	r3, [r4, #12]
 800d57a:	07db      	lsls	r3, r3, #31
 800d57c:	d506      	bpl.n	800d58c <__swbuf_r+0x6c>
 800d57e:	2e0a      	cmp	r6, #10
 800d580:	d104      	bne.n	800d58c <__swbuf_r+0x6c>
 800d582:	4621      	mov	r1, r4
 800d584:	4628      	mov	r0, r5
 800d586:	f7ff fcdf 	bl	800cf48 <_fflush_r>
 800d58a:	b988      	cbnz	r0, 800d5b0 <__swbuf_r+0x90>
 800d58c:	4638      	mov	r0, r7
 800d58e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d590:	4b0a      	ldr	r3, [pc, #40]	; (800d5bc <__swbuf_r+0x9c>)
 800d592:	429c      	cmp	r4, r3
 800d594:	d101      	bne.n	800d59a <__swbuf_r+0x7a>
 800d596:	68ac      	ldr	r4, [r5, #8]
 800d598:	e7cf      	b.n	800d53a <__swbuf_r+0x1a>
 800d59a:	4b09      	ldr	r3, [pc, #36]	; (800d5c0 <__swbuf_r+0xa0>)
 800d59c:	429c      	cmp	r4, r3
 800d59e:	bf08      	it	eq
 800d5a0:	68ec      	ldreq	r4, [r5, #12]
 800d5a2:	e7ca      	b.n	800d53a <__swbuf_r+0x1a>
 800d5a4:	4621      	mov	r1, r4
 800d5a6:	4628      	mov	r0, r5
 800d5a8:	f000 f80c 	bl	800d5c4 <__swsetup_r>
 800d5ac:	2800      	cmp	r0, #0
 800d5ae:	d0cb      	beq.n	800d548 <__swbuf_r+0x28>
 800d5b0:	f04f 37ff 	mov.w	r7, #4294967295
 800d5b4:	e7ea      	b.n	800d58c <__swbuf_r+0x6c>
 800d5b6:	bf00      	nop
 800d5b8:	0800e964 	.word	0x0800e964
 800d5bc:	0800e984 	.word	0x0800e984
 800d5c0:	0800e944 	.word	0x0800e944

0800d5c4 <__swsetup_r>:
 800d5c4:	4b32      	ldr	r3, [pc, #200]	; (800d690 <__swsetup_r+0xcc>)
 800d5c6:	b570      	push	{r4, r5, r6, lr}
 800d5c8:	681d      	ldr	r5, [r3, #0]
 800d5ca:	4606      	mov	r6, r0
 800d5cc:	460c      	mov	r4, r1
 800d5ce:	b125      	cbz	r5, 800d5da <__swsetup_r+0x16>
 800d5d0:	69ab      	ldr	r3, [r5, #24]
 800d5d2:	b913      	cbnz	r3, 800d5da <__swsetup_r+0x16>
 800d5d4:	4628      	mov	r0, r5
 800d5d6:	f7ff fd4b 	bl	800d070 <__sinit>
 800d5da:	4b2e      	ldr	r3, [pc, #184]	; (800d694 <__swsetup_r+0xd0>)
 800d5dc:	429c      	cmp	r4, r3
 800d5de:	d10f      	bne.n	800d600 <__swsetup_r+0x3c>
 800d5e0:	686c      	ldr	r4, [r5, #4]
 800d5e2:	89a3      	ldrh	r3, [r4, #12]
 800d5e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d5e8:	0719      	lsls	r1, r3, #28
 800d5ea:	d42c      	bmi.n	800d646 <__swsetup_r+0x82>
 800d5ec:	06dd      	lsls	r5, r3, #27
 800d5ee:	d411      	bmi.n	800d614 <__swsetup_r+0x50>
 800d5f0:	2309      	movs	r3, #9
 800d5f2:	6033      	str	r3, [r6, #0]
 800d5f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d5f8:	81a3      	strh	r3, [r4, #12]
 800d5fa:	f04f 30ff 	mov.w	r0, #4294967295
 800d5fe:	e03e      	b.n	800d67e <__swsetup_r+0xba>
 800d600:	4b25      	ldr	r3, [pc, #148]	; (800d698 <__swsetup_r+0xd4>)
 800d602:	429c      	cmp	r4, r3
 800d604:	d101      	bne.n	800d60a <__swsetup_r+0x46>
 800d606:	68ac      	ldr	r4, [r5, #8]
 800d608:	e7eb      	b.n	800d5e2 <__swsetup_r+0x1e>
 800d60a:	4b24      	ldr	r3, [pc, #144]	; (800d69c <__swsetup_r+0xd8>)
 800d60c:	429c      	cmp	r4, r3
 800d60e:	bf08      	it	eq
 800d610:	68ec      	ldreq	r4, [r5, #12]
 800d612:	e7e6      	b.n	800d5e2 <__swsetup_r+0x1e>
 800d614:	0758      	lsls	r0, r3, #29
 800d616:	d512      	bpl.n	800d63e <__swsetup_r+0x7a>
 800d618:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d61a:	b141      	cbz	r1, 800d62e <__swsetup_r+0x6a>
 800d61c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d620:	4299      	cmp	r1, r3
 800d622:	d002      	beq.n	800d62a <__swsetup_r+0x66>
 800d624:	4630      	mov	r0, r6
 800d626:	f7fe fd9b 	bl	800c160 <_free_r>
 800d62a:	2300      	movs	r3, #0
 800d62c:	6363      	str	r3, [r4, #52]	; 0x34
 800d62e:	89a3      	ldrh	r3, [r4, #12]
 800d630:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d634:	81a3      	strh	r3, [r4, #12]
 800d636:	2300      	movs	r3, #0
 800d638:	6063      	str	r3, [r4, #4]
 800d63a:	6923      	ldr	r3, [r4, #16]
 800d63c:	6023      	str	r3, [r4, #0]
 800d63e:	89a3      	ldrh	r3, [r4, #12]
 800d640:	f043 0308 	orr.w	r3, r3, #8
 800d644:	81a3      	strh	r3, [r4, #12]
 800d646:	6923      	ldr	r3, [r4, #16]
 800d648:	b94b      	cbnz	r3, 800d65e <__swsetup_r+0x9a>
 800d64a:	89a3      	ldrh	r3, [r4, #12]
 800d64c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d654:	d003      	beq.n	800d65e <__swsetup_r+0x9a>
 800d656:	4621      	mov	r1, r4
 800d658:	4630      	mov	r0, r6
 800d65a:	f000 f84d 	bl	800d6f8 <__smakebuf_r>
 800d65e:	89a0      	ldrh	r0, [r4, #12]
 800d660:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d664:	f010 0301 	ands.w	r3, r0, #1
 800d668:	d00a      	beq.n	800d680 <__swsetup_r+0xbc>
 800d66a:	2300      	movs	r3, #0
 800d66c:	60a3      	str	r3, [r4, #8]
 800d66e:	6963      	ldr	r3, [r4, #20]
 800d670:	425b      	negs	r3, r3
 800d672:	61a3      	str	r3, [r4, #24]
 800d674:	6923      	ldr	r3, [r4, #16]
 800d676:	b943      	cbnz	r3, 800d68a <__swsetup_r+0xc6>
 800d678:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d67c:	d1ba      	bne.n	800d5f4 <__swsetup_r+0x30>
 800d67e:	bd70      	pop	{r4, r5, r6, pc}
 800d680:	0781      	lsls	r1, r0, #30
 800d682:	bf58      	it	pl
 800d684:	6963      	ldrpl	r3, [r4, #20]
 800d686:	60a3      	str	r3, [r4, #8]
 800d688:	e7f4      	b.n	800d674 <__swsetup_r+0xb0>
 800d68a:	2000      	movs	r0, #0
 800d68c:	e7f7      	b.n	800d67e <__swsetup_r+0xba>
 800d68e:	bf00      	nop
 800d690:	20000114 	.word	0x20000114
 800d694:	0800e964 	.word	0x0800e964
 800d698:	0800e984 	.word	0x0800e984
 800d69c:	0800e944 	.word	0x0800e944

0800d6a0 <abort>:
 800d6a0:	b508      	push	{r3, lr}
 800d6a2:	2006      	movs	r0, #6
 800d6a4:	f000 f898 	bl	800d7d8 <raise>
 800d6a8:	2001      	movs	r0, #1
 800d6aa:	f7f5 fa71 	bl	8002b90 <_exit>

0800d6ae <__swhatbuf_r>:
 800d6ae:	b570      	push	{r4, r5, r6, lr}
 800d6b0:	460e      	mov	r6, r1
 800d6b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6b6:	2900      	cmp	r1, #0
 800d6b8:	b096      	sub	sp, #88	; 0x58
 800d6ba:	4614      	mov	r4, r2
 800d6bc:	461d      	mov	r5, r3
 800d6be:	da07      	bge.n	800d6d0 <__swhatbuf_r+0x22>
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	602b      	str	r3, [r5, #0]
 800d6c4:	89b3      	ldrh	r3, [r6, #12]
 800d6c6:	061a      	lsls	r2, r3, #24
 800d6c8:	d410      	bmi.n	800d6ec <__swhatbuf_r+0x3e>
 800d6ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6ce:	e00e      	b.n	800d6ee <__swhatbuf_r+0x40>
 800d6d0:	466a      	mov	r2, sp
 800d6d2:	f000 f89d 	bl	800d810 <_fstat_r>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	dbf2      	blt.n	800d6c0 <__swhatbuf_r+0x12>
 800d6da:	9a01      	ldr	r2, [sp, #4]
 800d6dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d6e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d6e4:	425a      	negs	r2, r3
 800d6e6:	415a      	adcs	r2, r3
 800d6e8:	602a      	str	r2, [r5, #0]
 800d6ea:	e7ee      	b.n	800d6ca <__swhatbuf_r+0x1c>
 800d6ec:	2340      	movs	r3, #64	; 0x40
 800d6ee:	2000      	movs	r0, #0
 800d6f0:	6023      	str	r3, [r4, #0]
 800d6f2:	b016      	add	sp, #88	; 0x58
 800d6f4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d6f8 <__smakebuf_r>:
 800d6f8:	898b      	ldrh	r3, [r1, #12]
 800d6fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d6fc:	079d      	lsls	r5, r3, #30
 800d6fe:	4606      	mov	r6, r0
 800d700:	460c      	mov	r4, r1
 800d702:	d507      	bpl.n	800d714 <__smakebuf_r+0x1c>
 800d704:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d708:	6023      	str	r3, [r4, #0]
 800d70a:	6123      	str	r3, [r4, #16]
 800d70c:	2301      	movs	r3, #1
 800d70e:	6163      	str	r3, [r4, #20]
 800d710:	b002      	add	sp, #8
 800d712:	bd70      	pop	{r4, r5, r6, pc}
 800d714:	ab01      	add	r3, sp, #4
 800d716:	466a      	mov	r2, sp
 800d718:	f7ff ffc9 	bl	800d6ae <__swhatbuf_r>
 800d71c:	9900      	ldr	r1, [sp, #0]
 800d71e:	4605      	mov	r5, r0
 800d720:	4630      	mov	r0, r6
 800d722:	f7fe fd6d 	bl	800c200 <_malloc_r>
 800d726:	b948      	cbnz	r0, 800d73c <__smakebuf_r+0x44>
 800d728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d72c:	059a      	lsls	r2, r3, #22
 800d72e:	d4ef      	bmi.n	800d710 <__smakebuf_r+0x18>
 800d730:	f023 0303 	bic.w	r3, r3, #3
 800d734:	f043 0302 	orr.w	r3, r3, #2
 800d738:	81a3      	strh	r3, [r4, #12]
 800d73a:	e7e3      	b.n	800d704 <__smakebuf_r+0xc>
 800d73c:	4b0d      	ldr	r3, [pc, #52]	; (800d774 <__smakebuf_r+0x7c>)
 800d73e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d740:	89a3      	ldrh	r3, [r4, #12]
 800d742:	6020      	str	r0, [r4, #0]
 800d744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d748:	81a3      	strh	r3, [r4, #12]
 800d74a:	9b00      	ldr	r3, [sp, #0]
 800d74c:	6163      	str	r3, [r4, #20]
 800d74e:	9b01      	ldr	r3, [sp, #4]
 800d750:	6120      	str	r0, [r4, #16]
 800d752:	b15b      	cbz	r3, 800d76c <__smakebuf_r+0x74>
 800d754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d758:	4630      	mov	r0, r6
 800d75a:	f000 f86b 	bl	800d834 <_isatty_r>
 800d75e:	b128      	cbz	r0, 800d76c <__smakebuf_r+0x74>
 800d760:	89a3      	ldrh	r3, [r4, #12]
 800d762:	f023 0303 	bic.w	r3, r3, #3
 800d766:	f043 0301 	orr.w	r3, r3, #1
 800d76a:	81a3      	strh	r3, [r4, #12]
 800d76c:	89a0      	ldrh	r0, [r4, #12]
 800d76e:	4305      	orrs	r5, r0
 800d770:	81a5      	strh	r5, [r4, #12]
 800d772:	e7cd      	b.n	800d710 <__smakebuf_r+0x18>
 800d774:	0800d009 	.word	0x0800d009

0800d778 <_malloc_usable_size_r>:
 800d778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d77c:	1f18      	subs	r0, r3, #4
 800d77e:	2b00      	cmp	r3, #0
 800d780:	bfbc      	itt	lt
 800d782:	580b      	ldrlt	r3, [r1, r0]
 800d784:	18c0      	addlt	r0, r0, r3
 800d786:	4770      	bx	lr

0800d788 <_raise_r>:
 800d788:	291f      	cmp	r1, #31
 800d78a:	b538      	push	{r3, r4, r5, lr}
 800d78c:	4604      	mov	r4, r0
 800d78e:	460d      	mov	r5, r1
 800d790:	d904      	bls.n	800d79c <_raise_r+0x14>
 800d792:	2316      	movs	r3, #22
 800d794:	6003      	str	r3, [r0, #0]
 800d796:	f04f 30ff 	mov.w	r0, #4294967295
 800d79a:	bd38      	pop	{r3, r4, r5, pc}
 800d79c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d79e:	b112      	cbz	r2, 800d7a6 <_raise_r+0x1e>
 800d7a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7a4:	b94b      	cbnz	r3, 800d7ba <_raise_r+0x32>
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	f000 f830 	bl	800d80c <_getpid_r>
 800d7ac:	462a      	mov	r2, r5
 800d7ae:	4601      	mov	r1, r0
 800d7b0:	4620      	mov	r0, r4
 800d7b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7b6:	f000 b817 	b.w	800d7e8 <_kill_r>
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d00a      	beq.n	800d7d4 <_raise_r+0x4c>
 800d7be:	1c59      	adds	r1, r3, #1
 800d7c0:	d103      	bne.n	800d7ca <_raise_r+0x42>
 800d7c2:	2316      	movs	r3, #22
 800d7c4:	6003      	str	r3, [r0, #0]
 800d7c6:	2001      	movs	r0, #1
 800d7c8:	e7e7      	b.n	800d79a <_raise_r+0x12>
 800d7ca:	2400      	movs	r4, #0
 800d7cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7d0:	4628      	mov	r0, r5
 800d7d2:	4798      	blx	r3
 800d7d4:	2000      	movs	r0, #0
 800d7d6:	e7e0      	b.n	800d79a <_raise_r+0x12>

0800d7d8 <raise>:
 800d7d8:	4b02      	ldr	r3, [pc, #8]	; (800d7e4 <raise+0xc>)
 800d7da:	4601      	mov	r1, r0
 800d7dc:	6818      	ldr	r0, [r3, #0]
 800d7de:	f7ff bfd3 	b.w	800d788 <_raise_r>
 800d7e2:	bf00      	nop
 800d7e4:	20000114 	.word	0x20000114

0800d7e8 <_kill_r>:
 800d7e8:	b538      	push	{r3, r4, r5, lr}
 800d7ea:	4d07      	ldr	r5, [pc, #28]	; (800d808 <_kill_r+0x20>)
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	4608      	mov	r0, r1
 800d7f2:	4611      	mov	r1, r2
 800d7f4:	602b      	str	r3, [r5, #0]
 800d7f6:	f7f5 f9bb 	bl	8002b70 <_kill>
 800d7fa:	1c43      	adds	r3, r0, #1
 800d7fc:	d102      	bne.n	800d804 <_kill_r+0x1c>
 800d7fe:	682b      	ldr	r3, [r5, #0]
 800d800:	b103      	cbz	r3, 800d804 <_kill_r+0x1c>
 800d802:	6023      	str	r3, [r4, #0]
 800d804:	bd38      	pop	{r3, r4, r5, pc}
 800d806:	bf00      	nop
 800d808:	200187bc 	.word	0x200187bc

0800d80c <_getpid_r>:
 800d80c:	f7f5 b9a8 	b.w	8002b60 <_getpid>

0800d810 <_fstat_r>:
 800d810:	b538      	push	{r3, r4, r5, lr}
 800d812:	4d07      	ldr	r5, [pc, #28]	; (800d830 <_fstat_r+0x20>)
 800d814:	2300      	movs	r3, #0
 800d816:	4604      	mov	r4, r0
 800d818:	4608      	mov	r0, r1
 800d81a:	4611      	mov	r1, r2
 800d81c:	602b      	str	r3, [r5, #0]
 800d81e:	f7f5 fa06 	bl	8002c2e <_fstat>
 800d822:	1c43      	adds	r3, r0, #1
 800d824:	d102      	bne.n	800d82c <_fstat_r+0x1c>
 800d826:	682b      	ldr	r3, [r5, #0]
 800d828:	b103      	cbz	r3, 800d82c <_fstat_r+0x1c>
 800d82a:	6023      	str	r3, [r4, #0]
 800d82c:	bd38      	pop	{r3, r4, r5, pc}
 800d82e:	bf00      	nop
 800d830:	200187bc 	.word	0x200187bc

0800d834 <_isatty_r>:
 800d834:	b538      	push	{r3, r4, r5, lr}
 800d836:	4d06      	ldr	r5, [pc, #24]	; (800d850 <_isatty_r+0x1c>)
 800d838:	2300      	movs	r3, #0
 800d83a:	4604      	mov	r4, r0
 800d83c:	4608      	mov	r0, r1
 800d83e:	602b      	str	r3, [r5, #0]
 800d840:	f7f5 fa05 	bl	8002c4e <_isatty>
 800d844:	1c43      	adds	r3, r0, #1
 800d846:	d102      	bne.n	800d84e <_isatty_r+0x1a>
 800d848:	682b      	ldr	r3, [r5, #0]
 800d84a:	b103      	cbz	r3, 800d84e <_isatty_r+0x1a>
 800d84c:	6023      	str	r3, [r4, #0]
 800d84e:	bd38      	pop	{r3, r4, r5, pc}
 800d850:	200187bc 	.word	0x200187bc

0800d854 <_init>:
 800d854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d856:	bf00      	nop
 800d858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d85a:	bc08      	pop	{r3}
 800d85c:	469e      	mov	lr, r3
 800d85e:	4770      	bx	lr

0800d860 <_fini>:
 800d860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d862:	bf00      	nop
 800d864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d866:	bc08      	pop	{r3}
 800d868:	469e      	mov	lr, r3
 800d86a:	4770      	bx	lr
