// Seed: 3696145184
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3,
    output tri0 id_4
    , id_21,
    input uwire id_5,
    output tri0 id_6,
    output wand id_7,
    output supply0 id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input wand id_14,
    input wor id_15,
    input tri0 id_16,
    input wand id_17,
    output tri id_18,
    input tri0 id_19
);
  assign id_12 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input wire id_7,
    output tri1 id_8,
    output wand id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    input uwire id_17
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_12,
      id_5,
      id_0,
      id_3,
      id_4,
      id_9,
      id_15,
      id_8,
      id_7,
      id_17,
      id_15,
      id_10,
      id_11,
      id_10,
      id_16,
      id_7,
      id_4,
      id_10
  );
  wire id_20;
endmodule
