lbl_8071CC00:
/* 8071CC00 00000000  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8071CC04 00000004  7C 08 02 A6 */	mflr r0
/* 8071CC08 00000008  90 01 00 14 */	stw r0, 0x14(r1)
/* 8071CC0C 0000000C  3C 60 00 00 */	lis r3, data_8071F630@ha
/* 8071CC10 00000010  38 63 00 00 */	addi r3, r3, data_8071F630@l
/* 8071CC14 00000014  48 00 00 45 */	bl ModuleConstructorsX
/* 8071CC18 00000018  48 00 00 41 */	bl ModuleProlog
/* 8071CC1C 0000001C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8071CC20 00000020  7C 08 03 A6 */	mtlr r0
/* 8071CC24 00000024  38 21 00 10 */	addi r1, r1, 0x10
/* 8071CC28 00000028  4E 80 00 20 */	blr 
