
---------- Begin Simulation Statistics ----------
final_tick                                28179272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    201                       # Simulator instruction rate (inst/s)
host_mem_usage                                9017812                       # Number of bytes of host memory used
host_op_rate                                      206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37484.04                       # Real time elapsed on the host
host_tick_rate                                 586699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7524532                       # Number of instructions simulated
sim_ops                                       7731403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021992                       # Number of seconds simulated
sim_ticks                                 21991845000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.349460                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44445                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                57460                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                538                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58016                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7422                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1277                       # Number of indirect misses.
system.cpu.branchPred.lookups                  100192                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      593724                       # Number of instructions committed
system.cpu.committedOps                        634926                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.562458                       # CPI: cycles per instruction
system.cpu.discardedOps                         13708                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             421599                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            101667                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46293                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          786073                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.390250                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      415                       # number of quiesce instructions executed
system.cpu.numCycles                          1521393                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       415                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  460093     72.46%     72.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1222      0.19%     72.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106030     16.70%     89.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67581     10.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   634926                       # Class of committed instruction
system.cpu.quiesceCycles                     33665559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          735320                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1660                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150245                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          373                       # Transaction distribution
system.membus.trans_dist::CleanEvict              303                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           446                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        79355                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13651683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217683                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012124                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217651     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217683                       # Request fanout histogram
system.membus.reqLayer6.occupancy           524271195                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9145625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              704515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1737750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8702150                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          895667725                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745003                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980014                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725017                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7450034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1795173750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1225677                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          815                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1513009746                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    945795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8940041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14900069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5960027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34270158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5960027                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470021                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10430048                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8940041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14900069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10430048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10430048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44700206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10430048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14900069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470021                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536933                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6006954                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14900069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20907023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       250655                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       250655    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       250655                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    559543945                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007026150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17880082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44700206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069606438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44700206                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44762593                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89462799                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051726356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62642675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44700206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159069237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20860096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843344067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157940728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1025124904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488722251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476802378                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965524630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20860096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332066318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634743106                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1990649534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       925434                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72754                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         998188                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       925434                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       925434                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       925434                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72754                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        998188                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9578472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4037952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14962455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    417202104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1845048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             435546540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1085493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17880082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157940728                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5960027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183611334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1085493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32842538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    575142831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5960027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1845048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619157874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380302250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63093                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149673                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5020340450                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8942247950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33602.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59852.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       432                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63093                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.143090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   824.110018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.619061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          560      3.80%      3.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          424      2.88%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          252      1.71%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          200      1.36%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          278      1.89%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.37%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      1.26%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          286      1.94%     16.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12345     83.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14732                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     372.610973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1133.318474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           350     87.28%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.25%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.25%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.75%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      2.24%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.75%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.25%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      3.49%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.25%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.25%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     157.344140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.195339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    340.302514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            325     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      2.49%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.75%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.75%     85.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.50%     85.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     86.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.50%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.25%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.25%     87.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.75%     87.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     12.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4038080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9578472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4037952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21991704375                       # Total gap between requests
system.mem_ctrls.avgGap                     103360.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9158340                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14962455.401081629097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 416442549.499598622322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536933.349612094928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1827586.544012109982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1140786.505179533735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17880082.366895548999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157891254.690090805292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5960027.455631849356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745003.431953981169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          373                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    306817255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8559031360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     47940645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28458690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18178033310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31814178375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335211038295                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1707021665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21132182000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59599.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59702.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90454.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44887.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48734673.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5178088.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6176500.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    833506.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82547585.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7274564.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5076111.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        271799456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87708512.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210532360.499983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100401211.837486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346599820.500003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1029392037.712524                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.807898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18151480460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2653888040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 830                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50701556.325301                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242174271.199366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          415    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7138126625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21041145875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       201495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           201495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       201495                       # number of overall hits
system.cpu.icache.overall_hits::total          201495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       201813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       201813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       201813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       201813                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001576                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.534591                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.534591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.534591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.534591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13308625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13308625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13308625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13308625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.022013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.022013                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       201495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          201495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       201813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       201813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.534591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.534591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13308625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13308625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.022013                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.308685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              692258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               117                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5916.735043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.308685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            403944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           403944                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169668                       # number of overall hits
system.cpu.dcache.overall_hits::total          169668                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          851                       # number of overall misses
system.cpu.dcache.overall_misses::total           851                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66380875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66380875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66380875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66380875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       170519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       170519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004991                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004991                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78003.378378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78003.378378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78003.378378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78003.378378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          373                       # number of writebacks
system.cpu.dcache.writebacks::total               373                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9606875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9606875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76060.698027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76060.698027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76060.698027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76060.698027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2131.072538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2131.072538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    559                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       106977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          106977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33988125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33988125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76206.558296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76206.558296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33308000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9606875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9606875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74681.614350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74681.614350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.011312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.011312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32392750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32392750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79982.098765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79982.098765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78948.356808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78948.356808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           439.692782                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              161889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            289.604651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   439.692782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.858775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            682735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           682735                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28179272500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28179358125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    201                       # Simulator instruction rate (inst/s)
host_mem_usage                                9017812                       # Number of bytes of host memory used
host_op_rate                                      206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37484.20                       # Real time elapsed on the host
host_tick_rate                                 586699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7524541                       # Number of instructions simulated
sim_ops                                       7731418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021992                       # Number of seconds simulated
sim_ticks                                 21991930625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.347557                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   44447                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                57464                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                539                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5148                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58016                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7422                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1277                       # Number of indirect misses.
system.cpu.branchPred.lookups                  100198                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15821                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      593733                       # Number of instructions committed
system.cpu.committedOps                        634941                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.562650                       # CPI: cycles per instruction
system.cpu.discardedOps                         13715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             421616                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            101667                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            46296                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          786166                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.390221                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      415                       # number of quiesce instructions executed
system.cpu.numCycles                          1521530                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       415                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  460101     72.46%     72.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1222      0.19%     72.66% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.66% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106036     16.70%     89.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67581     10.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   634941                       # Class of committed instruction
system.cpu.quiesceCycles                     33665559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          735364                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1662                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149481                       # Transaction distribution
system.membus.trans_dist::ReadResp             150246                       # Transaction distribution
system.membus.trans_dist::WriteReq              66786                       # Transaction distribution
system.membus.trans_dist::WriteResp             66786                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          374                       # Transaction distribution
system.membus.trans_dist::CleanEvict              303                       # Transaction distribution
system.membus.trans_dist::ReadExReq               213                       # Transaction distribution
system.membus.trans_dist::ReadExResp              213                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           447                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       423518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 435167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        79483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13651811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            217684                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000147                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012124                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  217652     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      32      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              217684                       # Request fanout histogram
system.membus.reqLayer6.occupancy           524278195                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9145625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              704515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1737750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8707900                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          895667725                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1599000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745001                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980002                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725003                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7450005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       192000                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368259                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368259                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       872450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       954370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1120518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13959172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15269892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17821587                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1795173750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          1225677                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          815                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1513009746                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    945795000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8940006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14900011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5960004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34270024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5960004                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470003                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10430007                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8940006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14900011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10430007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10430007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44700032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10430007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14900011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470003                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536927                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6006931                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14900011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20906941                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       149039                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       395266                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       423518                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12648452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13551976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       250655                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       250655    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       250655                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    559543945                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007018336                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17880013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44700032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069598380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44700032                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44762418                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89462450                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051718367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62642431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44700032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159060831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22544388                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4761601                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20860015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    843340783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157940113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1025120913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    488720349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    476800522                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    965520870                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20860015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332061132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    634740635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1990641783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20352                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          318                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          343                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       925430                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72754                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         998184                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       925430                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       925430                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       925430                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72754                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        998184                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9175044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9578536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4038016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       143361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14962397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    417200479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1847951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             435547754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1088399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17880013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157940113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5960004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183613529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1088399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32842410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    575140592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5960004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1847951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619161284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    197372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380302250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              273965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63094                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3961                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5020340450                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8942274200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33601.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59851.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       432                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   139198                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58572                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.143090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   824.110018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.619061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          560      3.80%      3.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          424      2.88%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          252      1.71%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          200      1.36%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          278      1.89%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          202      1.37%     13.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      1.26%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          286      1.94%     16.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12345     83.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14732                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     372.610973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1133.318474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           350     87.28%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.25%     87.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.25%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.25%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.75%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      2.24%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.25%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.75%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.25%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.25%     92.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      3.49%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.25%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.25%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      1.50%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     157.344140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     34.195339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    340.302514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            325     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            10      2.49%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      0.75%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.75%     85.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.25%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.50%     85.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.25%     86.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.50%     86.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.25%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.25%     87.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.75%     87.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     12.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9562048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4038080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9578536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4038016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       434.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    435.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21991960000                       # Total gap between requests
system.mem_ctrls.avgGap                     103361.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9158340                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14962397.145157419145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 416440928.091550886631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536927.365602764068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1830489.586677659070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1140782.063557459973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17880012.751267943531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157890639.944668352604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5960004.250422648154                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745000.531302831019                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       143361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          374                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    306817255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8559031360                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     47940645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28484940                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18178033310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31814178375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335211038295                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1707021665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21132182000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59599.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59702.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90454.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44858.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48604367.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5178088.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6176500.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    833506.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82547585.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7274564.775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5076111.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           271801275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       87708512.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210532360.499983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100403543.174986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     346599820.500003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1029396187.800024                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.807904                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18151480460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2653973665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 830                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     50701556.325301                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    242174271.199366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          415    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        12625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             415                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7138212250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21041145875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       201507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           201507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       201507                       # number of overall hits
system.cpu.icache.overall_hits::total          201507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13812500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13812500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13812500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13812500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       201825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       201825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       201825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       201825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001576                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43435.534591                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43435.534591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43435.534591                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43435.534591                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13308625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13308625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13308625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13308625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.022013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.022013                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       201507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          201507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13812500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       201825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       201825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43435.534591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43435.534591                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13308625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13308625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.022013                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.022013                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.308700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2388946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4104.718213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.308700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.900994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.900994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            403968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           403968                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169672                       # number of overall hits
system.cpu.dcache.overall_hits::total          169672                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          852                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          852                       # number of overall misses
system.cpu.dcache.overall_misses::total           852                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66440875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66440875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66440875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66440875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       170524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       170524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       170524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       170524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004996                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004996                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77982.247653                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77982.247653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77982.247653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77982.247653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          374                       # number of writebacks
system.cpu.dcache.writebacks::total               374                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4508                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50182625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50182625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50182625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50182625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9606875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9606875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76034.280303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76034.280303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76034.280303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76034.280303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2131.072538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2131.072538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    560                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       106981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          106981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34048125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34048125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76170.302013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76170.302013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          442                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33366625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33366625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9606875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9606875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74645.693512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74645.693512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.011312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.011312                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32392750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32392750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006419                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79982.098765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79982.098765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          192                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4066                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16816000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78948.356808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78948.356808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           439.692814                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              320776                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1008                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            318.230159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   439.692814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.858775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            682756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           682756                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28179358125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
