23:01:42 INFO  : Registering command handlers for SDK TCF services
23:01:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB04_HW\LAB04_HW.sdk\temp_xsdb_launch_script.tcl
23:01:52 INFO  : XSCT server has started successfully.
23:01:52 INFO  : Successfully done setting XSCT server connection channel  
23:01:55 INFO  : Successfully done setting SDK workspace  
23:01:55 INFO  : Processing command line option -hwspec D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
23:08:13 INFO  : Registering command handlers for SDK TCF services
23:08:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\LAB04_HW\LAB04_HW.sdk\temp_xsdb_launch_script.tcl
23:08:16 INFO  : XSCT server has started successfully.
23:08:16 INFO  : Processing command line option -hwspec D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper.hdf.
23:08:16 INFO  : Successfully done setting XSCT server connection channel  
23:08:16 INFO  : Successfully done setting SDK workspace  
23:33:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:34 INFO  : 'jtag frequency' command is executed.
23:33:34 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:35 INFO  : Context for 'APU' is selected.
23:33:35 INFO  : System reset is completed.
23:33:38 INFO  : 'after 3000' command is executed.
23:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:33:41 INFO  : Context for 'APU' is selected.
23:33:41 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:41 INFO  : Context for 'APU' is selected.
23:33:42 INFO  : 'ps7_init' command is executed.
23:33:42 INFO  : 'ps7_post_config' command is executed.
23:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:42 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:42 INFO  : 'con' command is executed.
23:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:42 INFO  : Disconnected from the channel tcfchan#1.
23:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:06 INFO  : 'jtag frequency' command is executed.
23:40:06 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:06 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : System reset is completed.
23:40:09 INFO  : 'after 3000' command is executed.
23:40:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:12 INFO  : Context for 'APU' is selected.
23:40:13 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:13 INFO  : Context for 'APU' is selected.
23:40:14 INFO  : 'ps7_init' command is executed.
23:40:14 INFO  : 'ps7_post_config' command is executed.
23:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:14 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:14 INFO  : 'con' command is executed.
23:40:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:14 INFO  : Disconnected from the channel tcfchan#2.
23:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:43:38 INFO  : 'jtag frequency' command is executed.
23:43:38 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:43:38 INFO  : Context for 'APU' is selected.
23:43:38 INFO  : System reset is completed.
23:43:41 INFO  : 'after 3000' command is executed.
23:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:43:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:43:43 INFO  : Context for 'APU' is selected.
23:43:45 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:45 INFO  : Context for 'APU' is selected.
23:43:45 INFO  : 'ps7_init' command is executed.
23:43:45 INFO  : 'ps7_post_config' command is executed.
23:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:43:45 INFO  : Disconnected from the channel tcfchan#3.
23:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:44:15 INFO  : 'jtag frequency' command is executed.
23:44:15 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:15 INFO  : Context for 'APU' is selected.
23:44:16 INFO  : System reset is completed.
23:44:19 INFO  : 'after 3000' command is executed.
23:44:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:21 INFO  : Context for 'APU' is selected.
23:44:23 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:23 INFO  : Context for 'APU' is selected.
23:44:23 INFO  : 'ps7_init' command is executed.
23:44:23 INFO  : 'ps7_post_config' command is executed.
23:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:44:23 INFO  : Disconnected from the channel tcfchan#4.
23:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:45:30 INFO  : 'jtag frequency' command is executed.
23:45:30 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:30 INFO  : Context for 'APU' is selected.
23:45:30 INFO  : System reset is completed.
23:45:33 INFO  : 'after 3000' command is executed.
23:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:45:36 INFO  : Context for 'APU' is selected.
23:45:37 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:37 INFO  : Context for 'APU' is selected.
23:45:38 INFO  : 'ps7_init' command is executed.
23:45:38 INFO  : 'ps7_post_config' command is executed.
23:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:45:38 INFO  : Disconnected from the channel tcfchan#5.
23:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:15 INFO  : 'jtag frequency' command is executed.
23:46:15 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:15 INFO  : Context for 'APU' is selected.
23:46:15 INFO  : System reset is completed.
23:46:18 INFO  : 'after 3000' command is executed.
23:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:21 INFO  : Context for 'APU' is selected.
23:46:23 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:23 INFO  : Context for 'APU' is selected.
23:46:23 INFO  : 'ps7_init' command is executed.
23:46:23 INFO  : 'ps7_post_config' command is executed.
23:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:24 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:24 INFO  : 'con' command is executed.
23:46:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:24 INFO  : Disconnected from the channel tcfchan#6.
23:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:11 INFO  : 'jtag frequency' command is executed.
23:47:11 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:11 INFO  : Context for 'APU' is selected.
23:47:11 INFO  : System reset is completed.
23:47:14 INFO  : 'after 3000' command is executed.
23:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:16 INFO  : Context for 'APU' is selected.
23:47:18 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:18 INFO  : Context for 'APU' is selected.
23:47:19 INFO  : 'ps7_init' command is executed.
23:47:19 INFO  : 'ps7_post_config' command is executed.
23:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:19 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:19 INFO  : 'con' command is executed.
23:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:19 INFO  : Disconnected from the channel tcfchan#7.
23:49:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:01 INFO  : 'jtag frequency' command is executed.
23:49:01 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:01 INFO  : Context for 'APU' is selected.
23:49:02 INFO  : System reset is completed.
23:49:05 INFO  : 'after 3000' command is executed.
23:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:07 INFO  : Context for 'APU' is selected.
23:49:09 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:09 INFO  : Context for 'APU' is selected.
23:49:10 INFO  : 'ps7_init' command is executed.
23:49:10 INFO  : 'ps7_post_config' command is executed.
23:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:10 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:10 INFO  : 'con' command is executed.
23:49:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:10 INFO  : Disconnected from the channel tcfchan#8.
23:51:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:51 INFO  : 'jtag frequency' command is executed.
23:51:51 INFO  : Sourcing of 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:51 INFO  : Context for 'APU' is selected.
23:51:51 INFO  : System reset is completed.
23:51:54 INFO  : 'after 3000' command is executed.
23:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:51:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:51:56 INFO  : Context for 'APU' is selected.
23:51:58 INFO  : Hardware design information is loaded from 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:59 INFO  : Context for 'APU' is selected.
23:51:59 INFO  : 'ps7_init' command is executed.
23:51:59 INFO  : 'ps7_post_config' command is executed.
23:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:59 INFO  : The application 'D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/LAB04_HW/LAB04_HW.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/LAB04_HW/LAB04_HW.sdk/hw4/Debug/hw4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:59 INFO  : 'con' command is executed.
23:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:59 INFO  : Disconnected from the channel tcfchan#9.
