 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nworst 10
        -input_pins
        -nets
        -max_paths 30
        -transition_time
        -capacitance
Design : lab1_imul_IntMulBase
Version: U-2022.12
Date   : Wed Sep 24 14:24:21 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by ideal_clock)
  Endpoint: ctrl/state_reg_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lab1_imul_IntMulBase 5K_hvratio_1_1      NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.0000     1.0000 r
  reset (in)                                                      0.0059    0.0039     1.0039 r
  reset (net)                                   2       2.9382              0.0000     1.0039 r
  ctrl/reset (lab1_imul_IntMulBase_lab1_imul_IntMulBaseCtrl_0)              0.0000     1.0039 r
  ctrl/reset (net)                                      2.9382              0.0000     1.0039 r
  ctrl/state_reg_reg_0_/D (SDFF_X1)                               0.0059    0.0103     1.0142 r
  data arrival time                                                                    1.0142

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ctrl/state_reg_reg_0_/CK (SDFF_X1)                                        0.0000     0.0000 r
  library hold time                                                        -0.0134    -0.0134
  data required time                                                                  -0.0134
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0134
  data arrival time                                                                   -1.0142
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0276


  Startpoint: reset (input port clocked by ideal_clock)
  Endpoint: ctrl/state_reg_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lab1_imul_IntMulBase 5K_hvratio_1_1      NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  -------------------------------------------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      1.0000     1.0000 r
  reset (in)                                                      0.0059    0.0039     1.0039 r
  reset (net)                                   2       2.9382              0.0000     1.0039 r
  ctrl/reset (lab1_imul_IntMulBase_lab1_imul_IntMulBaseCtrl_0)              0.0000     1.0039 r
  ctrl/reset (net)                                      2.9382              0.0000     1.0039 r
  ctrl/state_reg_reg_1_/D (SDFF_X1)                               0.0059    0.0103     1.0142 r
  data arrival time                                                                    1.0142

  clock ideal_clock (rise edge)                                             0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  ctrl/state_reg_reg_1_/CK (SDFF_X1)                                        0.0000     0.0000 r
  library hold time                                                        -0.0134    -0.0134
  data required time                                                                  -0.0134
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.0134
  data arrival time                                                                   -1.0142
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.0276


  1
