{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733639575713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 14:32:55 2024 " "Processing started: Sun Dec 08 14:32:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733639575713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1733639575713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb car -c car --vqm=D:/FPGA/car/car.runs/synth_1/car.vqm " "Command: quartus_cdb car -c car --vqm=D:/FPGA/car/car.runs/synth_1/car.vqm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1733639575715 ""}
{ "Info" "IVQMO_GENERATE_LOGICLOCK_FILES_FOR_POSTSYN_NETLIST" "" "Generated Verilog Quartus Mapping File using post-synthesis netlist" {  } {  } 0 203003 "Generated Verilog Quartus Mapping File using post-synthesis netlist" 0 0 "Compiler Database Interface" 0 -1 1733639576833 ""}
{ "Info" "IQATM_GENERATED_VQM_FILE" "D:/FPGA/car/car.runs/synth_1/car.vqm " "Generated Verilog Quartus Mapping File D:/FPGA/car/car.runs/synth_1/car.vqm" {  } {  } 0 39007 "Generated Verilog Quartus Mapping File %1!s!" 0 0 "Compiler Database Interface" 0 -1 1733639576850 ""}
{ "Info" "IQATM_QSF_NOT_WRITTEN" "" "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus II Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" {  } {  } 0 39084 "Found Compiler Database Interface (quartus_cdb) options that can modify the Quartus II Settings File (.qsf) -- you must specify the --write_settings_files option to update the .qsf" 0 0 "Compiler Database Interface" 0 -1 1733639576850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733639576850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 14:32:56 2024 " "Processing ended: Sun Dec 08 14:32:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733639576850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733639576850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733639576850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1733639576850 ""}
