<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="6af2fc7dc9b342268518b280f0edbcbe"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_tg.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="vio_twm_ddrx.xci" FileRelPathName="vio_twm_ddrx.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_1/mig_7series_1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_a.prj"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/constraints/mig_7series_1_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrlvl_off_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrcal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ui/mig_7series_v2_1_ui_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ui/mig_7series_v2_1_ui_rd_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ui/mig_7series_v2_1_ui_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_prbs_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1.xml"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/mig_7series_1_mig.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ui/mig_7series_v2_1_ui_wr_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/constraints/mig_7series_1.xdc"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/mig_7series_1.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_reg_bank.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_reg.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_read.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_addr_decode.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_write.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1.veo"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="doc/mig_7series_v2_1_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1_stub.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1.dcp"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_oclkdelay_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_init.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_byte_lane.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ip_top/mig_7series_v2_1_mem_intfc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ip_top/mig_7series_v2_1_memc_ui_top_axi.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ecc/mig_7series_v2_1_ecc_merge_enc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ecc/mig_7series_v2_1_ecc_dec_fix.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_round_robin_arb.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_rank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_mc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_state.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_arb_select.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_arb_mux.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/clocking/mig_7series_v2_1_iodelay_ctrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/clocking/mig_7series_v2_1_clk_ibuf.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_r_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator_sel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_command_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_latch_or.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_and.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_axi_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_axic_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_wr_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_simple_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_incr_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_translator.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_arbiter.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_prbs_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_dqs_found_cal_hr.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_dqs_found_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_ck_addr_cmd_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_4lanes.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_of_pre_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_mc_phy_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_mc_phy.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_if_post_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_calib_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/phy/mig_7series_v2_1_ddr_byte_group_io.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ecc/mig_7series_v2_1_fi_xor.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ecc/mig_7series_v2_1_ecc_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/ecc/mig_7series_v2_1_ecc_buf.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_rank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_rank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_col_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_queue.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_compare.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_bank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/controller/mig_7series_v2_1_arb_row_col.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/clocking/mig_7series_v2_1_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/clocking/mig_7series_v2_1_infrastructure.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_w_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator_sel_static.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_or.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_latch_and.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_a_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_ddr_axi_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_w_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_wrap_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_b_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_aw_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_1.xci" FileRelPathName="mig_7series_1/user_design/rtl/axi/mig_7series_v2_1_axi_mc_ar_channel.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila_ddrx_axi/ila_ddrx_axi.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ila_ddrx_axi.xci" FileRelPathName="ila_ddrx_axi.xml"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/mig_7series_v2_1_chk_win.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/example_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/rtl/example_top.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_1/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/par/example_top.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/par/example_top.xdc"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ProcessingOrder" Val="EARLY"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <File Path="$PSRCDIR/sim_1/imports/sim/wiredly.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/wiredly.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model_parameters.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/ddr3_model_parameters.vh"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/ddr3_model.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/sim_tb_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_dds_mig.srcs/sources_1/ip/mig_7series_1/mig_7series_1/example_design/sim/sim_tb_top.v"/>
          <Attr Name="ImportTime" Val="1464737570"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sim_tb_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
