# Vending Machine â€“ Xilinx Verilog Project

This project is a digital vending machine designed and simulated using Xilinx ISE. The system is implemented using Verilog HDL and demonstrates basic FSM (Finite State Machine) design and behavioral modeling.

##  Features
- Accepts coins of â‚¹1, â‚¹2, â‚¹5
- Dispenses a product worth â‚¹7
- Returns change if overpaid
- State Machine based implementation
- Testbench simulation using Xilinx ISim

##  Tools Used
- Xilinx ISE Design Suite
- Verilog HDL
- ISim Simulator


## ðŸš€ How to Run
1. Open project in Xilinx ISE
2. Add Verilog files to project
3. Simulate using ISim
4. Check waveform and verify outputs

## ðŸ“„ License
This project is licensed under the MIT License.
