export const title = 'Pipelined RISCV Processor with L2 Caches | Dec 2019';
export const texts = [
    'https://rb.gy/m5skn2',
    'Computer Organization Final Project (group-project) - pipelined RISCV core '
    + 'with support for RV32I Basic Integer Instruction set 32-bit. Split L2 Instruction '
    + 'and Data Caches were added to reduce memory access latency. Attempted to implement branch'
    + ' prediction unsucessfully.',
];
