## Project-Verilog_ALU

ê°„ë‹¨í•œ 4ë¹„íŠ¸ ALUë¥¼ Verilog HDLë¡œ ì„¤ê³„í•œ ë’¤ Vivadoë¥¼ ì´ìš©í•´ í•©ì„±Â·êµ¬í˜„í•˜ê³ , Basys3 FPGA ë³´ë“œì— Bitstreamì„ ë‹¤ìš´ë¡œë“œí•˜ì—¬ ì‹¤ì œ ë™ì‘ê¹Œì§€ í™•ì¸í•œ í”„ë¡œì íŠ¸.
ëŒ€ê·œëª¨ í”„ë¡œì íŠ¸ëŠ” ì•„ë‹ˆì§€ë§Œ, **FPGA ê°œë°œ ì „ ê³¼ì •(HDL ì‘ì„± â†’ ì‹œë®¬ë ˆì´ì…˜ â†’ Synthesis â†’ P&R â†’ Bitstream ìƒì„± â†’ í•˜ë“œì›¨ì–´ ë™ì‘ ê²€ì¦)**ì„ ëª¨ë‘ ìˆ˜í–‰í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•œë‹¤.

### âœ¨ 1. í”„ë¡œì íŠ¸ ê°œìš”

---

í”„ë¡œì íŠ¸ ëª©í‘œ

- Verilog HDL í•™ìŠµ

- FPGA ê°œë°œ í”Œë¡œìš° ì „ì²´ ê²½í—˜

- êµ¬ì¡°ì  ì„¤ê³„(Structural Design) ë°©ì‹ ì´í•´ ë° ì ìš©

êµ¬ì„± ìš”ì†Œ

- Half Adder

- Full Adder

- 4-bit Ripple Carry Adder

- 4-bit ALU

ì…Â·ì¶œë ¥ êµ¬ì¡°

- Basys3 ìŠ¤ìœ„ì¹˜ ì…ë ¥

- LED ì¶œë ¥ ê²°ê³¼ í™•ì¸

- êµ¬í˜„ëœ ì—°ì‚° ê¸°ëŠ¥

- Add, Subtract

- AND, OR, XOR, NOR

- Shift Left, Shift Right

í•µì‹¬ êµ¬í˜„ í¬ì¸íŠ¸

- ëª¨ë“ˆ ê¸°ë°˜ êµ¬ì¡°ì  ì„¤ê³„

- Vivado XSIM ì‹œë®¬ë ˆì´ì…˜

- Synthesis ë° Implementation

- XDC ê¸°ë°˜ í•€ ë§¤í•‘

- FPGA ì‹¤ê¸° ë™ì‘ ê²€ì¦

ğŸ“¸ Basys3 ë³´ë“œ ì‚¬ì§„

<img width="253" height="200" alt="image" src="https://github.com/user-attachments/assets/64987549-9db2-431b-9210-282ece7a5daa" />




---

### ğŸ”§ 2. ì„¤ê³„ êµ¬ì¡° (Block Diagram)

ë³¸ ALUëŠ” ì•„ë˜ ê³„ì¸µ êµ¬ì¡°ë¡œ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

```scss
half_adder
  â–¼
full_adder (2ê°œì˜ half_adder ì‚¬ìš©)
  â–¼
adder_4bit (4ê°œì˜ full_adder ì‚¬ìš©)
  â–¼
alu_4bit (ì—°ì‚° ì„ íƒ)
  â–¼
top_ALU_basys3
```


ğŸ“¸ êµ¬ì¡°ë„ ì´ë¯¸ì§€ (ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨)

<img width="976" height="303" alt="image" src="https://github.com/user-attachments/assets/b3f1f9c9-cfa6-486c-9ed6-bba5f3a5188e" />


Vivado RTL Viewerë¡œ ìƒì„±í•œ íšŒë¡œë„:

<img width="1176" height="567" alt="image" src="https://github.com/user-attachments/assets/3b32f2d5-1f11-453d-b948-031a0f48a2e9" />

---

### ğŸ§ª 3. Simulation (Vivado XSIM)

í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ì‘ì„±í•˜ì—¬ ëª¨ë“  ì—°ì‚°ì„ ì‹œë®¬ë ˆì´ì…˜í–ˆìŠµë‹ˆë‹¤.

ğŸ“„ ìƒ˜í”Œ ì¶œë ¥ ë¡œê·¸
```scss
# run 1000ns
T=0 | A=0101 B=0011 Sel=000 | Result=xxx0 Carry=z Zero=x
T=10000 | A=0101 B=0011 Sel=001 | Result=xxx0 Carry=x Zero=x
T=20000 | A=0101 B=0011 Sel=010 | Result=0001 Carry=0 Zero=0
T=30000 | A=0101 B=0011 Sel=011 | Result=0111 Carry=0 Zero=0
T=40000 | A=0101 B=0011 Sel=100 | Result=0110 Carry=0 Zero=0
T=50000 | A=0101 B=0011 Sel=101 | Result=1000 Carry=0 Zero=0
T=60000 | A=0101 B=0011 Sel=110 | Result=1010 Carry=0 Zero=0
T=70000 | A=0101 B=0011 Sel=111 | Result=0010 Carry=1 Zero=0
```

#### âœ” í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‹¤í–‰ ê²°ê³¼
ğŸ“Š Simulation Waveform (Vivado XSIM)

ì•„ë˜ íŒŒí˜•ì€ 4-bit ALUì˜ ê° ì—°ì‚°(ADD, SUB, AND, OR, XOR, NOR, Shift)ì„
10ns ê°„ê²©ìœ¼ë¡œ í…ŒìŠ¤íŠ¸í•œ ê²°ê³¼ì…ë‹ˆë‹¤.

ì²« ì¶œë ¥ì€ ì´ˆê¸° reg ìƒíƒœ(X)ë¡œ ì¸í•´ ì •ì˜ë˜ì§€ ì•Šì€ ê°’ìœ¼ë¡œ ì‹œì‘í•¨

ì´í›„ Sel ê°’ì— ë”°ë¼ ì—°ì‚° ê²°ê³¼ê°€ ì •ìƒì ìœ¼ë¡œ ì¶œë ¥ë¨

ADD/SubëŠ” adder_4bit ëª¨ë“ˆ, ë‚˜ë¨¸ì§€ëŠ” RTL ê²Œì´íŠ¸ ì—°ì‚°ìœ¼ë¡œ êµ¬í˜„ë¨

ğŸ“¸ Waveform íŒŒí˜• ìº¡ì³ ì´ë¯¸ì§€

<img width="1018" height="226" alt="image" src="https://github.com/user-attachments/assets/8fd0fb65-a348-441f-a6d8-88d31ae8881e" />


---

### ğŸ—œ 4. Synthesis / Implementation

Vivadoì—ì„œ Synthesisì™€ Implementation(Place & Route)ë¥¼ ì§„í–‰í•˜ì˜€ìœ¼ë©° ëª¨ë‘ ì •ìƒ ì™„ë£Œë˜ì—ˆìŠµë‹ˆë‹¤.

ğŸ“¸ Synthesis ì„±ê³µ í™”ë©´

<img width="312" height="480" alt="image" src="https://github.com/user-attachments/assets/abbc5f90-b31c-43f3-96a5-4adb49f09b20" />

ğŸ“¸ Implementation ì„±ê³µ í™”ë©´

<img width="317" height="480" alt="image" src="https://github.com/user-attachments/assets/76855600-3fb3-491d-8eb4-5f3ffb5765b6" />


---

### ğŸ“Œ 5. Basys3 í•€ ë§¤í•‘ (XDC)

ìŠ¤ìœ„ì¹˜ ì…ë ¥, LED ì¶œë ¥ í•€ì„ XDCë¥¼ í†µí•´ ëª…ì‹œì ìœ¼ë¡œ ë§¤í•‘í–ˆìŠµë‹ˆë‹¤.

<details>
<summary> ğŸ“¸ Pin Planner(í¼ì¹˜ê¸°) </summary>

```scss
## ============================
## Basys3 Switch (SW) Mapping
## ============================
set_property PACKAGE_PIN V17 [get_ports {SW[0]}]
set_property PACKAGE_PIN V16 [get_ports {SW[1]}]
set_property PACKAGE_PIN W16 [get_ports {SW[2]}]
set_property PACKAGE_PIN W17 [get_ports {SW[3]}]
set_property PACKAGE_PIN W15 [get_ports {SW[4]}]
set_property PACKAGE_PIN V15 [get_ports {SW[5]}]
set_property PACKAGE_PIN W14 [get_ports {SW[6]}]
set_property PACKAGE_PIN W13 [get_ports {SW[7]}]
set_property PACKAGE_PIN V2  [get_ports {SW[8]}]
set_property PACKAGE_PIN T3  [get_ports {SW[9]}]
set_property PACKAGE_PIN T2  [get_ports {SW[10]}]
set_property PACKAGE_PIN R3  [get_ports {SW[11]}]
set_property PACKAGE_PIN W2  [get_ports {SW[12]}]
set_property PACKAGE_PIN U1  [get_ports {SW[13]}]
set_property PACKAGE_PIN T1  [get_ports {SW[14]}]
set_property PACKAGE_PIN R2  [get_ports {SW[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[*]}]

## ============================
## Basys3 LED Mapping
## ============================
set_property PACKAGE_PIN U16 [get_ports {LED[0]}]
set_property PACKAGE_PIN E19 [get_ports {LED[1]}]
set_property PACKAGE_PIN U19 [get_ports {LED[2]}]
set_property PACKAGE_PIN V19 [get_ports {LED[3]}]
set_property PACKAGE_PIN W18 [get_ports {LED[4]}]
set_property PACKAGE_PIN U15 [get_ports {LED[5]}]
set_property PACKAGE_PIN U14 [get_ports {LED[6]}]
set_property PACKAGE_PIN V14 [get_ports {LED[7]}]
set_property PACKAGE_PIN V13 [get_ports {LED[8]}]
set_property PACKAGE_PIN V3  [get_ports {LED[9]}]
set_property PACKAGE_PIN W3  [get_ports {LED[10]}]
set_property PACKAGE_PIN U3  [get_ports {LED[11]}]
set_property PACKAGE_PIN P3  [get_ports {LED[12]}]
set_property PACKAGE_PIN N3  [get_ports {LED[13]}]
set_property PACKAGE_PIN P1  [get_ports {LED[14]}]
set_property PACKAGE_PIN L1  [get_ports {LED[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED[*]}]
```

</details>

---

### âš¡ 6. FPGA ì‹¤ê¸° ë™ì‘

Basys3 ë³´ë“œì—ì„œ ì‹¤ì œë¡œ ë™ì‘í•˜ëŠ” ëª¨ìŠµì…ë‹ˆë‹¤.

ğŸ“¸ FPGA ë™ì‘ ì‚¬ì§„

<!-- ì‚¬ì§„ -->

ğŸ FPGA ì‘ë™ ì˜ìƒ(GIF/MP4)

<!-- ì˜ìƒ -->

---

### ğŸ“„ 7. í•µì‹¬ Verilog ì½”ë“œ

<details>
<summary> half_adder(í¼ì¹˜ê¸°) </summary>

```verilog
module half_adder(
    input  A,
    input  B,
    output Sum,
    output Carry
);
    assign Sum   = A ^ B;
    assign Carry = A & B;
endmodule
```

</details>

<details>
<summary> full_adder(í¼ì¹˜ê¸°) </summary>

```verilog
module full_adder(
    input  A,
    input  B,
    input  Cin,
    output Sum,
    output Carry
);
    wire s1, c1, c2;

    half_adder HA1(.A(A),   .B(B),   .Sum(s1), .Carry(c1));
    half_adder HA2(.A(s1),  .B(Cin), .Sum(Sum), .Carry(c2));

    assign Carry = c1 | c2;
endmodule
```

</details>

<details>
<summary> 4-bit Adder(í¼ì¹˜ê¸°) </summary>

```verilog
module adder_4bit(
    input  [3:0] A,
    input  [3:0] B,
    input        Cin,
    output [3:0] Sum,
    output       Carry
);
    wire c1, c2, c3;

    full_adder FA0(A[0], B[0], Cin,  Sum[0], c1);
    full_adder FA1(A[1], B[1], c1,   Sum[1], c2);
    full_adder FA2(A[2], B[2], c2,   Sum[2], c3);
    full_adder FA3(A[3], B[3], c3,   Sum[3], Carry);
endmodule
```

</details>

<details>
<summary> ALU(í¼ì¹˜ê¸°) </summary>

```verilog
module alu_4bit(
    input  [3:0] A,
    input  [3:0] B,
    input  [2:0] Sel,
    output reg [3:0] Result,
    output reg CarryOut,
    output Zero
);
    ...
endmodule
```

</details>

---

### ğŸ“š 8. ê°œë°œ ê³¼ì •ì—ì„œ ë°°ìš´ ì 

Verilog êµ¬ì¡°ì  ì„¤ê³„ë¥¼ ì§ì ‘ ê²½í—˜

ì¡°í•©ë…¼ë¦¬/ìˆœì°¨ë…¼ë¦¬ ì°¨ì´ ì´í•´

Vivadoì˜ Simulation, Synthesis, Implementation ì „ì²´ íë¦„ ì²´ë“

XDC í•€ ë§¤í•‘ì„ í†µí•œ ì‹¤ì œ FPGA ë™ì‘ ê²½í—˜

FPGA ê°œë°œì˜ ê¸°ë³¸ ê°œë…ì„ ì‹¤ì œë¡œ ìˆ˜í–‰í•´ë³´ë©° í™•ì‹¤íˆ ìµí˜
