# Reading C:/Modeltech_6.0/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.0 Aug 19 2004 
# //
# //  Copyright Mentor Graphics Corporation 2004
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
#  OpenFile "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/TB/vsim.wlf" 
# Loading project TB
# Compile of divider4_5.v was successful.
# Compile of TB.v was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of divider4_5.v was successful.
# Compile of TB.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim work.TB_divide
# vsim work.TB_divide 
# Loading work.TB_divide
# Loading work.divider4_5
# ** Warning: (vsim-3015) D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/TB/TB.v(71): [PCDPC] - Port size (10 or 10) does not match connection size (1) for port 'data_in'.
#         Region: /TB_divide/U_DIVIDE_0
add wave sim:/TB_divide/U_DIVIDE_0/sys_clk
add wave sim:/TB_divide/U_DIVIDE_0/sys_rst_n
add wave sim:/TB_divide/U_DIVIDE_0/clkout
add wave sim:/TB_divide/U_DIVIDE_0/count
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Project file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/divider4_5/TB/TB.mpf is write protected, data cannot be saved.
# Unable to save project.
