{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597850096204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597850096204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 19 10:14:56 2020 " "Processing started: Wed Aug 19 10:14:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597850096204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850096204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risk_V -c Risk_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risk_V -c Risk_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850096205 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1597850096721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/quartus/riiiisc/RISK_V/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "Instruction_Mem.v" "" { Text "C:/quartus/riiiisc/RISK_V/Instruction_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.v" "" { Text "C:/quartus/riiiisc/RISK_V/sign_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Control " "Found entity 1: Alu_Control" {  } { { "Alu_Control.v" "" { Text "C:/quartus/riiiisc/RISK_V/Alu_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/quartus/riiiisc/RISK_V/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_ALU " "Found entity 1: Mux_ALU" {  } { { "Mux_ALU.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Mem_Alu " "Found entity 1: Mux_Mem_Alu" {  } { { "Mux_Mem_Alu.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_Mem_Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Bench " "Found entity 1: PC_Bench" {  } { { "PC_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/PC_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem_Bench " "Found entity 1: Instruction_Mem_Bench" {  } { { "Instruction_Mem_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/Instruction_Mem_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_inst " "Found entity 1: Mux_inst" {  } { { "Mux_inst.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Bench " "Found entity 1: Mux_Bench" {  } { { "Mux_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_Bench " "Found entity 1: register_file_Bench" {  } { { "register_file_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_Bench " "Found entity 1: sign_ext_Bench" {  } { { "sign_ext_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/sign_ext_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Control_Bench " "Found entity 1: Alu_Control_Bench" {  } { { "Alu_Control_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/Alu_Control_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/quartus/riiiisc/RISK_V/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_4 " "Found entity 1: ADD_4" {  } { { "ADD_4.v" "" { Text "C:/quartus/riiiisc/RISK_V/ADD_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file add_4_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_4_Bench " "Found entity 1: ADD_4_Bench" {  } { { "ADD_4_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/ADD_4_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_imm " "Found entity 1: ADD_imm" {  } { { "ADD_imm.v" "" { Text "C:/quartus/riiiisc/RISK_V/ADD_imm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_imm_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file add_imm_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_imm_Bench " "Found entity 1: ADD_imm_Bench" {  } { { "ADD_imm_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/ADD_imm_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_dir.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Dir " "Found entity 1: Mux_Dir" {  } { { "Mux_Dir.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_Dir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.v" "" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module_Bench " "Found entity 1: Top_Module_Bench" {  } { { "Top_Module_Bench.v" "" { Text "C:/quartus/riiiisc/RISK_V/Top_Module_Bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "width_word_il.v 1 1 " "Found 1 design units, including 1 entities, in source file width_word_il.v" { { "Info" "ISGN_ENTITY_NAME" "1 Width_Word_IL " "Found entity 1: Width_Word_IL" {  } { { "Width_Word_IL.v" "" { Text "C:/quartus/riiiisc/RISK_V/Width_Word_IL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "width_word_s.v 1 1 " "Found 1 design units, including 1 entities, in source file width_word_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Width_Word_S " "Found entity 1: Width_Word_S" {  } { { "Width_Word_S.v" "" { Text "C:/quartus/riiiisc/RISK_V/Width_Word_S.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc_imm.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc_imm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_PC_IMM " "Found entity 1: ADD_PC_IMM" {  } { { "ADD_PC_IMM.v" "" { Text "C:/quartus/riiiisc/RISK_V/ADD_PC_IMM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Ctr " "Found entity 1: Jump_Ctr" {  } { { "Jump_Ctr.v" "" { Text "C:/quartus/riiiisc/RISK_V/Jump_Ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conmutador.v 1 1 " "Found 1 design units, including 1 entities, in source file conmutador.v" { { "Info" "ISGN_ENTITY_NAME" "1 conmutador " "Found entity 1: conmutador" {  } { { "conmutador.v" "" { Text "C:/quartus/riiiisc/RISK_V/conmutador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_next_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_next_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Next_pc " "Found entity 1: Mux_Next_pc" {  } { { "Mux_Next_pc.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_Next_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_conmutador_muxmem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_conmutador_muxmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_conmutador_muxMem " "Found entity 1: Mux_conmutador_muxMem" {  } { { "Mux_conmutador_muxMem.v" "" { Text "C:/quartus/riiiisc/RISK_V/Mux_conmutador_muxMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bench_jump_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file bench_jump_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bench_Jump_Ctr " "Found entity 1: Bench_Jump_Ctr" {  } { { "Bench_Jump_Ctr.v" "" { Text "C:/quartus/riiiisc/RISK_V/Bench_Jump_Ctr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597850106642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597850106696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_4 ADD_4:ADD_4 " "Elaborating entity \"ADD_4\" for hierarchy \"ADD_4:ADD_4\"" {  } { { "Top_Module.v" "ADD_4" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "Top_Module.v" "PC" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Mem Instruction_Mem:Instruction_Mem " "Elaborating entity \"Instruction_Mem\" for hierarchy \"Instruction_Mem:Instruction_Mem\"" {  } { { "Top_Module.v" "Instruction_Mem" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106739 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rv_Mem.data_a 0 Instruction_Mem.v(9) " "Net \"rv_Mem.data_a\" at Instruction_Mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "C:/quartus/riiiisc/RISK_V/Instruction_Mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597850106751 "|Top_Module|Instruction_Mem:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rv_Mem.waddr_a 0 Instruction_Mem.v(9) " "Net \"rv_Mem.waddr_a\" at Instruction_Mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "C:/quartus/riiiisc/RISK_V/Instruction_Mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597850106751 "|Top_Module|Instruction_Mem:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rv_Mem.we_a 0 Instruction_Mem.v(9) " "Net \"rv_Mem.we_a\" at Instruction_Mem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Mem.v" "" { Text "C:/quartus/riiiisc/RISK_V/Instruction_Mem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597850106751 "|Top_Module|Instruction_Mem:Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_inst Mux_inst:Mux_inst " "Elaborating entity \"Mux_inst\" for hierarchy \"Mux_inst:Mux_inst\"" {  } { { "Top_Module.v" "Mux_inst" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "Top_Module.v" "register_file" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106766 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_Enb register_file.v(24) " "Verilog HDL Always Construct warning at register_file.v(24): variable \"i_Enb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ov_Data_R1 register_file.v(31) " "Verilog HDL Always Construct warning at register_file.v(31): variable \"ov_Data_R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ov_Data_R2 register_file.v(32) " "Verilog HDL Always Construct warning at register_file.v(32): variable \"ov_Data_R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ov_Data_R1 register_file.v(22) " "Verilog HDL Always Construct warning at register_file.v(22): inferring latch(es) for variable \"ov_Data_R1\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ov_Data_R2 register_file.v(22) " "Verilog HDL Always Construct warning at register_file.v(22): inferring latch(es) for variable \"ov_Data_R2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[0\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[0\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[1\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[1\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[2\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[2\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[3\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[3\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[4\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[4\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106783 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[5\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[5\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[6\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[6\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[7\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[7\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[8\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[8\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[9\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[9\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[10\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[10\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[11\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[11\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[12\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[12\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[13\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[13\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[14\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[14\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[15\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[15\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[16\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[16\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[17\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[17\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[18\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[18\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[19\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[19\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[20\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[20\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[21\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[21\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[22\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[22\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[23\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[23\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[24\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[24\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[25\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[25\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106784 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[26\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[26\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[27\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[27\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[28\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[28\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[29\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[29\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[30\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[30\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R2\[31\] register_file.v(22) " "Inferred latch for \"ov_Data_R2\[31\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[0\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[0\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[1\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[1\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[2\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[2\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[3\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[3\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[4\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[4\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[5\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[5\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[6\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[6\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[7\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[7\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[8\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[8\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[9\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[9\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[10\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[10\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[11\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[11\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[12\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[12\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[13\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[13\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[14\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[14\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[15\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[15\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106785 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[16\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[16\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[17\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[17\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[18\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[18\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[19\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[19\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[20\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[20\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[21\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[21\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[22\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[22\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[23\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[23\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[24\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[24\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[25\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[25\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[26\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[26\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[27\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[27\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[28\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[28\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[29\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[29\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[30\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[30\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ov_Data_R1\[31\] register_file.v(22) " "Inferred latch for \"ov_Data_R1\[31\]\" at register_file.v(22)" {  } { { "register_file.v" "" { Text "C:/quartus/riiiisc/RISK_V/register_file.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106786 "|Top_Module|register_file:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_ext " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_ext\"" {  } { { "Top_Module.v" "sign_ext" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_ALU Mux_ALU:Mux_ALU " "Elaborating entity \"Mux_ALU\" for hierarchy \"Mux_ALU:Mux_ALU\"" {  } { { "Top_Module.v" "Mux_ALU" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_Control Alu_Control:Alu_Control " "Elaborating entity \"Alu_Control\" for hierarchy \"Alu_Control:Alu_Control\"" {  } { { "Top_Module.v" "Alu_Control" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Top_Module.v" "ALU" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106824 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(23) " "Verilog HDL warning at ALU.v(23): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/quartus/riiiisc/RISK_V/ALU.v" 23 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1597850106835 "|Top_Module|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "Top_Module.v" "memory" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106836 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iWE memory.v(21) " "Verilog HDL Always Construct warning at memory.v(21): variable \"iWE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iv_Data memory.v(23) " "Verilog HDL Always Construct warning at memory.v(23): variable \"iv_Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iv_Address memory.v(23) " "Verilog HDL Always Construct warning at memory.v(23): variable \"iv_Address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_R memory.v(25) " "Verilog HDL Always Construct warning at memory.v(25): variable \"i_R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iv_Address memory.v(27) " "Verilog HDL Always Construct warning at memory.v(27): variable \"iv_Address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rv_Data memory.v(31) " "Verilog HDL Always Construct warning at memory.v(31): variable \"rv_Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rv_Data memory.v(19) " "Verilog HDL Always Construct warning at memory.v(19): inferring latch(es) for variable \"rv_Data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597850106847 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[0\] memory.v(19) " "Inferred latch for \"rv_Data\[0\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[1\] memory.v(19) " "Inferred latch for \"rv_Data\[1\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[2\] memory.v(19) " "Inferred latch for \"rv_Data\[2\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[3\] memory.v(19) " "Inferred latch for \"rv_Data\[3\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[4\] memory.v(19) " "Inferred latch for \"rv_Data\[4\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[5\] memory.v(19) " "Inferred latch for \"rv_Data\[5\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[6\] memory.v(19) " "Inferred latch for \"rv_Data\[6\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[7\] memory.v(19) " "Inferred latch for \"rv_Data\[7\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[8\] memory.v(19) " "Inferred latch for \"rv_Data\[8\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[9\] memory.v(19) " "Inferred latch for \"rv_Data\[9\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[10\] memory.v(19) " "Inferred latch for \"rv_Data\[10\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[11\] memory.v(19) " "Inferred latch for \"rv_Data\[11\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[12\] memory.v(19) " "Inferred latch for \"rv_Data\[12\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[13\] memory.v(19) " "Inferred latch for \"rv_Data\[13\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[14\] memory.v(19) " "Inferred latch for \"rv_Data\[14\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[15\] memory.v(19) " "Inferred latch for \"rv_Data\[15\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[16\] memory.v(19) " "Inferred latch for \"rv_Data\[16\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[17\] memory.v(19) " "Inferred latch for \"rv_Data\[17\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[18\] memory.v(19) " "Inferred latch for \"rv_Data\[18\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[19\] memory.v(19) " "Inferred latch for \"rv_Data\[19\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[20\] memory.v(19) " "Inferred latch for \"rv_Data\[20\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106848 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[21\] memory.v(19) " "Inferred latch for \"rv_Data\[21\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[22\] memory.v(19) " "Inferred latch for \"rv_Data\[22\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[23\] memory.v(19) " "Inferred latch for \"rv_Data\[23\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[24\] memory.v(19) " "Inferred latch for \"rv_Data\[24\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[25\] memory.v(19) " "Inferred latch for \"rv_Data\[25\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[26\] memory.v(19) " "Inferred latch for \"rv_Data\[26\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[27\] memory.v(19) " "Inferred latch for \"rv_Data\[27\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[28\] memory.v(19) " "Inferred latch for \"rv_Data\[28\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[29\] memory.v(19) " "Inferred latch for \"rv_Data\[29\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[30\] memory.v(19) " "Inferred latch for \"rv_Data\[30\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rv_Data\[31\] memory.v(19) " "Inferred latch for \"rv_Data\[31\]\" at memory.v(19)" {  } { { "memory.v" "" { Text "C:/quartus/riiiisc/RISK_V/memory.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850106849 "|Top_Module|memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Mem_Alu Mux_Mem_Alu:Mux_Mem_Alu " "Elaborating entity \"Mux_Mem_Alu\" for hierarchy \"Mux_Mem_Alu:Mux_Mem_Alu\"" {  } { { "Top_Module.v" "Mux_Mem_Alu" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control_Unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control_Unit\"" {  } { { "Top_Module.v" "Control_Unit" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Width_Word_IL Width_Word_IL:Width_Word_IL " "Elaborating entity \"Width_Word_IL\" for hierarchy \"Width_Word_IL:Width_Word_IL\"" {  } { { "Top_Module.v" "Width_Word_IL" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Width_Word_S Width_Word_S:Width_Word_S " "Elaborating entity \"Width_Word_S\" for hierarchy \"Width_Word_S:Width_Word_S\"" {  } { { "Top_Module.v" "Width_Word_S" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_PC_IMM ADD_PC_IMM:ADD_PC_IMM " "Elaborating entity \"ADD_PC_IMM\" for hierarchy \"ADD_PC_IMM:ADD_PC_IMM\"" {  } { { "Top_Module.v" "ADD_PC_IMM" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Ctr Jump_Ctr:Jump_Ctr " "Elaborating entity \"Jump_Ctr\" for hierarchy \"Jump_Ctr:Jump_Ctr\"" {  } { { "Top_Module.v" "Jump_Ctr" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conmutador conmutador:conmutador " "Elaborating entity \"conmutador\" for hierarchy \"conmutador:conmutador\"" {  } { { "Top_Module.v" "conmutador" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Next_pc Mux_Next_pc:Mux_Next_pc " "Elaborating entity \"Mux_Next_pc\" for hierarchy \"Mux_Next_pc:Mux_Next_pc\"" {  } { { "Top_Module.v" "Mux_Next_pc" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_conmutador_muxMem Mux_conmutador_muxMem:Mux_conmutador_muxMem " "Elaborating entity \"Mux_conmutador_muxMem\" for hierarchy \"Mux_conmutador_muxMem:Mux_conmutador_muxMem\"" {  } { { "Top_Module.v" "Mux_conmutador_muxMem" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850106977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597850107513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597850107785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597850107785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Clk " "No output dependent on input pin \"i_Clk\"" {  } { { "Top_Module.v" "" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597850107863 "|Top_Module|i_Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Rst " "No output dependent on input pin \"i_Rst\"" {  } { { "Top_Module.v" "" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597850107863 "|Top_Module|i_Rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Enb " "No output dependent on input pin \"i_Enb\"" {  } { { "Top_Module.v" "" { Text "C:/quartus/riiiisc/RISK_V/Top_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597850107863 "|Top_Module|i_Enb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1597850107863 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597850107864 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597850107864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597850107864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597850107923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 19 10:15:07 2020 " "Processing ended: Wed Aug 19 10:15:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597850107923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597850107923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597850107923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597850107923 ""}
