

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Thu Mar 10 13:30:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.585 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_nnlayer_Pipeline_1_fu_125                |nnlayer_Pipeline_1                |      258|      258|   2.580 us|  2.580 us|    258|    258|       no|
        |grp_nnlayer_Pipeline_2_fu_133                |nnlayer_Pipeline_2                |    65538|    65538|   0.655 ms|  0.655 ms|  65538|  65538|       no|
        |grp_nnlayer_Pipeline_3_fu_141                |nnlayer_Pipeline_3                |      258|      258|   2.580 us|  2.580 us|    258|    258|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149  |nnlayer_Pipeline_VITIS_LOOP_40_1  |        ?|        ?|          ?|         ?|      ?|      ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158  |nnlayer_Pipeline_VITIS_LOOP_46_3  |        2|    65540|  20.000 ns|  0.655 ms|      2|  65540|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |        ?|        ?|  2 ~ 65544|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv2225_loc = alloca i64 1"   --->   Operation 10 'alloca' 'conv2225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_1, i16 %input_s, i16 %input_r"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_2, i16 %weights_s, i16 %weights"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_3, i16 %bias_s, i16 %bias"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.01>
ST_2 : Operation 14 [1/1] (1.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutNeurons"   --->   Operation 14 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 15 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_s, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_s"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights_s, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights_s"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_s, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias_s, i64 666, i64 207, i64 1"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_s"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutNeurons"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_1, i16 %input_s, i16 %input_r"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_2, i16 %weights_s, i16 %weights"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_3, i16 %bias_s, i16 %bias"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln40 = icmp_eq  i16 %numOfOutNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:40]   --->   Operation 46 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.lr.ph22.preheader, void %._crit_edge17" [Neuron_1/neural_layer.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%inc28714 = alloca i32 1"   --->   Operation 48 'alloca' 'inc28714' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv2726 = alloca i32 1"   --->   Operation 49 'alloca' 'conv2726' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 50 'mul' 'mul_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 0, i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 51 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 52 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_40_1, i16 %numOfOutNeurons_read, i16 %output_r, i16 %bias"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 53 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_40_1, i16 %numOfOutNeurons_read, i16 %output_r, i16 %bias"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:51]   --->   Operation 55 'load' 'weightIndexAdded_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44 = mul i16 %numOfOutNeurons_read, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 56 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %mul_ln44" [Neuron_1/neural_layer.cpp:44]   --->   Operation 57 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 %weightIndexAdded_load, i16 %conv2726" [Neuron_1/neural_layer.cpp:44]   --->   Operation 58 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 59 [1/1] (2.42ns)   --->   "%cmp910 = icmp_eq  i16 %numOfInNeurons_read, i16 0"   --->   Operation 59 'icmp' 'cmp910' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i16 %weightIndexAdded_load, i16 %mul_ln44" [Neuron_1/neural_layer.cpp:44]   --->   Operation 60 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void" [Neuron_1/neural_layer.cpp:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%inc28714_load = load i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 62 'load' 'inc28714_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln44 = icmp_eq  i16 %inc28714_load, i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:44]   --->   Operation 63 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.07ns)   --->   "%add_ln44_1 = add i16 %inc28714_load, i16 1" [Neuron_1/neural_layer.cpp:44]   --->   Operation 64 'add' 'add_ln44_1' <Predicate = (!icmp_ln40)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split3, void %._crit_edge17.loopexit" [Neuron_1/neural_layer.cpp:44]   --->   Operation 65 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Neuron_1/neural_layer.cpp:46]   --->   Operation 66 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%idxprom18 = zext i16 %inc28714_load" [Neuron_1/neural_layer.cpp:44]   --->   Operation 67 'zext' 'idxprom18' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %cmp910, void %.lr.ph, void %._crit_edge" [Neuron_1/neural_layer.cpp:46]   --->   Operation 68 'br' 'br_ln46' <Predicate = (!icmp_ln40 & !icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %idxprom18" [Neuron_1/neural_layer.cpp:49]   --->   Operation 69 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln40 & !icmp_ln44 & !cmp910)> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 70 'load' 'output_r_load' <Predicate = (!icmp_ln40 & !icmp_ln44 & !cmp910)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln51 = store i16 %add_ln44, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = (!icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln44 = br void %._crit_edge17" [Neuron_1/neural_layer.cpp:44]   --->   Operation 72 'br' 'br_ln44' <Predicate = (!icmp_ln40 & icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln57 = ret" [Neuron_1/neural_layer.cpp:57]   --->   Operation 73 'ret' 'ret_ln57' <Predicate = (icmp_ln44) | (icmp_ln40)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.58>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%conv2726_load_1 = load i16 %conv2726"   --->   Operation 74 'load' 'conv2726_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 75 'load' 'output_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 76 [2/2] (5.33ns)   --->   "%call_ln49 = call void @nnlayer_Pipeline_VITIS_LOOP_46_3, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %conv2726_load_1, i16 %conv2225_loc, i16 %weights, i16 %input_r" [Neuron_1/neural_layer.cpp:49]   --->   Operation 76 'call' 'call_ln49' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln49 = call void @nnlayer_Pipeline_VITIS_LOOP_46_3, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %conv2726_load_1, i16 %conv2225_loc, i16 %weights, i16 %input_r" [Neuron_1/neural_layer.cpp:49]   --->   Operation 77 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.66>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%conv2225_loc_load = load i16 %conv2225_loc"   --->   Operation 78 'load' 'conv2225_loc_load' <Predicate = (!cmp910)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 %conv2225_loc_load, i8 %output_r_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 79 'store' 'store_ln49' <Predicate = (!cmp910)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln51 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:51]   --->   Operation 80 'br' 'br_ln51' <Predicate = (!cmp910)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%conv2726_load = load i16 %conv2726" [Neuron_1/neural_layer.cpp:51]   --->   Operation 81 'load' 'conv2726_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (2.07ns)   --->   "%add_ln51 = add i16 %conv2726_load, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:51]   --->   Operation 82 'add' 'add_ln51' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln51 = store i16 %add_ln51, i16 %conv2726" [Neuron_1/neural_layer.cpp:51]   --->   Operation 83 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln44 = store i16 %add_ln44_1, i16 %inc28714" [Neuron_1/neural_layer.cpp:44]   --->   Operation 84 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ weights_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ numOfInNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfOutNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weightIndexAdded]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv2225_loc          (alloca       ) [ 0011111111]
numOfOutNeurons_read  (read         ) [ 0001111111]
numOfInNeurons_read   (read         ) [ 0001111111]
spectopmodule_ln0     (spectopmodule) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specmemcore_ln0       (specmemcore  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specmemcore_ln0       (specmemcore  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specmemcore_ln0       (specmemcore  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specmemcore_ln0       (specmemcore  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
specinterface_ln0     (specinterface) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
icmp_ln40             (icmp         ) [ 0011111111]
br_ln40               (br           ) [ 0000000000]
inc28714              (alloca       ) [ 0011111111]
conv2726              (alloca       ) [ 0001111111]
store_ln44            (store        ) [ 0000000000]
call_ln0              (call         ) [ 0000000000]
weightIndexAdded_load (load         ) [ 0000010000]
mul_ln44              (mul          ) [ 0000010000]
store_ln44            (store        ) [ 0000000000]
cmp910                (icmp         ) [ 0000001111]
add_ln44              (add          ) [ 0000001111]
br_ln44               (br           ) [ 0000000000]
inc28714_load         (load         ) [ 0000000000]
icmp_ln44             (icmp         ) [ 0000001111]
add_ln44_1            (add          ) [ 0000000111]
br_ln44               (br           ) [ 0000000000]
specloopname_ln46     (specloopname ) [ 0000000000]
idxprom18             (zext         ) [ 0000000000]
br_ln46               (br           ) [ 0000000000]
output_r_addr         (getelementptr) [ 0000000111]
store_ln51            (store        ) [ 0000000000]
br_ln44               (br           ) [ 0000000000]
ret_ln57              (ret          ) [ 0000000000]
conv2726_load_1       (load         ) [ 0000000010]
output_r_load         (load         ) [ 0000000010]
call_ln49             (call         ) [ 0000000000]
conv2225_loc_load     (load         ) [ 0000000000]
store_ln49            (store        ) [ 0000000000]
br_ln51               (br           ) [ 0000000000]
conv2726_load         (load         ) [ 0000000000]
add_ln51              (add          ) [ 0000000000]
store_ln51            (store        ) [ 0000000000]
store_ln44            (store        ) [ 0000000000]
br_ln0                (br           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numOfInNeurons">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInNeurons"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numOfOutNeurons">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutNeurons"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weightIndexAdded">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightIndexAdded"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="conv2225_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2225_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inc28714_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc28714/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv2726_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2726/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="numOfOutNeurons_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutNeurons_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="numOfInNeurons_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInNeurons_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_r_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/6 store_ln49/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_nnlayer_Pipeline_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_nnlayer_Pipeline_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="16" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_nnlayer_Pipeline_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="0" index="3" bw="16" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="16" slack="5"/>
<pin id="162" dir="0" index="3" bw="16" slack="0"/>
<pin id="163" dir="0" index="4" bw="16" slack="6"/>
<pin id="164" dir="0" index="5" bw="16" slack="0"/>
<pin id="165" dir="0" index="6" bw="16" slack="0"/>
<pin id="166" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="5"/>
<pin id="173" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2726_load_1/7 conv2726_load/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln40_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln44_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="weightIndexAdded_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightIndexAdded_load/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln44_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="cmp910_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="3"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp910/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="inc28714_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="4"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc28714_load/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln44_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="4"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln44_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="idxprom18_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom18/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln51_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="conv2225_loc_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="8"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2225_loc_load/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln51_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="7"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln51_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="7"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln44_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="3"/>
<pin id="240" dir="0" index="1" bw="16" slack="7"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/9 "/>
</bind>
</comp>

<comp id="242" class="1007" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln44/2 add_ln44/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="conv2225_loc_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="6"/>
<pin id="252" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv2225_loc "/>
</bind>
</comp>

<comp id="256" class="1005" name="numOfOutNeurons_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfOutNeurons_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="numOfInNeurons_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfInNeurons_read "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln40_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="4"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="275" class="1005" name="inc28714_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inc28714 "/>
</bind>
</comp>

<comp id="282" class="1005" name="conv2726_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2"/>
<pin id="284" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv2726 "/>
</bind>
</comp>

<comp id="292" class="1005" name="cmp910_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp910 "/>
</bind>
</comp>

<comp id="296" class="1005" name="add_ln44_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="304" class="1005" name="add_ln44_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="3"/>
<pin id="306" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="output_r_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="conv2726_load_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv2726_load_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="output_r_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_r_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="84" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="119" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="179"><net_src comp="100" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="74" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="232"><net_src comp="171" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="247"><net_src comp="100" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="106" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="186" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="88" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="259"><net_src comp="100" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="266"><net_src comp="106" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="274"><net_src comp="175" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="92" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="285"><net_src comp="96" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="295"><net_src comp="195" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="242" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="307"><net_src comp="208" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="312"><net_src comp="112" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="317"><net_src comp="171" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="322"><net_src comp="119" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 4 9 }
	Port: input_r | {1 2 }
	Port: weights | {1 2 }
	Port: bias | {1 2 }
	Port: weightIndexAdded | {6 }
 - Input state : 
	Port: nnlayer : input_s | {1 2 }
	Port: nnlayer : output_r | {6 7 }
	Port: nnlayer : weights_s | {1 2 }
	Port: nnlayer : bias_s | {1 2 }
	Port: nnlayer : numOfInNeurons | {2 }
	Port: nnlayer : numOfOutNeurons | {2 }
	Port: nnlayer : input_r | {7 8 }
	Port: nnlayer : weights | {7 8 }
	Port: nnlayer : bias | {3 4 }
	Port: nnlayer : weightIndexAdded | {4 }
  - Chain level:
	State 1
	State 2
		br_ln40 : 1
		store_ln44 : 1
	State 3
	State 4
		add_ln44 : 1
		store_ln44 : 1
	State 5
	State 6
		icmp_ln44 : 1
		add_ln44_1 : 1
		br_ln44 : 2
		idxprom18 : 1
		output_r_addr : 2
		output_r_load : 3
	State 7
		call_ln49 : 1
	State 8
	State 9
		store_ln49 : 1
		add_ln51 : 1
		store_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        grp_nnlayer_Pipeline_1_fu_125        |    0    |  1.588  |    81   |    34   |
|          |        grp_nnlayer_Pipeline_2_fu_133        |    0    |  1.588  |    97   |    46   |
|   call   |        grp_nnlayer_Pipeline_3_fu_141        |    0    |  1.588  |    81   |    34   |
|          | grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149 |    0    |  1.588  |    88   |    45   |
|          | grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158 |    1    |  6.4713 |   105   |   100   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |              add_ln44_1_fu_208              |    0    |    0    |    0    |    23   |
|          |               add_ln51_fu_228               |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln40_fu_175              |    0    |    0    |    0    |    13   |
|   icmp   |                cmp910_fu_195                |    0    |    0    |    0    |    13   |
|          |               icmp_ln44_fu_203              |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_242                 |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |       numOfOutNeurons_read_read_fu_100      |    0    |    0    |    0    |    0    |
|          |       numOfInNeurons_read_read_fu_106       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   zext   |               idxprom18_fu_214              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    2    | 12.8233 |   452   |   344   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  bias |    1   |    0   |    0   |    0   |
|input_r|    1   |    0   |    0   |    0   |
|weights|   64   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   66   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln44_1_reg_304     |   16   |
|      add_ln44_reg_296      |   16   |
|       cmp910_reg_292       |    1   |
|    conv2225_loc_reg_250    |   16   |
|   conv2726_load_1_reg_314  |   16   |
|      conv2726_reg_282      |   16   |
|      icmp_ln40_reg_271     |    1   |
|      inc28714_reg_275      |   16   |
| numOfInNeurons_read_reg_263|   16   |
|numOfOutNeurons_read_reg_256|   16   |
|    output_r_addr_reg_309   |    8   |
|    output_r_load_reg_319   |   16   |
+----------------------------+--------+
|            Total           |   154  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_119              |  p0  |   2  |   8  |   16   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158 |  p1  |   2  |  16  |   32   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158 |  p3  |   2  |  16  |   32   ||    9    |
|                  grp_fu_242                 |  p0  |   2  |  16  |   32   ||    9    |
|                  grp_fu_242                 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   144  ||   7.94  ||    45   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   12   |   452  |   344  |    -   |
|   Memory  |   66   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   154  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   66   |    2   |   20   |   606  |   389  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
