// Seed: 1166047011
module module_0;
  string id_1;
  logic  id_2;
  ;
  assign module_1.id_0 = 0;
  assign #1 id_1 = "";
  wire id_3;
endmodule
program module_1 (
    input wand id_0
);
  wire id_2;
  ;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  logic [1 : !  1] id_5;
endprogram
module module_2 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3
    , id_11,
    output wire id_4,
    output uwire id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9
);
  id_12(
      -1
  );
  nand primCall (id_0, id_1, id_11, id_12, id_2, id_3, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
