<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_vios[xc7z010_1/hw_vio_1=VIO_PROBES_1;],dashboard2=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/system_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
    <Object name="xc7z010_1_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/system_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/system_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="system_i/ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="system_i/vio_0_probe_out0[1:0]" gui_info="hw_vios/hw_vio_1=0_exp"/>
    <Object name="system_i/vio_0_probe_out1[3:0]" gui_info="hw_vios/hw_vio_1=1_exp"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="system_i/fir_ip_0_fir_x_port_top[11]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[10]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[9]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[8]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[7]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[6]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[5]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[4]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[3]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[2]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[1]"/>
        <net name="system_i/fir_ip_0_fir_x_port_top[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="system_i/fir_ip_0_fir_y_port_top[11]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[10]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[9]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[8]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[7]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[6]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[5]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[4]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[3]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[2]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[1]"/>
        <net name="system_i/fir_ip_0_fir_y_port_top[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="system_i/vio_0_probe_out0[1]"/>
        <net name="system_i/vio_0_probe_out0[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="system_i/vio_0_probe_out1[3]"/>
        <net name="system_i/vio_0_probe_out1[2]"/>
        <net name="system_i/vio_0_probe_out1[1]"/>
        <net name="system_i/vio_0_probe_out1[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
