
ArudinoMega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000056  00800200  000010ca  0000115e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000010ca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  00800256  00800256  000011b4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000011b4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000288  00000000  00000000  00001210  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001905  00000000  00000000  00001498  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cde  00000000  00000000  00002d9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000012b8  00000000  00000000  00003a7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000510  00000000  00000000  00004d34  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000067d  00000000  00000000  00005244  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000aec  00000000  00000000  000058c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  000063ad  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	7e c3       	rjmp	.+1788   	; 0x74e <__vector_20>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d7 c1       	rjmp	.+942    	; 0x44c <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	41 02       	muls	r20, r17
      e6:	93 02       	muls	r25, r19
      e8:	93 02       	muls	r25, r19
      ea:	93 02       	muls	r25, r19
      ec:	93 02       	muls	r25, r19
      ee:	93 02       	muls	r25, r19
      f0:	93 02       	muls	r25, r19
      f2:	93 02       	muls	r25, r19
      f4:	41 02       	muls	r20, r17
      f6:	93 02       	muls	r25, r19
      f8:	93 02       	muls	r25, r19
      fa:	93 02       	muls	r25, r19
      fc:	93 02       	muls	r25, r19
      fe:	93 02       	muls	r25, r19
     100:	93 02       	muls	r25, r19
     102:	93 02       	muls	r25, r19
     104:	43 02       	muls	r20, r19
     106:	93 02       	muls	r25, r19
     108:	93 02       	muls	r25, r19
     10a:	93 02       	muls	r25, r19
     10c:	93 02       	muls	r25, r19
     10e:	93 02       	muls	r25, r19
     110:	93 02       	muls	r25, r19
     112:	93 02       	muls	r25, r19
     114:	93 02       	muls	r25, r19
     116:	93 02       	muls	r25, r19
     118:	93 02       	muls	r25, r19
     11a:	93 02       	muls	r25, r19
     11c:	93 02       	muls	r25, r19
     11e:	93 02       	muls	r25, r19
     120:	93 02       	muls	r25, r19
     122:	93 02       	muls	r25, r19
     124:	43 02       	muls	r20, r19
     126:	93 02       	muls	r25, r19
     128:	93 02       	muls	r25, r19
     12a:	93 02       	muls	r25, r19
     12c:	93 02       	muls	r25, r19
     12e:	93 02       	muls	r25, r19
     130:	93 02       	muls	r25, r19
     132:	93 02       	muls	r25, r19
     134:	93 02       	muls	r25, r19
     136:	93 02       	muls	r25, r19
     138:	93 02       	muls	r25, r19
     13a:	93 02       	muls	r25, r19
     13c:	93 02       	muls	r25, r19
     13e:	93 02       	muls	r25, r19
     140:	93 02       	muls	r25, r19
     142:	93 02       	muls	r25, r19
     144:	8f 02       	muls	r24, r31
     146:	93 02       	muls	r25, r19
     148:	93 02       	muls	r25, r19
     14a:	93 02       	muls	r25, r19
     14c:	93 02       	muls	r25, r19
     14e:	93 02       	muls	r25, r19
     150:	93 02       	muls	r25, r19
     152:	93 02       	muls	r25, r19
     154:	6c 02       	muls	r22, r28
     156:	93 02       	muls	r25, r19
     158:	93 02       	muls	r25, r19
     15a:	93 02       	muls	r25, r19
     15c:	93 02       	muls	r25, r19
     15e:	93 02       	muls	r25, r19
     160:	93 02       	muls	r25, r19
     162:	93 02       	muls	r25, r19
     164:	93 02       	muls	r25, r19
     166:	93 02       	muls	r25, r19
     168:	93 02       	muls	r25, r19
     16a:	93 02       	muls	r25, r19
     16c:	93 02       	muls	r25, r19
     16e:	93 02       	muls	r25, r19
     170:	93 02       	muls	r25, r19
     172:	93 02       	muls	r25, r19
     174:	60 02       	muls	r22, r16
     176:	93 02       	muls	r25, r19
     178:	93 02       	muls	r25, r19
     17a:	93 02       	muls	r25, r19
     17c:	93 02       	muls	r25, r19
     17e:	93 02       	muls	r25, r19
     180:	93 02       	muls	r25, r19
     182:	93 02       	muls	r25, r19
     184:	7e 02       	muls	r23, r30

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ec       	ldi	r30, 0xCA	; 202
     19e:	f0 e1       	ldi	r31, 0x10	; 16
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 35       	cpi	r26, 0x56	; 86
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e5       	ldi	r26, 0x56	; 86
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 36       	cpi	r26, 0x69	; 105
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	c8 d1       	rcall	.+912    	; 0x552 <main>
     1c2:	81 c7       	rjmp	.+3842   	; 0x10c6 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:

#include "adc.h"
#include <avr/io.h>

void adc_init(void){
	ADMUX |= (1 << REFS0);
     1c6:	ec e7       	ldi	r30, 0x7C	; 124
     1c8:	f0 e0       	ldi	r31, 0x00	; 0
     1ca:	80 81       	ld	r24, Z
     1cc:	80 64       	ori	r24, 0x40	; 64
     1ce:	80 83       	st	Z, r24
	ADMUX &= ~(1 <<REFS1);
     1d0:	80 81       	ld	r24, Z
     1d2:	8f 77       	andi	r24, 0x7F	; 127
     1d4:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN) | (1<<ADPS0) | (1<<ADPS1) | (1 << ADPS2); 
     1d6:	ea e7       	ldi	r30, 0x7A	; 122
     1d8:	f0 e0       	ldi	r31, 0x00	; 0
     1da:	80 81       	ld	r24, Z
     1dc:	87 68       	ori	r24, 0x87	; 135
     1de:	80 83       	st	Z, r24
     1e0:	08 95       	ret

000001e2 <can_init>:
	//TXBnDm - Data registers
	for (uint8_t i = 0; i < msg->length; i++){
		mcp2515_write(bufferSelect+6+i, msg->data[i]);
	}
	mcp2515_requestToSend(bufferControl);
}
     1e2:	cf 93       	push	r28
     1e4:	c8 2f       	mov	r28, r24
     1e6:	b1 d0       	rcall	.+354    	; 0x34a <mcp2515_init>
     1e8:	4f ef       	ldi	r20, 0xFF	; 255
     1ea:	60 e6       	ldi	r22, 0x60	; 96
     1ec:	80 e6       	ldi	r24, 0x60	; 96
     1ee:	94 d0       	rcall	.+296    	; 0x318 <mcp2515_bitModify>
     1f0:	4f ef       	ldi	r20, 0xFF	; 255
     1f2:	60 e6       	ldi	r22, 0x60	; 96
     1f4:	80 e7       	ldi	r24, 0x70	; 112
     1f6:	90 d0       	rcall	.+288    	; 0x318 <mcp2515_bitModify>
     1f8:	4c 2f       	mov	r20, r28
     1fa:	60 ee       	ldi	r22, 0xE0	; 224
     1fc:	8f e0       	ldi	r24, 0x0F	; 15
     1fe:	8c d0       	rcall	.+280    	; 0x318 <mcp2515_bitModify>
     200:	2c 98       	cbi	0x05, 4	; 5
     202:	cf 91       	pop	r28
     204:	08 95       	ret

00000206 <can_pollInt>:
	return m;
}

uint8_t can_pollInt(){
	//PD2 is set as input in can_init()
	while(!(CAN_INT_PIN & (1<<CAN_INT))){} //w8 for interrupt, hopefully not forever!
     206:	1c 9b       	sbis	0x03, 4	; 3
     208:	fe cf       	rjmp	.-4      	; 0x206 <can_pollInt>
	//find out which buffer is full
	//if both is full, will only read the first one. Might be problematic if we send lot of data on the can-bus
	if (mcp2515_read(MCP_CANINTF) & MCP_RX0IF){
     20a:	8c e2       	ldi	r24, 0x2C	; 44
     20c:	79 d0       	rcall	.+242    	; 0x300 <mcp2515_read>
     20e:	80 fd       	sbrc	r24, 0
     210:	05 c0       	rjmp	.+10     	; 0x21c <can_pollInt+0x16>
		return MCP_RXB0CTRL;
	}
	
	else if (mcp2515_read(MCP_CANINTF) & MCP_RX1IF){
     212:	8c e2       	ldi	r24, 0x2C	; 44
     214:	75 d0       	rcall	.+234    	; 0x300 <mcp2515_read>
     216:	81 fd       	sbrc	r24, 1
     218:	03 c0       	rjmp	.+6      	; 0x220 <can_pollInt+0x1a>
		return MCP_RXB1CTRL;
	}
	abort();
     21a:	ed d2       	rcall	.+1498   	; 0x7f6 <abort>
	//PD2 is set as input in can_init()
	while(!(CAN_INT_PIN & (1<<CAN_INT))){} //w8 for interrupt, hopefully not forever!
	//find out which buffer is full
	//if both is full, will only read the first one. Might be problematic if we send lot of data on the can-bus
	if (mcp2515_read(MCP_CANINTF) & MCP_RX0IF){
		return MCP_RXB0CTRL;
     21c:	80 e6       	ldi	r24, 0x60	; 96
     21e:	08 95       	ret
	}
	
	else if (mcp2515_read(MCP_CANINTF) & MCP_RX1IF){
		return MCP_RXB1CTRL;
     220:	80 e7       	ldi	r24, 0x70	; 112
	}
	abort();
}
     222:	08 95       	ret

00000224 <can_dataReceive>:
	}
	mcp2515_requestToSend(bufferControl);
}

//TODO: can use real interrupts to read from buffers when message is received
can_message_t can_dataReceive(void){
     224:	df 92       	push	r13
     226:	ef 92       	push	r14
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	cd b7       	in	r28, 0x3d	; 61
     234:	de b7       	in	r29, 0x3e	; 62
     236:	2b 97       	sbiw	r28, 0x0b	; 11
     238:	0f b6       	in	r0, 0x3f	; 63
     23a:	f8 94       	cli
     23c:	de bf       	out	0x3e, r29	; 62
     23e:	0f be       	out	0x3f, r0	; 63
     240:	cd bf       	out	0x3d, r28	; 61
     242:	8c 01       	movw	r16, r24
	//creating msg stuct. Also sets all elem to zero
	can_message_t m;
	memset(&m, 0, sizeof(can_message_t));
     244:	fe 01       	movw	r30, r28
     246:	31 96       	adiw	r30, 0x01	; 1
     248:	8b e0       	ldi	r24, 0x0B	; 11
     24a:	df 01       	movw	r26, r30
     24c:	1d 92       	st	X+, r1
     24e:	8a 95       	dec	r24
     250:	e9 f7       	brne	.-6      	; 0x24c <can_dataReceive+0x28>

	//which buffer to read?
	uint8_t bufferSelect=can_pollInt();
     252:	d9 df       	rcall	.-78     	; 0x206 <can_pollInt>
     254:	d8 2e       	mov	r13, r24

	//get id and length
	//id is 16bit, and needs some shifting of two registers which are then or'ed together
	m.id=(uint16_t)((mcp2515_read(bufferSelect+2) >> 5) | (mcp2515_read(bufferSelect+1) << 3));
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8d 0d       	add	r24, r13
     25a:	52 d0       	rcall	.+164    	; 0x300 <mcp2515_read>
     25c:	f8 2e       	mov	r15, r24
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	8d 0d       	add	r24, r13
     262:	4e d0       	rcall	.+156    	; 0x300 <mcp2515_read>
     264:	b8 e0       	ldi	r27, 0x08	; 8
     266:	8b 9f       	mul	r24, r27
     268:	c0 01       	movw	r24, r0
     26a:	11 24       	eor	r1, r1
     26c:	f6 94       	lsr	r15
     26e:	f6 94       	lsr	r15
     270:	f6 94       	lsr	r15
     272:	f6 94       	lsr	r15
     274:	f6 94       	lsr	r15
     276:	9c 01       	movw	r18, r24
     278:	2f 29       	or	r18, r15
     27a:	3a 83       	std	Y+2, r19	; 0x02
     27c:	29 83       	std	Y+1, r18	; 0x01
	//length is 8bit, bit actual data only on 4 lsb. Therefore the bitmask
	m.length = mcp2515_read(bufferSelect+5) & 0x0f;
     27e:	85 e0       	ldi	r24, 0x05	; 5
     280:	8d 0d       	add	r24, r13
     282:	3e d0       	rcall	.+124    	; 0x300 <mcp2515_read>
     284:	8f 70       	andi	r24, 0x0F	; 15
     286:	8b 83       	std	Y+3, r24	; 0x03

	//iterate all the data bytes 
	for (uint8_t i = 0; i < m.length; i++){
     288:	88 23       	and	r24, r24
     28a:	a1 f0       	breq	.+40     	; 0x2b4 <can_dataReceive+0x90>
     28c:	f1 2c       	mov	r15, r1
		m.data[i] = mcp2515_read(bufferSelect + 6 + i);
     28e:	0f 2e       	mov	r0, r31
     290:	f6 e0       	ldi	r31, 0x06	; 6
     292:	ef 2e       	mov	r14, r31
     294:	f0 2d       	mov	r31, r0
     296:	ed 0c       	add	r14, r13
     298:	8e 2d       	mov	r24, r14
     29a:	8f 0d       	add	r24, r15
     29c:	31 d0       	rcall	.+98     	; 0x300 <mcp2515_read>
     29e:	e4 e0       	ldi	r30, 0x04	; 4
     2a0:	f0 e0       	ldi	r31, 0x00	; 0
     2a2:	ec 0f       	add	r30, r28
     2a4:	fd 1f       	adc	r31, r29
     2a6:	ef 0d       	add	r30, r15
     2a8:	f1 1d       	adc	r31, r1
     2aa:	80 83       	st	Z, r24
	m.id=(uint16_t)((mcp2515_read(bufferSelect+2) >> 5) | (mcp2515_read(bufferSelect+1) << 3));
	//length is 8bit, bit actual data only on 4 lsb. Therefore the bitmask
	m.length = mcp2515_read(bufferSelect+5) & 0x0f;

	//iterate all the data bytes 
	for (uint8_t i = 0; i < m.length; i++){
     2ac:	f3 94       	inc	r15
     2ae:	9b 81       	ldd	r25, Y+3	; 0x03
     2b0:	f9 16       	cp	r15, r25
     2b2:	90 f3       	brcs	.-28     	; 0x298 <can_dataReceive+0x74>
		m.data[i] = mcp2515_read(bufferSelect + 6 + i);
	}
	
	if(bufferSelect == MCP_RXB0CTRL){
     2b4:	20 e6       	ldi	r18, 0x60	; 96
     2b6:	d2 12       	cpse	r13, r18
     2b8:	05 c0       	rjmp	.+10     	; 0x2c4 <can_dataReceive+0xa0>
		mcp2515_bitModify(MCP_CANINTF, MCP_RX0IF, 0x00); //unset flag
     2ba:	40 e0       	ldi	r20, 0x00	; 0
     2bc:	61 e0       	ldi	r22, 0x01	; 1
     2be:	8c e2       	ldi	r24, 0x2C	; 44
     2c0:	2b d0       	rcall	.+86     	; 0x318 <mcp2515_bitModify>
     2c2:	07 c0       	rjmp	.+14     	; 0x2d2 <can_dataReceive+0xae>
	}
	else if(bufferSelect == MCP_RXB1CTRL){
     2c4:	80 e7       	ldi	r24, 0x70	; 112
     2c6:	d8 12       	cpse	r13, r24
     2c8:	04 c0       	rjmp	.+8      	; 0x2d2 <can_dataReceive+0xae>
		mcp2515_bitModify(MCP_CANINTF, MCP_RX1IF, 0x00); //unset flag
     2ca:	40 e0       	ldi	r20, 0x00	; 0
     2cc:	62 e0       	ldi	r22, 0x02	; 2
     2ce:	8c e2       	ldi	r24, 0x2C	; 44
     2d0:	23 d0       	rcall	.+70     	; 0x318 <mcp2515_bitModify>
	}
	
	return m;
     2d2:	8b e0       	ldi	r24, 0x0B	; 11
     2d4:	fe 01       	movw	r30, r28
     2d6:	31 96       	adiw	r30, 0x01	; 1
     2d8:	d8 01       	movw	r26, r16
     2da:	01 90       	ld	r0, Z+
     2dc:	0d 92       	st	X+, r0
     2de:	8a 95       	dec	r24
     2e0:	e1 f7       	brne	.-8      	; 0x2da <can_dataReceive+0xb6>
}
     2e2:	c8 01       	movw	r24, r16
     2e4:	2b 96       	adiw	r28, 0x0b	; 11
     2e6:	0f b6       	in	r0, 0x3f	; 63
     2e8:	f8 94       	cli
     2ea:	de bf       	out	0x3e, r29	; 62
     2ec:	0f be       	out	0x3f, r0	; 63
     2ee:	cd bf       	out	0x3d, r28	; 61
     2f0:	df 91       	pop	r29
     2f2:	cf 91       	pop	r28
     2f4:	1f 91       	pop	r17
     2f6:	0f 91       	pop	r16
     2f8:	ff 90       	pop	r15
     2fa:	ef 90       	pop	r14
     2fc:	df 90       	pop	r13
     2fe:	08 95       	ret

00000300 <mcp2515_read>:
}

void mcp2515_requestToSend(uint8_t bufferSelect){
	SPI_PORT &= ~(1 << SPI_CS_MCP2515); //select
	spi_transmit(bufferSelect);
	SPI_PORT |= (1 << SPI_CS_MCP2515); //deselect
     300:	cf 93       	push	r28
     302:	c8 2f       	mov	r28, r24
     304:	28 98       	cbi	0x05, 0	; 5
     306:	83 e0       	ldi	r24, 0x03	; 3
     308:	36 d0       	rcall	.+108    	; 0x376 <spi_transmit>
     30a:	8c 2f       	mov	r24, r28
     30c:	34 d0       	rcall	.+104    	; 0x376 <spi_transmit>
     30e:	80 e0       	ldi	r24, 0x00	; 0
     310:	32 d0       	rcall	.+100    	; 0x376 <spi_transmit>
     312:	28 9a       	sbi	0x05, 0	; 5
     314:	cf 91       	pop	r28
     316:	08 95       	ret

00000318 <mcp2515_bitModify>:
}

void mcp2515_bitModify(uint8_t address, uint8_t mask, uint8_t data){
     318:	1f 93       	push	r17
     31a:	cf 93       	push	r28
     31c:	df 93       	push	r29
     31e:	18 2f       	mov	r17, r24
     320:	d6 2f       	mov	r29, r22
     322:	c4 2f       	mov	r28, r20
	SPI_PORT &= ~(1 << SPI_CS_MCP2515); //select
     324:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(MCP_BITMOD);
     326:	85 e0       	ldi	r24, 0x05	; 5
     328:	26 d0       	rcall	.+76     	; 0x376 <spi_transmit>
	spi_transmit(address);
     32a:	81 2f       	mov	r24, r17
     32c:	24 d0       	rcall	.+72     	; 0x376 <spi_transmit>
	spi_transmit(mask);
     32e:	8d 2f       	mov	r24, r29
     330:	22 d0       	rcall	.+68     	; 0x376 <spi_transmit>
	spi_transmit(data);
     332:	8c 2f       	mov	r24, r28
     334:	20 d0       	rcall	.+64     	; 0x376 <spi_transmit>
	SPI_PORT |= (1 << SPI_CS_MCP2515); //deselect
     336:	28 9a       	sbi	0x05, 0	; 5
}
     338:	df 91       	pop	r29
     33a:	cf 91       	pop	r28
     33c:	1f 91       	pop	r17
     33e:	08 95       	ret

00000340 <mcp2515_reset>:
void mcp2515_reset(void){
	SPI_PORT &= ~(1 << SPI_CS_MCP2515); //select
     340:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(MCP_RESET);
     342:	80 ec       	ldi	r24, 0xC0	; 192
     344:	18 d0       	rcall	.+48     	; 0x376 <spi_transmit>
	SPI_PORT |= (1 << SPI_CS_MCP2515); //deselect
     346:	28 9a       	sbi	0x05, 0	; 5
     348:	08 95       	ret

0000034a <mcp2515_init>:
	#include "../AT90USB1287/board.h"
#endif

void mcp2515_init(void){
	uint8_t value=0;
	spi_init();
     34a:	0e d0       	rcall	.+28     	; 0x368 <spi_init>
	mcp2515_reset();
     34c:	f9 df       	rcall	.-14     	; 0x340 <mcp2515_reset>
	//selftest, will reset chip until it is in configuration mode
	while(!value){
		value=mcp2515_read(MCP_CANSTAT);
     34e:	8e e0       	ldi	r24, 0x0E	; 14
     350:	d7 df       	rcall	.-82     	; 0x300 <mcp2515_read>
		if ((value & MODE_MASK) != MODE_CONFIG) {
     352:	98 2f       	mov	r25, r24
     354:	90 7e       	andi	r25, 0xE0	; 224
     356:	90 38       	cpi	r25, 0x80	; 128
     358:	21 f0       	breq	.+8      	; 0x362 <mcp2515_init+0x18>
			puts("ERROR! ERROR! MCP2515 is NOT in configuration mode after reset!\r");
     35a:	87 e0       	ldi	r24, 0x07	; 7
     35c:	92 e0       	ldi	r25, 0x02	; 2
     35e:	aa c2       	rjmp	.+1364   	; 0x8b4 <puts>
     360:	08 95       	ret
void mcp2515_init(void){
	uint8_t value=0;
	spi_init();
	mcp2515_reset();
	//selftest, will reset chip until it is in configuration mode
	while(!value){
     362:	88 23       	and	r24, r24
     364:	a1 f3       	breq	.-24     	; 0x34e <mcp2515_init+0x4>
     366:	08 95       	ret

00000368 <spi_init>:



void spi_init(void){
	//SCK UT, MISO IN, MOSI UT, SS UT
	SPI_DDR |= (1 << SPI_MOSI) | (1 << SPI_SCK) | (1 << SPI_CS_MCP2515);
     368:	84 b1       	in	r24, 0x04	; 4
     36a:	87 60       	ori	r24, 0x07	; 7
     36c:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1 << SPI_MISO);
     36e:	23 98       	cbi	0x04, 3	; 4
	// NOT interrupt driven
	// mcp2515, max frequency is 10mhz
	// with external clock, F_CPU is defined to 4,9mhz. we divide by 4, so our sck is 1,2mhz
	SPCR= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     370:	81 e5       	ldi	r24, 0x51	; 81
     372:	8c bd       	out	0x2c, r24	; 44
     374:	08 95       	ret

00000376 <spi_transmit>:
}

uint8_t spi_transmit(char data){
	SPDR = data;
     376:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     378:	0d b4       	in	r0, 0x2d	; 45
     37a:	07 fe       	sbrs	r0, 7
     37c:	fd cf       	rjmp	.-6      	; 0x378 <spi_transmit+0x2>
	return SPDR;
     37e:	8e b5       	in	r24, 0x2e	; 46
}
     380:	08 95       	ret

00000382 <uart_putChar>:
void uart_putChar(unsigned char c){
	#if defined(__AVR_AT90USB1287__)
		while (!(UCSR1A & (1<<UDRE1))); //Wait for empty transmit buffer
		UDR1 = c; // Put data in to buffer
	#else
		while (!(UCSR0A & (1<<UDRE0))); //Wait for empty transmit buffer
     382:	e0 ec       	ldi	r30, 0xC0	; 192
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	90 81       	ld	r25, Z
     388:	95 ff       	sbrs	r25, 5
     38a:	fd cf       	rjmp	.-6      	; 0x386 <uart_putChar+0x4>
		UDR0 = c; // Put data in to buffer
     38c:	80 93 c6 00 	sts	0x00C6, r24
     390:	08 95       	ret

00000392 <uart_getChar>:
unsigned char uart_getChar(){
	#if defined(__AVR_AT90USB1287__)
		while (!(UCSR1A & (1<<RXC1))); //Wait for "full" transmit buffer
		return UDR1;
	#else
		while (!(UCSR0A & (1<<UDRE0))); //Wait for "full" transmit buffer
     392:	e0 ec       	ldi	r30, 0xC0	; 192
     394:	f0 e0       	ldi	r31, 0x00	; 0
     396:	80 81       	ld	r24, Z
     398:	85 ff       	sbrs	r24, 5
     39a:	fd cf       	rjmp	.-6      	; 0x396 <uart_getChar+0x4>
		return UDR0;
     39c:	80 91 c6 00 	lds	r24, 0x00C6
	#endif
}
     3a0:	08 95       	ret

000003a2 <uart_init>:

void uart_init(void){
	#if defined (__AVR_AT90USB1287__)
		UBRR1L = (unsigned char) ubrr;
	#else
		UBRR0L = (unsigned char) ubrr;
     3a2:	87 e6       	ldi	r24, 0x67	; 103
     3a4:	80 93 c4 00 	sts	0x00C4, r24
	
	#if defined(__AVR_AT90USB1287__)
		UCSR1B |= (1 << RXEN1)
		| (1 << TXEN1);
	#else
		UCSR0B |= (1 << RXEN0)	//recieve enable
     3a8:	e1 ec       	ldi	r30, 0xC1	; 193
     3aa:	f0 e0       	ldi	r31, 0x00	; 0
     3ac:	80 81       	ld	r24, Z
     3ae:	88 61       	ori	r24, 0x18	; 24
     3b0:	80 83       	st	Z, r24
	
	#if defined(__AVR_ATmega162_)
		UCSR0C |= ( 1 << URSEL0)
				| ( 1 << UCSZ00); //char size to 8bit
	#elif defined(__AVR_ATmega2560__)
		UCSR0C |= (3 << UCSZ00); // char size to 8
     3b2:	e2 ec       	ldi	r30, 0xC2	; 194
     3b4:	f0 e0       	ldi	r31, 0x00	; 0
     3b6:	80 81       	ld	r24, Z
     3b8:	86 60       	ori	r24, 0x06	; 6
     3ba:	80 83       	st	Z, r24
		UCSR1C |= (3 << UCSZ00);
	#endif
	

	//for puts and printf
	fdevopen(uart_putChar, uart_getChar);
     3bc:	69 ec       	ldi	r22, 0xC9	; 201
     3be:	71 e0       	ldi	r23, 0x01	; 1
     3c0:	81 ec       	ldi	r24, 0xC1	; 193
     3c2:	91 e0       	ldi	r25, 0x01	; 1
     3c4:	1c c2       	rjmp	.+1080   	; 0x7fe <fdevopen>
     3c6:	08 95       	ret

000003c8 <max520_init>:
#include <avr/interrupt.h>
#include <stdint.h>


void max520_init(void){
	TWI_Master_Initialise();
     3c8:	15 d0       	rcall	.+42     	; 0x3f4 <TWI_Master_Initialise>
	sei();
     3ca:	78 94       	sei
     3cc:	08 95       	ret

000003ce <max520_send>:
}
void max520_send(uint8_t val){
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
     3d2:	00 d0       	rcall	.+0      	; 0x3d4 <max520_send+0x6>
     3d4:	cd b7       	in	r28, 0x3d	; 61
     3d6:	de b7       	in	r29, 0x3e	; 62
	unsigned char msg[3] = {0b01011100,0,val}; //hardcoded, adress ad ch could be parametres of function
     3d8:	9c e5       	ldi	r25, 0x5C	; 92
     3da:	99 83       	std	Y+1, r25	; 0x01
     3dc:	1a 82       	std	Y+2, r1	; 0x02
     3de:	8b 83       	std	Y+3, r24	; 0x03
		TWI_Start_Transceiver_With_Data(msg,3);
     3e0:	63 e0       	ldi	r22, 0x03	; 3
     3e2:	ce 01       	movw	r24, r28
     3e4:	01 96       	adiw	r24, 0x01	; 1
     3e6:	10 d0       	rcall	.+32     	; 0x408 <TWI_Start_Transceiver_With_Data>
     3e8:	0f 90       	pop	r0
     3ea:	0f 90       	pop	r0
     3ec:	0f 90       	pop	r0
     3ee:	df 91       	pop	r29
     3f0:	cf 91       	pop	r28
     3f2:	08 95       	ret

000003f4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     3f4:	8c e0       	ldi	r24, 0x0C	; 12
     3f6:	80 93 b8 00 	sts	0x00B8, r24
     3fa:	8f ef       	ldi	r24, 0xFF	; 255
     3fc:	80 93 bb 00 	sts	0x00BB, r24
     400:	84 e0       	ldi	r24, 0x04	; 4
     402:	80 93 bc 00 	sts	0x00BC, r24
     406:	08 95       	ret

00000408 <TWI_Start_Transceiver_With_Data>:
     408:	ec eb       	ldi	r30, 0xBC	; 188
     40a:	f0 e0       	ldi	r31, 0x00	; 0
     40c:	20 81       	ld	r18, Z
     40e:	20 fd       	sbrc	r18, 0
     410:	fd cf       	rjmp	.-6      	; 0x40c <TWI_Start_Transceiver_With_Data+0x4>
     412:	60 93 58 02 	sts	0x0258, r22
     416:	fc 01       	movw	r30, r24
     418:	20 81       	ld	r18, Z
     41a:	20 93 59 02 	sts	0x0259, r18
     41e:	20 fd       	sbrc	r18, 0
     420:	0c c0       	rjmp	.+24     	; 0x43a <TWI_Start_Transceiver_With_Data+0x32>
     422:	62 30       	cpi	r22, 0x02	; 2
     424:	50 f0       	brcs	.+20     	; 0x43a <TWI_Start_Transceiver_With_Data+0x32>
     426:	dc 01       	movw	r26, r24
     428:	11 96       	adiw	r26, 0x01	; 1
     42a:	ea e5       	ldi	r30, 0x5A	; 90
     42c:	f2 e0       	ldi	r31, 0x02	; 2
     42e:	81 e0       	ldi	r24, 0x01	; 1
     430:	9d 91       	ld	r25, X+
     432:	91 93       	st	Z+, r25
     434:	8f 5f       	subi	r24, 0xFF	; 255
     436:	86 13       	cpse	r24, r22
     438:	fb cf       	rjmp	.-10     	; 0x430 <TWI_Start_Transceiver_With_Data+0x28>
     43a:	10 92 57 02 	sts	0x0257, r1
     43e:	88 ef       	ldi	r24, 0xF8	; 248
     440:	80 93 06 02 	sts	0x0206, r24
     444:	85 ea       	ldi	r24, 0xA5	; 165
     446:	80 93 bc 00 	sts	0x00BC, r24
     44a:	08 95       	ret

0000044c <__vector_39>:
application.
****************************************************************************/
//#pragma vector=TWI_vect
//__interrupt void TWI_ISR(void)
ISR(TWI_vect)
{
     44c:	1f 92       	push	r1
     44e:	0f 92       	push	r0
     450:	0f b6       	in	r0, 0x3f	; 63
     452:	0f 92       	push	r0
     454:	11 24       	eor	r1, r1
     456:	0b b6       	in	r0, 0x3b	; 59
     458:	0f 92       	push	r0
     45a:	2f 93       	push	r18
     45c:	3f 93       	push	r19
     45e:	8f 93       	push	r24
     460:	9f 93       	push	r25
     462:	af 93       	push	r26
     464:	bf 93       	push	r27
     466:	ef 93       	push	r30
     468:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     46a:	80 91 b9 00 	lds	r24, 0x00B9
     46e:	90 e0       	ldi	r25, 0x00	; 0
     470:	fc 01       	movw	r30, r24
     472:	38 97       	sbiw	r30, 0x08	; 8
     474:	e1 35       	cpi	r30, 0x51	; 81
     476:	f1 05       	cpc	r31, r1
     478:	08 f0       	brcs	.+2      	; 0x47c <__vector_39+0x30>
     47a:	55 c0       	rjmp	.+170    	; 0x526 <__vector_39+0xda>
     47c:	ee 58       	subi	r30, 0x8E	; 142
     47e:	ff 4f       	sbci	r31, 0xFF	; 255
     480:	a0 c1       	rjmp	.+832    	; 0x7c2 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     482:	10 92 56 02 	sts	0x0256, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     486:	e0 91 56 02 	lds	r30, 0x0256
     48a:	80 91 58 02 	lds	r24, 0x0258
     48e:	e8 17       	cp	r30, r24
     490:	70 f4       	brcc	.+28     	; 0x4ae <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     492:	81 e0       	ldi	r24, 0x01	; 1
     494:	8e 0f       	add	r24, r30
     496:	80 93 56 02 	sts	0x0256, r24
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	e7 5a       	subi	r30, 0xA7	; 167
     49e:	fd 4f       	sbci	r31, 0xFD	; 253
     4a0:	80 81       	ld	r24, Z
     4a2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     4a6:	85 e8       	ldi	r24, 0x85	; 133
     4a8:	80 93 bc 00 	sts	0x00BC, r24
     4ac:	43 c0       	rjmp	.+134    	; 0x534 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     4ae:	80 91 57 02 	lds	r24, 0x0257
     4b2:	81 60       	ori	r24, 0x01	; 1
     4b4:	80 93 57 02 	sts	0x0257, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     4b8:	84 e9       	ldi	r24, 0x94	; 148
     4ba:	80 93 bc 00 	sts	0x00BC, r24
     4be:	3a c0       	rjmp	.+116    	; 0x534 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     4c0:	e0 91 56 02 	lds	r30, 0x0256
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	8e 0f       	add	r24, r30
     4c8:	80 93 56 02 	sts	0x0256, r24
     4cc:	80 91 bb 00 	lds	r24, 0x00BB
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	e7 5a       	subi	r30, 0xA7	; 167
     4d4:	fd 4f       	sbci	r31, 0xFD	; 253
     4d6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     4d8:	20 91 56 02 	lds	r18, 0x0256
     4dc:	30 e0       	ldi	r19, 0x00	; 0
     4de:	80 91 58 02 	lds	r24, 0x0258
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	01 97       	sbiw	r24, 0x01	; 1
     4e6:	28 17       	cp	r18, r24
     4e8:	39 07       	cpc	r19, r25
     4ea:	24 f4       	brge	.+8      	; 0x4f4 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     4ec:	85 ec       	ldi	r24, 0xC5	; 197
     4ee:	80 93 bc 00 	sts	0x00BC, r24
     4f2:	20 c0       	rjmp	.+64     	; 0x534 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     4f4:	85 e8       	ldi	r24, 0x85	; 133
     4f6:	80 93 bc 00 	sts	0x00BC, r24
     4fa:	1c c0       	rjmp	.+56     	; 0x534 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     4fc:	80 91 bb 00 	lds	r24, 0x00BB
     500:	e0 91 56 02 	lds	r30, 0x0256
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	e7 5a       	subi	r30, 0xA7	; 167
     508:	fd 4f       	sbci	r31, 0xFD	; 253
     50a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     50c:	80 91 57 02 	lds	r24, 0x0257
     510:	81 60       	ori	r24, 0x01	; 1
     512:	80 93 57 02 	sts	0x0257, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     516:	84 e9       	ldi	r24, 0x94	; 148
     518:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     51c:	0b c0       	rjmp	.+22     	; 0x534 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     51e:	85 ea       	ldi	r24, 0xA5	; 165
     520:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     524:	07 c0       	rjmp	.+14     	; 0x534 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     526:	80 91 b9 00 	lds	r24, 0x00B9
     52a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     52e:	84 e0       	ldi	r24, 0x04	; 4
     530:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     534:	ff 91       	pop	r31
     536:	ef 91       	pop	r30
     538:	bf 91       	pop	r27
     53a:	af 91       	pop	r26
     53c:	9f 91       	pop	r25
     53e:	8f 91       	pop	r24
     540:	3f 91       	pop	r19
     542:	2f 91       	pop	r18
     544:	0f 90       	pop	r0
     546:	0b be       	out	0x3b, r0	; 59
     548:	0f 90       	pop	r0
     54a:	0f be       	out	0x3f, r0	; 63
     54c:	0f 90       	pop	r0
     54e:	1f 90       	pop	r1
     550:	18 95       	reti

00000552 <main>:
#include "drivers/ir.h"
#include "game.h"



int main(void){
     552:	cf 93       	push	r28
     554:	df 93       	push	r29
     556:	cd b7       	in	r28, 0x3d	; 61
     558:	de b7       	in	r29, 0x3e	; 62
     55a:	2b 97       	sbiw	r28, 0x0b	; 11
     55c:	0f b6       	in	r0, 0x3f	; 63
     55e:	f8 94       	cli
     560:	de bf       	out	0x3e, r29	; 62
     562:	0f be       	out	0x3f, r0	; 63
     564:	cd bf       	out	0x3d, r28	; 61
	//Set start values for pins and center the servo
	//DDRE |= (1<<PE3); //PWM
	//DDRH |= (1 << PH3); //LED
	//DDRB |= (1 << PB7); what is on PB7?
	//DDRD |= (1 << PD0) | (1<<PD1);
	board_init_hack();
     566:	79 d0       	rcall	.+242    	; 0x65a <board_init_hack>
	uart_init();
     568:	1c df       	rcall	.-456    	; 0x3a2 <uart_init>
	adc_init();
     56a:	2d de       	rcall	.-934    	; 0x1c6 <adc_init>
	pwm_init();
     56c:	98 d0       	rcall	.+304    	; 0x69e <pwm_init>
	motor_init();
     56e:	83 d0       	rcall	.+262    	; 0x676 <motor_init>
	can_init(MODE_NORMAL);
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	37 de       	rcall	.-914    	; 0x1e2 <can_init>
			}
			else{
				motor_direction(right);
				motor_speed(abs(pos.y)*2);
			}
			printf("X:%4i Y:%4i\r",pos.x,pos.y);
     574:	0f 2e       	mov	r0, r31
     576:	f8 e4       	ldi	r31, 0x48	; 72
     578:	af 2e       	mov	r10, r31
     57a:	f2 e0       	ldi	r31, 0x02	; 2
     57c:	bf 2e       	mov	r11, r31
     57e:	f0 2d       	mov	r31, r0
		

		//printf("received: ");
		//uint16_t value = adc_read(0);
		//printf("adc value: %4i \n", value);
		LED_PORT ^=(1 << LED1);
     580:	68 94       	set
     582:	ee 24       	eor	r14, r14
     584:	e1 f8       	bld	r14, 1
     586:	ff 24       	eor	r15, r15
     588:	f3 94       	inc	r15
     58a:	68 94       	set
     58c:	99 24       	eor	r9, r9
     58e:	93 f8       	bld	r9, 3
	
	joy_pos_t pos;
	
	//game_timerStart();
	while(1){
		can_message_t receive = can_dataReceive();
     590:	ce 01       	movw	r24, r28
     592:	01 96       	adiw	r24, 0x01	; 1
     594:	47 de       	rcall	.-882    	; 0x224 <can_dataReceive>
     596:	4c 81       	ldd	r20, Y+4	; 0x04
     598:	cd 80       	ldd	r12, Y+5	; 0x05
     59a:	8e 81       	ldd	r24, Y+6	; 0x06
     59c:	0f 81       	ldd	r16, Y+7	; 0x07
		
		switch(receive.id){
     59e:	29 81       	ldd	r18, Y+1	; 0x01
     5a0:	3a 81       	ldd	r19, Y+2	; 0x02
     5a2:	25 30       	cpi	r18, 0x05	; 5
     5a4:	31 05       	cpc	r19, r1
     5a6:	21 f0       	breq	.+8      	; 0x5b0 <main+0x5e>
     5a8:	2d 30       	cpi	r18, 0x0D	; 13
     5aa:	31 05       	cpc	r19, r1
     5ac:	81 f1       	breq	.+96     	; 0x60e <main+0xbc>
     5ae:	50 c0       	rjmp	.+160    	; 0x650 <main+0xfe>
		case 5: ; // reciving message with adc and buttons
			pos.x = receive.data[0]<<8 | receive.data[1];
     5b0:	d1 2c       	mov	r13, r1
     5b2:	d4 2a       	or	r13, r20
			pos.y = receive.data[2]<<8 | receive.data[3];
     5b4:	10 e0       	ldi	r17, 0x00	; 0
     5b6:	18 2b       	or	r17, r24
			pwm_setServo(pos.x);
     5b8:	c6 01       	movw	r24, r12
     5ba:	97 d0       	rcall	.+302    	; 0x6ea <pwm_setServo>
			if (pos.y<0){
     5bc:	11 23       	and	r17, r17
     5be:	6c f4       	brge	.+26     	; 0x5da <main+0x88>
				motor_direction(left);
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	64 d0       	rcall	.+200    	; 0x68e <motor_direction>
				motor_speed(abs(pos.y)*2);
     5c6:	c8 01       	movw	r24, r16
     5c8:	11 23       	and	r17, r17
     5ca:	24 f4       	brge	.+8      	; 0x5d4 <main+0x82>
     5cc:	88 27       	eor	r24, r24
     5ce:	99 27       	eor	r25, r25
     5d0:	80 1b       	sub	r24, r16
     5d2:	91 0b       	sbc	r25, r17
     5d4:	88 0f       	add	r24, r24
     5d6:	61 d0       	rcall	.+194    	; 0x69a <motor_speed>
     5d8:	0c c0       	rjmp	.+24     	; 0x5f2 <main+0xa0>
			}
			else{
				motor_direction(right);
     5da:	80 e0       	ldi	r24, 0x00	; 0
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	57 d0       	rcall	.+174    	; 0x68e <motor_direction>
				motor_speed(abs(pos.y)*2);
     5e0:	c8 01       	movw	r24, r16
     5e2:	11 23       	and	r17, r17
     5e4:	24 f4       	brge	.+8      	; 0x5ee <main+0x9c>
     5e6:	88 27       	eor	r24, r24
     5e8:	99 27       	eor	r25, r25
     5ea:	80 1b       	sub	r24, r16
     5ec:	91 0b       	sbc	r25, r17
     5ee:	88 0f       	add	r24, r24
     5f0:	54 d0       	rcall	.+168    	; 0x69a <motor_speed>
			}
			printf("X:%4i Y:%4i\r",pos.x,pos.y);
     5f2:	1f 93       	push	r17
     5f4:	0f 93       	push	r16
     5f6:	df 92       	push	r13
     5f8:	cf 92       	push	r12
     5fa:	bf 92       	push	r11
     5fc:	af 92       	push	r10
     5fe:	49 d1       	rcall	.+658    	; 0x892 <printf>
			break;
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
     608:	0f 90       	pop	r0
     60a:	0f 90       	pop	r0
     60c:	21 c0       	rjmp	.+66     	; 0x650 <main+0xfe>
			
		case 13: ;
			pos.x = receive.data[0]<<8 | receive.data[1];
			pos.y = receive.data[2]<<8 | receive.data[3];
     60e:	10 e0       	ldi	r17, 0x00	; 0
     610:	18 2b       	or	r17, r24
			}
			printf("X:%4i Y:%4i\r",pos.x,pos.y);
			break;
			
		case 13: ;
			pos.x = receive.data[0]<<8 | receive.data[1];
     612:	8c 2d       	mov	r24, r12
     614:	90 e0       	ldi	r25, 0x00	; 0
			pos.y = receive.data[2]<<8 | receive.data[3];
			pwm_setServo(pos.x);
     616:	94 2b       	or	r25, r20
     618:	68 d0       	rcall	.+208    	; 0x6ea <pwm_setServo>
			if (pos.y<0){
     61a:	11 23       	and	r17, r17
     61c:	6c f4       	brge	.+26     	; 0x638 <main+0xe6>
				motor_direction(left);
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	35 d0       	rcall	.+106    	; 0x68e <motor_direction>
				motor_speed(abs(pos.y)*2);
     624:	c8 01       	movw	r24, r16
     626:	99 23       	and	r25, r25
     628:	24 f4       	brge	.+8      	; 0x632 <main+0xe0>
     62a:	88 27       	eor	r24, r24
     62c:	99 27       	eor	r25, r25
     62e:	80 1b       	sub	r24, r16
     630:	91 0b       	sbc	r25, r17
     632:	88 0f       	add	r24, r24
     634:	32 d0       	rcall	.+100    	; 0x69a <motor_speed>
     636:	0c c0       	rjmp	.+24     	; 0x650 <main+0xfe>
			}
			else{
				motor_direction(right);
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	28 d0       	rcall	.+80     	; 0x68e <motor_direction>
				motor_speed(abs(pos.y)*2);
     63e:	c8 01       	movw	r24, r16
     640:	99 23       	and	r25, r25
     642:	24 f4       	brge	.+8      	; 0x64c <main+0xfa>
     644:	88 27       	eor	r24, r24
     646:	99 27       	eor	r25, r25
     648:	80 1b       	sub	r24, r16
     64a:	91 0b       	sbc	r25, r17
     64c:	88 0f       	add	r24, r24
     64e:	25 d0       	rcall	.+74     	; 0x69a <motor_speed>
		

		//printf("received: ");
		//uint16_t value = adc_read(0);
		//printf("adc value: %4i \n", value);
		LED_PORT ^=(1 << LED1);
     650:	f7 01       	movw	r30, r14
     652:	80 81       	ld	r24, Z
     654:	89 25       	eor	r24, r9
     656:	80 83       	st	Z, r24
		//_delay_ms(1500);
	}
     658:	9b cf       	rjmp	.-202    	; 0x590 <main+0x3e>

0000065a <board_init_hack>:

#include <avr/io.h>
#include "../ArudinoMega2560/boardhack.h"

void board_init_hack(void){
	LED_DDR |= (1 << LED1);
     65a:	e1 e0       	ldi	r30, 0x01	; 1
     65c:	f1 e0       	ldi	r31, 0x01	; 1
     65e:	80 81       	ld	r24, Z
     660:	88 60       	ori	r24, 0x08	; 8
     662:	80 83       	st	Z, r24
	PWM_DDR |= (1 << PWM1);
     664:	6b 9a       	sbi	0x0d, 3	; 13
     666:	08 95       	ret

00000668 <motor_encoderCounterReset>:
		MOTOR_PORT |= (1 << MOTOR_ENCODER_EN);
	}
}

void motor_encoderCounterReset(void){
	MOTOR_PORT &= ~(1<<MOTOR_ENCODER_RESET);
     668:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     66a:	8a e6       	ldi	r24, 0x6A	; 106
     66c:	8a 95       	dec	r24
     66e:	f1 f7       	brne	.-4      	; 0x66c <motor_encoderCounterReset+0x4>
     670:	00 c0       	rjmp	.+0      	; 0x672 <motor_encoderCounterReset+0xa>
	_delay_us(20);
	MOTOR_PORT |= (1 <<MOTOR_ENCODER_RESET);
     672:	8e 9a       	sbi	0x11, 6	; 17
     674:	08 95       	ret

00000676 <motor_init>:
	byte = ((byte & 0b00001111) << 4) | ((byte & 0b11110000) >> 4);
	return byte;
}

void motor_init(void){
	max520_init();
     676:	a8 de       	rcall	.-688    	; 0x3c8 <max520_init>
	MOTOR_DDR |= (1<<MOTOR_ENCODER_RESET) | (1<<MOTOR_ENCODER_EN) | (1<<MOTOR_ENCODER_SEL) | (1<<MOTOR_EN) | (1<<MOTOR_DIR);
     678:	80 b3       	in	r24, 0x10	; 16
     67a:	88 6f       	ori	r24, 0xF8	; 248
     67c:	80 bb       	out	0x10, r24	; 16
	ENCODER_PORT=0;
     67e:	10 92 08 01 	sts	0x0108, r1
	}
}

static void motor_encoderOuptutEnable (uint8_t enable){
	if (enable){
		MOTOR_PORT &= ~(1 << MOTOR_ENCODER_EN);
     682:	8f 98       	cbi	0x11, 7	; 17
void motor_init(void){
	max520_init();
	MOTOR_DDR |= (1<<MOTOR_ENCODER_RESET) | (1<<MOTOR_ENCODER_EN) | (1<<MOTOR_ENCODER_SEL) | (1<<MOTOR_EN) | (1<<MOTOR_DIR);
	ENCODER_PORT=0;
	motor_encoderOuptutEnable(1);
	motor_encoderCounterReset();
     684:	f1 df       	rcall	.-30     	; 0x668 <motor_encoderCounterReset>
typedef enum encoderByte encoderByte;
enum encoderByte {EB_HIGH,EB_LOW};
	
static void motor_encoderSelectByte(encoderByte e){
	if (e==EB_HIGH){
		MOTOR_PORT |= (1 << MOTOR_ENCODER_SEL);
     686:	8d 9a       	sbi	0x11, 5	; 17

static void motor_encoderOuptutEnable (uint8_t enable){
	if (enable){
		MOTOR_PORT &= ~(1 << MOTOR_ENCODER_EN);
		} else {
		MOTOR_PORT |= (1 << MOTOR_ENCODER_EN);
     688:	8f 9a       	sbi	0x11, 7	; 17
#include "communication/max520.h"
#include "../boardhack.h"

static void motor_enable (uint8_t enable){
	if (enable){
		MOTOR_PORT |= (1 << MOTOR_EN);
     68a:	8c 9a       	sbi	0x11, 4	; 17
     68c:	08 95       	ret

0000068e <motor_direction>:
	motor_encoderOuptutEnable(0);
	motor_enable(1);
}

void motor_direction(motorDirection dir){
	if (dir==right){
     68e:	89 2b       	or	r24, r25
     690:	11 f4       	brne	.+4      	; 0x696 <motor_direction+0x8>
		MOTOR_PORT |= (1 << MOTOR_DIR);
     692:	8b 9a       	sbi	0x11, 3	; 17
     694:	08 95       	ret
	}
	else{ //left
		MOTOR_PORT &= ~(1 << MOTOR_DIR);
     696:	8b 98       	cbi	0x11, 3	; 17
     698:	08 95       	ret

0000069a <motor_speed>:
	}
}

void motor_speed(uint8_t speed){
	max520_send(speed);
     69a:	99 ce       	rjmp	.-718    	; 0x3ce <max520_send>
     69c:	08 95       	ret

0000069e <pwm_init>:
	
	pwm_setValue(PWM_MID); //centre servo on init
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     69e:	a0 e9       	ldi	r26, 0x90	; 144
     6a0:	b0 e0       	ldi	r27, 0x00	; 0
     6a2:	8c 91       	ld	r24, X
     6a4:	8e 7f       	andi	r24, 0xFE	; 254
     6a6:	8c 93       	st	X, r24
     6a8:	8c 91       	ld	r24, X
     6aa:	82 60       	ori	r24, 0x02	; 2
     6ac:	8c 93       	st	X, r24
     6ae:	e1 e9       	ldi	r30, 0x91	; 145
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	80 81       	ld	r24, Z
     6b4:	88 60       	ori	r24, 0x08	; 8
     6b6:	80 83       	st	Z, r24
     6b8:	80 81       	ld	r24, Z
     6ba:	80 61       	ori	r24, 0x10	; 16
     6bc:	80 83       	st	Z, r24
     6be:	8c 91       	ld	r24, X
     6c0:	80 64       	ori	r24, 0x40	; 64
     6c2:	8c 93       	st	X, r24
     6c4:	8c 91       	ld	r24, X
     6c6:	80 68       	ori	r24, 0x80	; 128
     6c8:	8c 93       	st	X, r24
     6ca:	80 81       	ld	r24, Z
     6cc:	85 60       	ori	r24, 0x05	; 5
     6ce:	80 83       	st	Z, r24
     6d0:	80 81       	ld	r24, Z
     6d2:	8d 7f       	andi	r24, 0xFD	; 253
     6d4:	80 83       	st	Z, r24
     6d6:	88 e3       	ldi	r24, 0x38	; 56
     6d8:	91 e0       	ldi	r25, 0x01	; 1
     6da:	90 93 97 00 	sts	0x0097, r25
     6de:	80 93 96 00 	sts	0x0096, r24
     6e2:	8e e1       	ldi	r24, 0x1E	; 30
     6e4:	80 93 98 00 	sts	0x0098, r24
     6e8:	08 95       	ret

000006ea <pwm_setServo>:
}

//values between -100 and +100
void pwm_setServo(int16_t val){
	//transelate -100->+100 to values between 24 and 42
	val+=100;
     6ea:	8c 59       	subi	r24, 0x9C	; 156
     6ec:	9f 4f       	sbci	r25, 0xFF	; 255
	//now, we have 0-200; we want 0-18 and then + 21 so we have 21-39
	val=((val*18)/200)+PWM_MIN;
     6ee:	88 0f       	add	r24, r24
     6f0:	99 1f       	adc	r25, r25
     6f2:	9c 01       	movw	r18, r24
     6f4:	22 0f       	add	r18, r18
     6f6:	33 1f       	adc	r19, r19
     6f8:	22 0f       	add	r18, r18
     6fa:	33 1f       	adc	r19, r19
     6fc:	22 0f       	add	r18, r18
     6fe:	33 1f       	adc	r19, r19
     700:	82 0f       	add	r24, r18
     702:	93 1f       	adc	r25, r19
     704:	68 ec       	ldi	r22, 0xC8	; 200
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	49 d0       	rcall	.+146    	; 0x79c <__divmodhi4>
     70a:	cb 01       	movw	r24, r22
     70c:	45 96       	adiw	r24, 0x15	; 21

	if ((val<=(PWM_MID+1)) && (val>=(PWM_MID-1))){
     70e:	68 50       	subi	r22, 0x08	; 8
     710:	71 09       	sbc	r23, r1
     712:	63 30       	cpi	r22, 0x03	; 3
     714:	71 05       	cpc	r23, r1
     716:	20 f4       	brcc	.+8      	; 0x720 <pwm_setServo+0x36>
	
	pwm_setValue(PWM_MID); //centre servo on init
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     718:	8e e1       	ldi	r24, 0x1E	; 30
     71a:	80 93 98 00 	sts	0x0098, r24
     71e:	08 95       	ret

	if ((val<=(PWM_MID+1)) && (val>=(PWM_MID-1))){
		pwm_setValue(PWM_MID);
	}
	
	else if ((val>=PWM_MIN) && (val<=PWM_MAX)){
     720:	9c 01       	movw	r18, r24
     722:	25 51       	subi	r18, 0x15	; 21
     724:	31 09       	sbc	r19, r1
     726:	23 31       	cpi	r18, 0x13	; 19
     728:	31 05       	cpc	r19, r1
     72a:	18 f4       	brcc	.+6      	; 0x732 <pwm_setServo+0x48>
	
	pwm_setValue(PWM_MID); //centre servo on init
}

void pwm_setValue(uint8_t val){
	OCR3AL=val;
     72c:	80 93 98 00 	sts	0x0098, r24
     730:	08 95       	ret
     732:	8e e1       	ldi	r24, 0x1E	; 30
     734:	80 93 98 00 	sts	0x0098, r24
     738:	08 95       	ret

0000073a <game_addPoints>:
	TIMSK1 |= (1 << TOIE1);
}

void game_timerStop(void){
	TCCR1B &= ~(1 << CS10);
	TIMSK1 &= ~(1 << TOIE1);
     73a:	80 91 5d 02 	lds	r24, 0x025D
     73e:	90 91 5e 02 	lds	r25, 0x025E
     742:	05 96       	adiw	r24, 0x05	; 5
     744:	90 93 5e 02 	sts	0x025E, r25
     748:	80 93 5d 02 	sts	0x025D, r24
     74c:	08 95       	ret

0000074e <__vector_20>:
}

ISR(TIMER1_OVF_vect){
     74e:	1f 92       	push	r1
     750:	0f 92       	push	r0
     752:	0f b6       	in	r0, 0x3f	; 63
     754:	0f 92       	push	r0
     756:	11 24       	eor	r1, r1
     758:	0b b6       	in	r0, 0x3b	; 59
     75a:	0f 92       	push	r0
     75c:	2f 93       	push	r18
     75e:	3f 93       	push	r19
     760:	4f 93       	push	r20
     762:	5f 93       	push	r21
     764:	6f 93       	push	r22
     766:	7f 93       	push	r23
     768:	8f 93       	push	r24
     76a:	9f 93       	push	r25
     76c:	af 93       	push	r26
     76e:	bf 93       	push	r27
     770:	ef 93       	push	r30
     772:	ff 93       	push	r31
	game_addPoints();
     774:	e2 df       	rcall	.-60     	; 0x73a <game_addPoints>
}
     776:	ff 91       	pop	r31
     778:	ef 91       	pop	r30
     77a:	bf 91       	pop	r27
     77c:	af 91       	pop	r26
     77e:	9f 91       	pop	r25
     780:	8f 91       	pop	r24
     782:	7f 91       	pop	r23
     784:	6f 91       	pop	r22
     786:	5f 91       	pop	r21
     788:	4f 91       	pop	r20
     78a:	3f 91       	pop	r19
     78c:	2f 91       	pop	r18
     78e:	0f 90       	pop	r0
     790:	0b be       	out	0x3b, r0	; 59
     792:	0f 90       	pop	r0
     794:	0f be       	out	0x3f, r0	; 63
     796:	0f 90       	pop	r0
     798:	1f 90       	pop	r1
     79a:	18 95       	reti

0000079c <__divmodhi4>:
     79c:	97 fb       	bst	r25, 7
     79e:	07 2e       	mov	r0, r23
     7a0:	16 f4       	brtc	.+4      	; 0x7a6 <__divmodhi4+0xa>
     7a2:	00 94       	com	r0
     7a4:	06 d0       	rcall	.+12     	; 0x7b2 <__divmodhi4_neg1>
     7a6:	77 fd       	sbrc	r23, 7
     7a8:	08 d0       	rcall	.+16     	; 0x7ba <__divmodhi4_neg2>
     7aa:	11 d0       	rcall	.+34     	; 0x7ce <__udivmodhi4>
     7ac:	07 fc       	sbrc	r0, 7
     7ae:	05 d0       	rcall	.+10     	; 0x7ba <__divmodhi4_neg2>
     7b0:	3e f4       	brtc	.+14     	; 0x7c0 <__divmodhi4_exit>

000007b2 <__divmodhi4_neg1>:
     7b2:	90 95       	com	r25
     7b4:	81 95       	neg	r24
     7b6:	9f 4f       	sbci	r25, 0xFF	; 255
     7b8:	08 95       	ret

000007ba <__divmodhi4_neg2>:
     7ba:	70 95       	com	r23
     7bc:	61 95       	neg	r22
     7be:	7f 4f       	sbci	r23, 0xFF	; 255

000007c0 <__divmodhi4_exit>:
     7c0:	08 95       	ret

000007c2 <__tablejump2__>:
     7c2:	ee 0f       	add	r30, r30
     7c4:	ff 1f       	adc	r31, r31

000007c6 <__tablejump__>:
     7c6:	05 90       	lpm	r0, Z+
     7c8:	f4 91       	lpm	r31, Z
     7ca:	e0 2d       	mov	r30, r0
     7cc:	19 94       	eijmp

000007ce <__udivmodhi4>:
     7ce:	aa 1b       	sub	r26, r26
     7d0:	bb 1b       	sub	r27, r27
     7d2:	51 e1       	ldi	r21, 0x11	; 17
     7d4:	07 c0       	rjmp	.+14     	; 0x7e4 <__udivmodhi4_ep>

000007d6 <__udivmodhi4_loop>:
     7d6:	aa 1f       	adc	r26, r26
     7d8:	bb 1f       	adc	r27, r27
     7da:	a6 17       	cp	r26, r22
     7dc:	b7 07       	cpc	r27, r23
     7de:	10 f0       	brcs	.+4      	; 0x7e4 <__udivmodhi4_ep>
     7e0:	a6 1b       	sub	r26, r22
     7e2:	b7 0b       	sbc	r27, r23

000007e4 <__udivmodhi4_ep>:
     7e4:	88 1f       	adc	r24, r24
     7e6:	99 1f       	adc	r25, r25
     7e8:	5a 95       	dec	r21
     7ea:	a9 f7       	brne	.-22     	; 0x7d6 <__udivmodhi4_loop>
     7ec:	80 95       	com	r24
     7ee:	90 95       	com	r25
     7f0:	bc 01       	movw	r22, r24
     7f2:	cd 01       	movw	r24, r26
     7f4:	08 95       	ret

000007f6 <abort>:
     7f6:	81 e0       	ldi	r24, 0x01	; 1
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	f8 94       	cli
     7fc:	64 c4       	rjmp	.+2248   	; 0x10c6 <_exit>

000007fe <fdevopen>:
     7fe:	0f 93       	push	r16
     800:	1f 93       	push	r17
     802:	cf 93       	push	r28
     804:	df 93       	push	r29
     806:	ec 01       	movw	r28, r24
     808:	8b 01       	movw	r16, r22
     80a:	00 97       	sbiw	r24, 0x00	; 0
     80c:	31 f4       	brne	.+12     	; 0x81a <fdevopen+0x1c>
     80e:	61 15       	cp	r22, r1
     810:	71 05       	cpc	r23, r1
     812:	19 f4       	brne	.+6      	; 0x81a <fdevopen+0x1c>
     814:	80 e0       	ldi	r24, 0x00	; 0
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	37 c0       	rjmp	.+110    	; 0x888 <fdevopen+0x8a>
     81a:	6e e0       	ldi	r22, 0x0E	; 14
     81c:	70 e0       	ldi	r23, 0x00	; 0
     81e:	81 e0       	ldi	r24, 0x01	; 1
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	63 d2       	rcall	.+1222   	; 0xcea <calloc>
     824:	fc 01       	movw	r30, r24
     826:	00 97       	sbiw	r24, 0x00	; 0
     828:	a9 f3       	breq	.-22     	; 0x814 <fdevopen+0x16>
     82a:	80 e8       	ldi	r24, 0x80	; 128
     82c:	83 83       	std	Z+3, r24	; 0x03
     82e:	01 15       	cp	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	71 f0       	breq	.+28     	; 0x850 <fdevopen+0x52>
     834:	13 87       	std	Z+11, r17	; 0x0b
     836:	02 87       	std	Z+10, r16	; 0x0a
     838:	81 e8       	ldi	r24, 0x81	; 129
     83a:	83 83       	std	Z+3, r24	; 0x03
     83c:	80 91 5f 02 	lds	r24, 0x025F
     840:	90 91 60 02 	lds	r25, 0x0260
     844:	89 2b       	or	r24, r25
     846:	21 f4       	brne	.+8      	; 0x850 <fdevopen+0x52>
     848:	f0 93 60 02 	sts	0x0260, r31
     84c:	e0 93 5f 02 	sts	0x025F, r30
     850:	20 97       	sbiw	r28, 0x00	; 0
     852:	c9 f0       	breq	.+50     	; 0x886 <fdevopen+0x88>
     854:	d1 87       	std	Z+9, r29	; 0x09
     856:	c0 87       	std	Z+8, r28	; 0x08
     858:	83 81       	ldd	r24, Z+3	; 0x03
     85a:	82 60       	ori	r24, 0x02	; 2
     85c:	83 83       	std	Z+3, r24	; 0x03
     85e:	80 91 61 02 	lds	r24, 0x0261
     862:	90 91 62 02 	lds	r25, 0x0262
     866:	89 2b       	or	r24, r25
     868:	71 f4       	brne	.+28     	; 0x886 <fdevopen+0x88>
     86a:	f0 93 62 02 	sts	0x0262, r31
     86e:	e0 93 61 02 	sts	0x0261, r30
     872:	80 91 63 02 	lds	r24, 0x0263
     876:	90 91 64 02 	lds	r25, 0x0264
     87a:	89 2b       	or	r24, r25
     87c:	21 f4       	brne	.+8      	; 0x886 <fdevopen+0x88>
     87e:	f0 93 64 02 	sts	0x0264, r31
     882:	e0 93 63 02 	sts	0x0263, r30
     886:	cf 01       	movw	r24, r30
     888:	df 91       	pop	r29
     88a:	cf 91       	pop	r28
     88c:	1f 91       	pop	r17
     88e:	0f 91       	pop	r16
     890:	08 95       	ret

00000892 <printf>:
     892:	cf 93       	push	r28
     894:	df 93       	push	r29
     896:	cd b7       	in	r28, 0x3d	; 61
     898:	de b7       	in	r29, 0x3e	; 62
     89a:	fe 01       	movw	r30, r28
     89c:	36 96       	adiw	r30, 0x06	; 6
     89e:	61 91       	ld	r22, Z+
     8a0:	71 91       	ld	r23, Z+
     8a2:	af 01       	movw	r20, r30
     8a4:	80 91 61 02 	lds	r24, 0x0261
     8a8:	90 91 62 02 	lds	r25, 0x0262
     8ac:	30 d0       	rcall	.+96     	; 0x90e <vfprintf>
     8ae:	df 91       	pop	r29
     8b0:	cf 91       	pop	r28
     8b2:	08 95       	ret

000008b4 <puts>:
     8b4:	0f 93       	push	r16
     8b6:	1f 93       	push	r17
     8b8:	cf 93       	push	r28
     8ba:	df 93       	push	r29
     8bc:	e0 91 61 02 	lds	r30, 0x0261
     8c0:	f0 91 62 02 	lds	r31, 0x0262
     8c4:	23 81       	ldd	r18, Z+3	; 0x03
     8c6:	21 ff       	sbrs	r18, 1
     8c8:	1b c0       	rjmp	.+54     	; 0x900 <puts+0x4c>
     8ca:	ec 01       	movw	r28, r24
     8cc:	00 e0       	ldi	r16, 0x00	; 0
     8ce:	10 e0       	ldi	r17, 0x00	; 0
     8d0:	89 91       	ld	r24, Y+
     8d2:	60 91 61 02 	lds	r22, 0x0261
     8d6:	70 91 62 02 	lds	r23, 0x0262
     8da:	db 01       	movw	r26, r22
     8dc:	18 96       	adiw	r26, 0x08	; 8
     8de:	ed 91       	ld	r30, X+
     8e0:	fc 91       	ld	r31, X
     8e2:	19 97       	sbiw	r26, 0x09	; 9
     8e4:	88 23       	and	r24, r24
     8e6:	31 f0       	breq	.+12     	; 0x8f4 <puts+0x40>
     8e8:	19 95       	eicall
     8ea:	89 2b       	or	r24, r25
     8ec:	89 f3       	breq	.-30     	; 0x8d0 <puts+0x1c>
     8ee:	0f ef       	ldi	r16, 0xFF	; 255
     8f0:	1f ef       	ldi	r17, 0xFF	; 255
     8f2:	ee cf       	rjmp	.-36     	; 0x8d0 <puts+0x1c>
     8f4:	8a e0       	ldi	r24, 0x0A	; 10
     8f6:	19 95       	eicall
     8f8:	89 2b       	or	r24, r25
     8fa:	11 f4       	brne	.+4      	; 0x900 <puts+0x4c>
     8fc:	c8 01       	movw	r24, r16
     8fe:	02 c0       	rjmp	.+4      	; 0x904 <puts+0x50>
     900:	8f ef       	ldi	r24, 0xFF	; 255
     902:	9f ef       	ldi	r25, 0xFF	; 255
     904:	df 91       	pop	r29
     906:	cf 91       	pop	r28
     908:	1f 91       	pop	r17
     90a:	0f 91       	pop	r16
     90c:	08 95       	ret

0000090e <vfprintf>:
     90e:	2f 92       	push	r2
     910:	3f 92       	push	r3
     912:	4f 92       	push	r4
     914:	5f 92       	push	r5
     916:	6f 92       	push	r6
     918:	7f 92       	push	r7
     91a:	8f 92       	push	r8
     91c:	9f 92       	push	r9
     91e:	af 92       	push	r10
     920:	bf 92       	push	r11
     922:	cf 92       	push	r12
     924:	df 92       	push	r13
     926:	ef 92       	push	r14
     928:	ff 92       	push	r15
     92a:	0f 93       	push	r16
     92c:	1f 93       	push	r17
     92e:	cf 93       	push	r28
     930:	df 93       	push	r29
     932:	cd b7       	in	r28, 0x3d	; 61
     934:	de b7       	in	r29, 0x3e	; 62
     936:	2c 97       	sbiw	r28, 0x0c	; 12
     938:	0f b6       	in	r0, 0x3f	; 63
     93a:	f8 94       	cli
     93c:	de bf       	out	0x3e, r29	; 62
     93e:	0f be       	out	0x3f, r0	; 63
     940:	cd bf       	out	0x3d, r28	; 61
     942:	7c 01       	movw	r14, r24
     944:	6b 01       	movw	r12, r22
     946:	8a 01       	movw	r16, r20
     948:	fc 01       	movw	r30, r24
     94a:	17 82       	std	Z+7, r1	; 0x07
     94c:	16 82       	std	Z+6, r1	; 0x06
     94e:	83 81       	ldd	r24, Z+3	; 0x03
     950:	81 ff       	sbrs	r24, 1
     952:	b0 c1       	rjmp	.+864    	; 0xcb4 <vfprintf+0x3a6>
     954:	ce 01       	movw	r24, r28
     956:	01 96       	adiw	r24, 0x01	; 1
     958:	4c 01       	movw	r8, r24
     95a:	f7 01       	movw	r30, r14
     95c:	93 81       	ldd	r25, Z+3	; 0x03
     95e:	f6 01       	movw	r30, r12
     960:	93 fd       	sbrc	r25, 3
     962:	85 91       	lpm	r24, Z+
     964:	93 ff       	sbrs	r25, 3
     966:	81 91       	ld	r24, Z+
     968:	6f 01       	movw	r12, r30
     96a:	88 23       	and	r24, r24
     96c:	09 f4       	brne	.+2      	; 0x970 <vfprintf+0x62>
     96e:	9e c1       	rjmp	.+828    	; 0xcac <vfprintf+0x39e>
     970:	85 32       	cpi	r24, 0x25	; 37
     972:	39 f4       	brne	.+14     	; 0x982 <vfprintf+0x74>
     974:	93 fd       	sbrc	r25, 3
     976:	85 91       	lpm	r24, Z+
     978:	93 ff       	sbrs	r25, 3
     97a:	81 91       	ld	r24, Z+
     97c:	6f 01       	movw	r12, r30
     97e:	85 32       	cpi	r24, 0x25	; 37
     980:	21 f4       	brne	.+8      	; 0x98a <vfprintf+0x7c>
     982:	b7 01       	movw	r22, r14
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	0f d3       	rcall	.+1566   	; 0xfa6 <fputc>
     988:	e8 cf       	rjmp	.-48     	; 0x95a <vfprintf+0x4c>
     98a:	51 2c       	mov	r5, r1
     98c:	31 2c       	mov	r3, r1
     98e:	20 e0       	ldi	r18, 0x00	; 0
     990:	20 32       	cpi	r18, 0x20	; 32
     992:	a0 f4       	brcc	.+40     	; 0x9bc <vfprintf+0xae>
     994:	8b 32       	cpi	r24, 0x2B	; 43
     996:	69 f0       	breq	.+26     	; 0x9b2 <vfprintf+0xa4>
     998:	30 f4       	brcc	.+12     	; 0x9a6 <vfprintf+0x98>
     99a:	80 32       	cpi	r24, 0x20	; 32
     99c:	59 f0       	breq	.+22     	; 0x9b4 <vfprintf+0xa6>
     99e:	83 32       	cpi	r24, 0x23	; 35
     9a0:	69 f4       	brne	.+26     	; 0x9bc <vfprintf+0xae>
     9a2:	20 61       	ori	r18, 0x10	; 16
     9a4:	2c c0       	rjmp	.+88     	; 0x9fe <vfprintf+0xf0>
     9a6:	8d 32       	cpi	r24, 0x2D	; 45
     9a8:	39 f0       	breq	.+14     	; 0x9b8 <vfprintf+0xaa>
     9aa:	80 33       	cpi	r24, 0x30	; 48
     9ac:	39 f4       	brne	.+14     	; 0x9bc <vfprintf+0xae>
     9ae:	21 60       	ori	r18, 0x01	; 1
     9b0:	26 c0       	rjmp	.+76     	; 0x9fe <vfprintf+0xf0>
     9b2:	22 60       	ori	r18, 0x02	; 2
     9b4:	24 60       	ori	r18, 0x04	; 4
     9b6:	23 c0       	rjmp	.+70     	; 0x9fe <vfprintf+0xf0>
     9b8:	28 60       	ori	r18, 0x08	; 8
     9ba:	21 c0       	rjmp	.+66     	; 0x9fe <vfprintf+0xf0>
     9bc:	27 fd       	sbrc	r18, 7
     9be:	27 c0       	rjmp	.+78     	; 0xa0e <vfprintf+0x100>
     9c0:	30 ed       	ldi	r19, 0xD0	; 208
     9c2:	38 0f       	add	r19, r24
     9c4:	3a 30       	cpi	r19, 0x0A	; 10
     9c6:	78 f4       	brcc	.+30     	; 0x9e6 <vfprintf+0xd8>
     9c8:	26 ff       	sbrs	r18, 6
     9ca:	06 c0       	rjmp	.+12     	; 0x9d8 <vfprintf+0xca>
     9cc:	fa e0       	ldi	r31, 0x0A	; 10
     9ce:	5f 9e       	mul	r5, r31
     9d0:	30 0d       	add	r19, r0
     9d2:	11 24       	eor	r1, r1
     9d4:	53 2e       	mov	r5, r19
     9d6:	13 c0       	rjmp	.+38     	; 0x9fe <vfprintf+0xf0>
     9d8:	8a e0       	ldi	r24, 0x0A	; 10
     9da:	38 9e       	mul	r3, r24
     9dc:	30 0d       	add	r19, r0
     9de:	11 24       	eor	r1, r1
     9e0:	33 2e       	mov	r3, r19
     9e2:	20 62       	ori	r18, 0x20	; 32
     9e4:	0c c0       	rjmp	.+24     	; 0x9fe <vfprintf+0xf0>
     9e6:	8e 32       	cpi	r24, 0x2E	; 46
     9e8:	21 f4       	brne	.+8      	; 0x9f2 <vfprintf+0xe4>
     9ea:	26 fd       	sbrc	r18, 6
     9ec:	5f c1       	rjmp	.+702    	; 0xcac <vfprintf+0x39e>
     9ee:	20 64       	ori	r18, 0x40	; 64
     9f0:	06 c0       	rjmp	.+12     	; 0x9fe <vfprintf+0xf0>
     9f2:	8c 36       	cpi	r24, 0x6C	; 108
     9f4:	11 f4       	brne	.+4      	; 0x9fa <vfprintf+0xec>
     9f6:	20 68       	ori	r18, 0x80	; 128
     9f8:	02 c0       	rjmp	.+4      	; 0x9fe <vfprintf+0xf0>
     9fa:	88 36       	cpi	r24, 0x68	; 104
     9fc:	41 f4       	brne	.+16     	; 0xa0e <vfprintf+0x100>
     9fe:	f6 01       	movw	r30, r12
     a00:	93 fd       	sbrc	r25, 3
     a02:	85 91       	lpm	r24, Z+
     a04:	93 ff       	sbrs	r25, 3
     a06:	81 91       	ld	r24, Z+
     a08:	6f 01       	movw	r12, r30
     a0a:	81 11       	cpse	r24, r1
     a0c:	c1 cf       	rjmp	.-126    	; 0x990 <vfprintf+0x82>
     a0e:	98 2f       	mov	r25, r24
     a10:	9f 7d       	andi	r25, 0xDF	; 223
     a12:	95 54       	subi	r25, 0x45	; 69
     a14:	93 30       	cpi	r25, 0x03	; 3
     a16:	28 f4       	brcc	.+10     	; 0xa22 <vfprintf+0x114>
     a18:	0c 5f       	subi	r16, 0xFC	; 252
     a1a:	1f 4f       	sbci	r17, 0xFF	; 255
     a1c:	ff e3       	ldi	r31, 0x3F	; 63
     a1e:	f9 83       	std	Y+1, r31	; 0x01
     a20:	0d c0       	rjmp	.+26     	; 0xa3c <vfprintf+0x12e>
     a22:	83 36       	cpi	r24, 0x63	; 99
     a24:	31 f0       	breq	.+12     	; 0xa32 <vfprintf+0x124>
     a26:	83 37       	cpi	r24, 0x73	; 115
     a28:	71 f0       	breq	.+28     	; 0xa46 <vfprintf+0x138>
     a2a:	83 35       	cpi	r24, 0x53	; 83
     a2c:	09 f0       	breq	.+2      	; 0xa30 <vfprintf+0x122>
     a2e:	57 c0       	rjmp	.+174    	; 0xade <vfprintf+0x1d0>
     a30:	21 c0       	rjmp	.+66     	; 0xa74 <vfprintf+0x166>
     a32:	f8 01       	movw	r30, r16
     a34:	80 81       	ld	r24, Z
     a36:	89 83       	std	Y+1, r24	; 0x01
     a38:	0e 5f       	subi	r16, 0xFE	; 254
     a3a:	1f 4f       	sbci	r17, 0xFF	; 255
     a3c:	44 24       	eor	r4, r4
     a3e:	43 94       	inc	r4
     a40:	51 2c       	mov	r5, r1
     a42:	54 01       	movw	r10, r8
     a44:	14 c0       	rjmp	.+40     	; 0xa6e <vfprintf+0x160>
     a46:	38 01       	movw	r6, r16
     a48:	f2 e0       	ldi	r31, 0x02	; 2
     a4a:	6f 0e       	add	r6, r31
     a4c:	71 1c       	adc	r7, r1
     a4e:	f8 01       	movw	r30, r16
     a50:	a0 80       	ld	r10, Z
     a52:	b1 80       	ldd	r11, Z+1	; 0x01
     a54:	26 ff       	sbrs	r18, 6
     a56:	03 c0       	rjmp	.+6      	; 0xa5e <vfprintf+0x150>
     a58:	65 2d       	mov	r22, r5
     a5a:	70 e0       	ldi	r23, 0x00	; 0
     a5c:	02 c0       	rjmp	.+4      	; 0xa62 <vfprintf+0x154>
     a5e:	6f ef       	ldi	r22, 0xFF	; 255
     a60:	7f ef       	ldi	r23, 0xFF	; 255
     a62:	c5 01       	movw	r24, r10
     a64:	2c 87       	std	Y+12, r18	; 0x0c
     a66:	94 d2       	rcall	.+1320   	; 0xf90 <strnlen>
     a68:	2c 01       	movw	r4, r24
     a6a:	83 01       	movw	r16, r6
     a6c:	2c 85       	ldd	r18, Y+12	; 0x0c
     a6e:	2f 77       	andi	r18, 0x7F	; 127
     a70:	22 2e       	mov	r2, r18
     a72:	16 c0       	rjmp	.+44     	; 0xaa0 <vfprintf+0x192>
     a74:	38 01       	movw	r6, r16
     a76:	f2 e0       	ldi	r31, 0x02	; 2
     a78:	6f 0e       	add	r6, r31
     a7a:	71 1c       	adc	r7, r1
     a7c:	f8 01       	movw	r30, r16
     a7e:	a0 80       	ld	r10, Z
     a80:	b1 80       	ldd	r11, Z+1	; 0x01
     a82:	26 ff       	sbrs	r18, 6
     a84:	03 c0       	rjmp	.+6      	; 0xa8c <vfprintf+0x17e>
     a86:	65 2d       	mov	r22, r5
     a88:	70 e0       	ldi	r23, 0x00	; 0
     a8a:	02 c0       	rjmp	.+4      	; 0xa90 <vfprintf+0x182>
     a8c:	6f ef       	ldi	r22, 0xFF	; 255
     a8e:	7f ef       	ldi	r23, 0xFF	; 255
     a90:	c5 01       	movw	r24, r10
     a92:	2c 87       	std	Y+12, r18	; 0x0c
     a94:	6b d2       	rcall	.+1238   	; 0xf6c <strnlen_P>
     a96:	2c 01       	movw	r4, r24
     a98:	2c 85       	ldd	r18, Y+12	; 0x0c
     a9a:	20 68       	ori	r18, 0x80	; 128
     a9c:	22 2e       	mov	r2, r18
     a9e:	83 01       	movw	r16, r6
     aa0:	23 fc       	sbrc	r2, 3
     aa2:	19 c0       	rjmp	.+50     	; 0xad6 <vfprintf+0x1c8>
     aa4:	83 2d       	mov	r24, r3
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	48 16       	cp	r4, r24
     aaa:	59 06       	cpc	r5, r25
     aac:	a0 f4       	brcc	.+40     	; 0xad6 <vfprintf+0x1c8>
     aae:	b7 01       	movw	r22, r14
     ab0:	80 e2       	ldi	r24, 0x20	; 32
     ab2:	90 e0       	ldi	r25, 0x00	; 0
     ab4:	78 d2       	rcall	.+1264   	; 0xfa6 <fputc>
     ab6:	3a 94       	dec	r3
     ab8:	f5 cf       	rjmp	.-22     	; 0xaa4 <vfprintf+0x196>
     aba:	f5 01       	movw	r30, r10
     abc:	27 fc       	sbrc	r2, 7
     abe:	85 91       	lpm	r24, Z+
     ac0:	27 fe       	sbrs	r2, 7
     ac2:	81 91       	ld	r24, Z+
     ac4:	5f 01       	movw	r10, r30
     ac6:	b7 01       	movw	r22, r14
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	6d d2       	rcall	.+1242   	; 0xfa6 <fputc>
     acc:	31 10       	cpse	r3, r1
     ace:	3a 94       	dec	r3
     ad0:	f1 e0       	ldi	r31, 0x01	; 1
     ad2:	4f 1a       	sub	r4, r31
     ad4:	51 08       	sbc	r5, r1
     ad6:	41 14       	cp	r4, r1
     ad8:	51 04       	cpc	r5, r1
     ada:	79 f7       	brne	.-34     	; 0xaba <vfprintf+0x1ac>
     adc:	de c0       	rjmp	.+444    	; 0xc9a <vfprintf+0x38c>
     ade:	84 36       	cpi	r24, 0x64	; 100
     ae0:	11 f0       	breq	.+4      	; 0xae6 <vfprintf+0x1d8>
     ae2:	89 36       	cpi	r24, 0x69	; 105
     ae4:	31 f5       	brne	.+76     	; 0xb32 <vfprintf+0x224>
     ae6:	f8 01       	movw	r30, r16
     ae8:	27 ff       	sbrs	r18, 7
     aea:	07 c0       	rjmp	.+14     	; 0xafa <vfprintf+0x1ec>
     aec:	60 81       	ld	r22, Z
     aee:	71 81       	ldd	r23, Z+1	; 0x01
     af0:	82 81       	ldd	r24, Z+2	; 0x02
     af2:	93 81       	ldd	r25, Z+3	; 0x03
     af4:	0c 5f       	subi	r16, 0xFC	; 252
     af6:	1f 4f       	sbci	r17, 0xFF	; 255
     af8:	08 c0       	rjmp	.+16     	; 0xb0a <vfprintf+0x1fc>
     afa:	60 81       	ld	r22, Z
     afc:	71 81       	ldd	r23, Z+1	; 0x01
     afe:	88 27       	eor	r24, r24
     b00:	77 fd       	sbrc	r23, 7
     b02:	80 95       	com	r24
     b04:	98 2f       	mov	r25, r24
     b06:	0e 5f       	subi	r16, 0xFE	; 254
     b08:	1f 4f       	sbci	r17, 0xFF	; 255
     b0a:	2f 76       	andi	r18, 0x6F	; 111
     b0c:	b2 2e       	mov	r11, r18
     b0e:	97 ff       	sbrs	r25, 7
     b10:	09 c0       	rjmp	.+18     	; 0xb24 <vfprintf+0x216>
     b12:	90 95       	com	r25
     b14:	80 95       	com	r24
     b16:	70 95       	com	r23
     b18:	61 95       	neg	r22
     b1a:	7f 4f       	sbci	r23, 0xFF	; 255
     b1c:	8f 4f       	sbci	r24, 0xFF	; 255
     b1e:	9f 4f       	sbci	r25, 0xFF	; 255
     b20:	20 68       	ori	r18, 0x80	; 128
     b22:	b2 2e       	mov	r11, r18
     b24:	2a e0       	ldi	r18, 0x0A	; 10
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	a4 01       	movw	r20, r8
     b2a:	6f d2       	rcall	.+1246   	; 0x100a <__ultoa_invert>
     b2c:	a8 2e       	mov	r10, r24
     b2e:	a8 18       	sub	r10, r8
     b30:	43 c0       	rjmp	.+134    	; 0xbb8 <vfprintf+0x2aa>
     b32:	85 37       	cpi	r24, 0x75	; 117
     b34:	29 f4       	brne	.+10     	; 0xb40 <vfprintf+0x232>
     b36:	2f 7e       	andi	r18, 0xEF	; 239
     b38:	b2 2e       	mov	r11, r18
     b3a:	2a e0       	ldi	r18, 0x0A	; 10
     b3c:	30 e0       	ldi	r19, 0x00	; 0
     b3e:	25 c0       	rjmp	.+74     	; 0xb8a <vfprintf+0x27c>
     b40:	f2 2f       	mov	r31, r18
     b42:	f9 7f       	andi	r31, 0xF9	; 249
     b44:	bf 2e       	mov	r11, r31
     b46:	8f 36       	cpi	r24, 0x6F	; 111
     b48:	c1 f0       	breq	.+48     	; 0xb7a <vfprintf+0x26c>
     b4a:	18 f4       	brcc	.+6      	; 0xb52 <vfprintf+0x244>
     b4c:	88 35       	cpi	r24, 0x58	; 88
     b4e:	79 f0       	breq	.+30     	; 0xb6e <vfprintf+0x260>
     b50:	ad c0       	rjmp	.+346    	; 0xcac <vfprintf+0x39e>
     b52:	80 37       	cpi	r24, 0x70	; 112
     b54:	19 f0       	breq	.+6      	; 0xb5c <vfprintf+0x24e>
     b56:	88 37       	cpi	r24, 0x78	; 120
     b58:	21 f0       	breq	.+8      	; 0xb62 <vfprintf+0x254>
     b5a:	a8 c0       	rjmp	.+336    	; 0xcac <vfprintf+0x39e>
     b5c:	2f 2f       	mov	r18, r31
     b5e:	20 61       	ori	r18, 0x10	; 16
     b60:	b2 2e       	mov	r11, r18
     b62:	b4 fe       	sbrs	r11, 4
     b64:	0d c0       	rjmp	.+26     	; 0xb80 <vfprintf+0x272>
     b66:	8b 2d       	mov	r24, r11
     b68:	84 60       	ori	r24, 0x04	; 4
     b6a:	b8 2e       	mov	r11, r24
     b6c:	09 c0       	rjmp	.+18     	; 0xb80 <vfprintf+0x272>
     b6e:	24 ff       	sbrs	r18, 4
     b70:	0a c0       	rjmp	.+20     	; 0xb86 <vfprintf+0x278>
     b72:	9f 2f       	mov	r25, r31
     b74:	96 60       	ori	r25, 0x06	; 6
     b76:	b9 2e       	mov	r11, r25
     b78:	06 c0       	rjmp	.+12     	; 0xb86 <vfprintf+0x278>
     b7a:	28 e0       	ldi	r18, 0x08	; 8
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	05 c0       	rjmp	.+10     	; 0xb8a <vfprintf+0x27c>
     b80:	20 e1       	ldi	r18, 0x10	; 16
     b82:	30 e0       	ldi	r19, 0x00	; 0
     b84:	02 c0       	rjmp	.+4      	; 0xb8a <vfprintf+0x27c>
     b86:	20 e1       	ldi	r18, 0x10	; 16
     b88:	32 e0       	ldi	r19, 0x02	; 2
     b8a:	f8 01       	movw	r30, r16
     b8c:	b7 fe       	sbrs	r11, 7
     b8e:	07 c0       	rjmp	.+14     	; 0xb9e <vfprintf+0x290>
     b90:	60 81       	ld	r22, Z
     b92:	71 81       	ldd	r23, Z+1	; 0x01
     b94:	82 81       	ldd	r24, Z+2	; 0x02
     b96:	93 81       	ldd	r25, Z+3	; 0x03
     b98:	0c 5f       	subi	r16, 0xFC	; 252
     b9a:	1f 4f       	sbci	r17, 0xFF	; 255
     b9c:	06 c0       	rjmp	.+12     	; 0xbaa <vfprintf+0x29c>
     b9e:	60 81       	ld	r22, Z
     ba0:	71 81       	ldd	r23, Z+1	; 0x01
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	0e 5f       	subi	r16, 0xFE	; 254
     ba8:	1f 4f       	sbci	r17, 0xFF	; 255
     baa:	a4 01       	movw	r20, r8
     bac:	2e d2       	rcall	.+1116   	; 0x100a <__ultoa_invert>
     bae:	a8 2e       	mov	r10, r24
     bb0:	a8 18       	sub	r10, r8
     bb2:	fb 2d       	mov	r31, r11
     bb4:	ff 77       	andi	r31, 0x7F	; 127
     bb6:	bf 2e       	mov	r11, r31
     bb8:	b6 fe       	sbrs	r11, 6
     bba:	0b c0       	rjmp	.+22     	; 0xbd2 <vfprintf+0x2c4>
     bbc:	2b 2d       	mov	r18, r11
     bbe:	2e 7f       	andi	r18, 0xFE	; 254
     bc0:	a5 14       	cp	r10, r5
     bc2:	50 f4       	brcc	.+20     	; 0xbd8 <vfprintf+0x2ca>
     bc4:	b4 fe       	sbrs	r11, 4
     bc6:	0a c0       	rjmp	.+20     	; 0xbdc <vfprintf+0x2ce>
     bc8:	b2 fc       	sbrc	r11, 2
     bca:	08 c0       	rjmp	.+16     	; 0xbdc <vfprintf+0x2ce>
     bcc:	2b 2d       	mov	r18, r11
     bce:	2e 7e       	andi	r18, 0xEE	; 238
     bd0:	05 c0       	rjmp	.+10     	; 0xbdc <vfprintf+0x2ce>
     bd2:	7a 2c       	mov	r7, r10
     bd4:	2b 2d       	mov	r18, r11
     bd6:	03 c0       	rjmp	.+6      	; 0xbde <vfprintf+0x2d0>
     bd8:	7a 2c       	mov	r7, r10
     bda:	01 c0       	rjmp	.+2      	; 0xbde <vfprintf+0x2d0>
     bdc:	75 2c       	mov	r7, r5
     bde:	24 ff       	sbrs	r18, 4
     be0:	0d c0       	rjmp	.+26     	; 0xbfc <vfprintf+0x2ee>
     be2:	fe 01       	movw	r30, r28
     be4:	ea 0d       	add	r30, r10
     be6:	f1 1d       	adc	r31, r1
     be8:	80 81       	ld	r24, Z
     bea:	80 33       	cpi	r24, 0x30	; 48
     bec:	11 f4       	brne	.+4      	; 0xbf2 <vfprintf+0x2e4>
     bee:	29 7e       	andi	r18, 0xE9	; 233
     bf0:	09 c0       	rjmp	.+18     	; 0xc04 <vfprintf+0x2f6>
     bf2:	22 ff       	sbrs	r18, 2
     bf4:	06 c0       	rjmp	.+12     	; 0xc02 <vfprintf+0x2f4>
     bf6:	73 94       	inc	r7
     bf8:	73 94       	inc	r7
     bfa:	04 c0       	rjmp	.+8      	; 0xc04 <vfprintf+0x2f6>
     bfc:	82 2f       	mov	r24, r18
     bfe:	86 78       	andi	r24, 0x86	; 134
     c00:	09 f0       	breq	.+2      	; 0xc04 <vfprintf+0x2f6>
     c02:	73 94       	inc	r7
     c04:	23 fd       	sbrc	r18, 3
     c06:	12 c0       	rjmp	.+36     	; 0xc2c <vfprintf+0x31e>
     c08:	20 ff       	sbrs	r18, 0
     c0a:	06 c0       	rjmp	.+12     	; 0xc18 <vfprintf+0x30a>
     c0c:	5a 2c       	mov	r5, r10
     c0e:	73 14       	cp	r7, r3
     c10:	18 f4       	brcc	.+6      	; 0xc18 <vfprintf+0x30a>
     c12:	53 0c       	add	r5, r3
     c14:	57 18       	sub	r5, r7
     c16:	73 2c       	mov	r7, r3
     c18:	73 14       	cp	r7, r3
     c1a:	60 f4       	brcc	.+24     	; 0xc34 <vfprintf+0x326>
     c1c:	b7 01       	movw	r22, r14
     c1e:	80 e2       	ldi	r24, 0x20	; 32
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	2c 87       	std	Y+12, r18	; 0x0c
     c24:	c0 d1       	rcall	.+896    	; 0xfa6 <fputc>
     c26:	73 94       	inc	r7
     c28:	2c 85       	ldd	r18, Y+12	; 0x0c
     c2a:	f6 cf       	rjmp	.-20     	; 0xc18 <vfprintf+0x30a>
     c2c:	73 14       	cp	r7, r3
     c2e:	10 f4       	brcc	.+4      	; 0xc34 <vfprintf+0x326>
     c30:	37 18       	sub	r3, r7
     c32:	01 c0       	rjmp	.+2      	; 0xc36 <vfprintf+0x328>
     c34:	31 2c       	mov	r3, r1
     c36:	24 ff       	sbrs	r18, 4
     c38:	11 c0       	rjmp	.+34     	; 0xc5c <vfprintf+0x34e>
     c3a:	b7 01       	movw	r22, r14
     c3c:	80 e3       	ldi	r24, 0x30	; 48
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	2c 87       	std	Y+12, r18	; 0x0c
     c42:	b1 d1       	rcall	.+866    	; 0xfa6 <fputc>
     c44:	2c 85       	ldd	r18, Y+12	; 0x0c
     c46:	22 ff       	sbrs	r18, 2
     c48:	16 c0       	rjmp	.+44     	; 0xc76 <vfprintf+0x368>
     c4a:	21 ff       	sbrs	r18, 1
     c4c:	03 c0       	rjmp	.+6      	; 0xc54 <vfprintf+0x346>
     c4e:	88 e5       	ldi	r24, 0x58	; 88
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	02 c0       	rjmp	.+4      	; 0xc58 <vfprintf+0x34a>
     c54:	88 e7       	ldi	r24, 0x78	; 120
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	b7 01       	movw	r22, r14
     c5a:	0c c0       	rjmp	.+24     	; 0xc74 <vfprintf+0x366>
     c5c:	82 2f       	mov	r24, r18
     c5e:	86 78       	andi	r24, 0x86	; 134
     c60:	51 f0       	breq	.+20     	; 0xc76 <vfprintf+0x368>
     c62:	21 fd       	sbrc	r18, 1
     c64:	02 c0       	rjmp	.+4      	; 0xc6a <vfprintf+0x35c>
     c66:	80 e2       	ldi	r24, 0x20	; 32
     c68:	01 c0       	rjmp	.+2      	; 0xc6c <vfprintf+0x35e>
     c6a:	8b e2       	ldi	r24, 0x2B	; 43
     c6c:	27 fd       	sbrc	r18, 7
     c6e:	8d e2       	ldi	r24, 0x2D	; 45
     c70:	b7 01       	movw	r22, r14
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	98 d1       	rcall	.+816    	; 0xfa6 <fputc>
     c76:	a5 14       	cp	r10, r5
     c78:	30 f4       	brcc	.+12     	; 0xc86 <vfprintf+0x378>
     c7a:	b7 01       	movw	r22, r14
     c7c:	80 e3       	ldi	r24, 0x30	; 48
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	92 d1       	rcall	.+804    	; 0xfa6 <fputc>
     c82:	5a 94       	dec	r5
     c84:	f8 cf       	rjmp	.-16     	; 0xc76 <vfprintf+0x368>
     c86:	aa 94       	dec	r10
     c88:	f4 01       	movw	r30, r8
     c8a:	ea 0d       	add	r30, r10
     c8c:	f1 1d       	adc	r31, r1
     c8e:	80 81       	ld	r24, Z
     c90:	b7 01       	movw	r22, r14
     c92:	90 e0       	ldi	r25, 0x00	; 0
     c94:	88 d1       	rcall	.+784    	; 0xfa6 <fputc>
     c96:	a1 10       	cpse	r10, r1
     c98:	f6 cf       	rjmp	.-20     	; 0xc86 <vfprintf+0x378>
     c9a:	33 20       	and	r3, r3
     c9c:	09 f4       	brne	.+2      	; 0xca0 <vfprintf+0x392>
     c9e:	5d ce       	rjmp	.-838    	; 0x95a <vfprintf+0x4c>
     ca0:	b7 01       	movw	r22, r14
     ca2:	80 e2       	ldi	r24, 0x20	; 32
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	7f d1       	rcall	.+766    	; 0xfa6 <fputc>
     ca8:	3a 94       	dec	r3
     caa:	f7 cf       	rjmp	.-18     	; 0xc9a <vfprintf+0x38c>
     cac:	f7 01       	movw	r30, r14
     cae:	86 81       	ldd	r24, Z+6	; 0x06
     cb0:	97 81       	ldd	r25, Z+7	; 0x07
     cb2:	02 c0       	rjmp	.+4      	; 0xcb8 <vfprintf+0x3aa>
     cb4:	8f ef       	ldi	r24, 0xFF	; 255
     cb6:	9f ef       	ldi	r25, 0xFF	; 255
     cb8:	2c 96       	adiw	r28, 0x0c	; 12
     cba:	0f b6       	in	r0, 0x3f	; 63
     cbc:	f8 94       	cli
     cbe:	de bf       	out	0x3e, r29	; 62
     cc0:	0f be       	out	0x3f, r0	; 63
     cc2:	cd bf       	out	0x3d, r28	; 61
     cc4:	df 91       	pop	r29
     cc6:	cf 91       	pop	r28
     cc8:	1f 91       	pop	r17
     cca:	0f 91       	pop	r16
     ccc:	ff 90       	pop	r15
     cce:	ef 90       	pop	r14
     cd0:	df 90       	pop	r13
     cd2:	cf 90       	pop	r12
     cd4:	bf 90       	pop	r11
     cd6:	af 90       	pop	r10
     cd8:	9f 90       	pop	r9
     cda:	8f 90       	pop	r8
     cdc:	7f 90       	pop	r7
     cde:	6f 90       	pop	r6
     ce0:	5f 90       	pop	r5
     ce2:	4f 90       	pop	r4
     ce4:	3f 90       	pop	r3
     ce6:	2f 90       	pop	r2
     ce8:	08 95       	ret

00000cea <calloc>:
     cea:	0f 93       	push	r16
     cec:	1f 93       	push	r17
     cee:	cf 93       	push	r28
     cf0:	df 93       	push	r29
     cf2:	86 9f       	mul	r24, r22
     cf4:	80 01       	movw	r16, r0
     cf6:	87 9f       	mul	r24, r23
     cf8:	10 0d       	add	r17, r0
     cfa:	96 9f       	mul	r25, r22
     cfc:	10 0d       	add	r17, r0
     cfe:	11 24       	eor	r1, r1
     d00:	c8 01       	movw	r24, r16
     d02:	0d d0       	rcall	.+26     	; 0xd1e <malloc>
     d04:	ec 01       	movw	r28, r24
     d06:	00 97       	sbiw	r24, 0x00	; 0
     d08:	21 f0       	breq	.+8      	; 0xd12 <calloc+0x28>
     d0a:	a8 01       	movw	r20, r16
     d0c:	60 e0       	ldi	r22, 0x00	; 0
     d0e:	70 e0       	ldi	r23, 0x00	; 0
     d10:	38 d1       	rcall	.+624    	; 0xf82 <memset>
     d12:	ce 01       	movw	r24, r28
     d14:	df 91       	pop	r29
     d16:	cf 91       	pop	r28
     d18:	1f 91       	pop	r17
     d1a:	0f 91       	pop	r16
     d1c:	08 95       	ret

00000d1e <malloc>:
     d1e:	cf 93       	push	r28
     d20:	df 93       	push	r29
     d22:	82 30       	cpi	r24, 0x02	; 2
     d24:	91 05       	cpc	r25, r1
     d26:	10 f4       	brcc	.+4      	; 0xd2c <malloc+0xe>
     d28:	82 e0       	ldi	r24, 0x02	; 2
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	e0 91 67 02 	lds	r30, 0x0267
     d30:	f0 91 68 02 	lds	r31, 0x0268
     d34:	20 e0       	ldi	r18, 0x00	; 0
     d36:	30 e0       	ldi	r19, 0x00	; 0
     d38:	a0 e0       	ldi	r26, 0x00	; 0
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	30 97       	sbiw	r30, 0x00	; 0
     d3e:	39 f1       	breq	.+78     	; 0xd8e <malloc+0x70>
     d40:	40 81       	ld	r20, Z
     d42:	51 81       	ldd	r21, Z+1	; 0x01
     d44:	48 17       	cp	r20, r24
     d46:	59 07       	cpc	r21, r25
     d48:	b8 f0       	brcs	.+46     	; 0xd78 <malloc+0x5a>
     d4a:	48 17       	cp	r20, r24
     d4c:	59 07       	cpc	r21, r25
     d4e:	71 f4       	brne	.+28     	; 0xd6c <malloc+0x4e>
     d50:	82 81       	ldd	r24, Z+2	; 0x02
     d52:	93 81       	ldd	r25, Z+3	; 0x03
     d54:	10 97       	sbiw	r26, 0x00	; 0
     d56:	29 f0       	breq	.+10     	; 0xd62 <malloc+0x44>
     d58:	13 96       	adiw	r26, 0x03	; 3
     d5a:	9c 93       	st	X, r25
     d5c:	8e 93       	st	-X, r24
     d5e:	12 97       	sbiw	r26, 0x02	; 2
     d60:	2c c0       	rjmp	.+88     	; 0xdba <malloc+0x9c>
     d62:	90 93 68 02 	sts	0x0268, r25
     d66:	80 93 67 02 	sts	0x0267, r24
     d6a:	27 c0       	rjmp	.+78     	; 0xdba <malloc+0x9c>
     d6c:	21 15       	cp	r18, r1
     d6e:	31 05       	cpc	r19, r1
     d70:	31 f0       	breq	.+12     	; 0xd7e <malloc+0x60>
     d72:	42 17       	cp	r20, r18
     d74:	53 07       	cpc	r21, r19
     d76:	18 f0       	brcs	.+6      	; 0xd7e <malloc+0x60>
     d78:	a9 01       	movw	r20, r18
     d7a:	db 01       	movw	r26, r22
     d7c:	01 c0       	rjmp	.+2      	; 0xd80 <malloc+0x62>
     d7e:	ef 01       	movw	r28, r30
     d80:	9a 01       	movw	r18, r20
     d82:	bd 01       	movw	r22, r26
     d84:	df 01       	movw	r26, r30
     d86:	02 80       	ldd	r0, Z+2	; 0x02
     d88:	f3 81       	ldd	r31, Z+3	; 0x03
     d8a:	e0 2d       	mov	r30, r0
     d8c:	d7 cf       	rjmp	.-82     	; 0xd3c <malloc+0x1e>
     d8e:	21 15       	cp	r18, r1
     d90:	31 05       	cpc	r19, r1
     d92:	f9 f0       	breq	.+62     	; 0xdd2 <malloc+0xb4>
     d94:	28 1b       	sub	r18, r24
     d96:	39 0b       	sbc	r19, r25
     d98:	24 30       	cpi	r18, 0x04	; 4
     d9a:	31 05       	cpc	r19, r1
     d9c:	80 f4       	brcc	.+32     	; 0xdbe <malloc+0xa0>
     d9e:	8a 81       	ldd	r24, Y+2	; 0x02
     da0:	9b 81       	ldd	r25, Y+3	; 0x03
     da2:	61 15       	cp	r22, r1
     da4:	71 05       	cpc	r23, r1
     da6:	21 f0       	breq	.+8      	; 0xdb0 <malloc+0x92>
     da8:	fb 01       	movw	r30, r22
     daa:	93 83       	std	Z+3, r25	; 0x03
     dac:	82 83       	std	Z+2, r24	; 0x02
     dae:	04 c0       	rjmp	.+8      	; 0xdb8 <malloc+0x9a>
     db0:	90 93 68 02 	sts	0x0268, r25
     db4:	80 93 67 02 	sts	0x0267, r24
     db8:	fe 01       	movw	r30, r28
     dba:	32 96       	adiw	r30, 0x02	; 2
     dbc:	44 c0       	rjmp	.+136    	; 0xe46 <malloc+0x128>
     dbe:	fe 01       	movw	r30, r28
     dc0:	e2 0f       	add	r30, r18
     dc2:	f3 1f       	adc	r31, r19
     dc4:	81 93       	st	Z+, r24
     dc6:	91 93       	st	Z+, r25
     dc8:	22 50       	subi	r18, 0x02	; 2
     dca:	31 09       	sbc	r19, r1
     dcc:	39 83       	std	Y+1, r19	; 0x01
     dce:	28 83       	st	Y, r18
     dd0:	3a c0       	rjmp	.+116    	; 0xe46 <malloc+0x128>
     dd2:	20 91 65 02 	lds	r18, 0x0265
     dd6:	30 91 66 02 	lds	r19, 0x0266
     dda:	23 2b       	or	r18, r19
     ddc:	41 f4       	brne	.+16     	; 0xdee <malloc+0xd0>
     dde:	20 91 02 02 	lds	r18, 0x0202
     de2:	30 91 03 02 	lds	r19, 0x0203
     de6:	30 93 66 02 	sts	0x0266, r19
     dea:	20 93 65 02 	sts	0x0265, r18
     dee:	20 91 00 02 	lds	r18, 0x0200
     df2:	30 91 01 02 	lds	r19, 0x0201
     df6:	21 15       	cp	r18, r1
     df8:	31 05       	cpc	r19, r1
     dfa:	41 f4       	brne	.+16     	; 0xe0c <malloc+0xee>
     dfc:	2d b7       	in	r18, 0x3d	; 61
     dfe:	3e b7       	in	r19, 0x3e	; 62
     e00:	40 91 04 02 	lds	r20, 0x0204
     e04:	50 91 05 02 	lds	r21, 0x0205
     e08:	24 1b       	sub	r18, r20
     e0a:	35 0b       	sbc	r19, r21
     e0c:	e0 91 65 02 	lds	r30, 0x0265
     e10:	f0 91 66 02 	lds	r31, 0x0266
     e14:	e2 17       	cp	r30, r18
     e16:	f3 07       	cpc	r31, r19
     e18:	a0 f4       	brcc	.+40     	; 0xe42 <malloc+0x124>
     e1a:	2e 1b       	sub	r18, r30
     e1c:	3f 0b       	sbc	r19, r31
     e1e:	28 17       	cp	r18, r24
     e20:	39 07       	cpc	r19, r25
     e22:	78 f0       	brcs	.+30     	; 0xe42 <malloc+0x124>
     e24:	ac 01       	movw	r20, r24
     e26:	4e 5f       	subi	r20, 0xFE	; 254
     e28:	5f 4f       	sbci	r21, 0xFF	; 255
     e2a:	24 17       	cp	r18, r20
     e2c:	35 07       	cpc	r19, r21
     e2e:	48 f0       	brcs	.+18     	; 0xe42 <malloc+0x124>
     e30:	4e 0f       	add	r20, r30
     e32:	5f 1f       	adc	r21, r31
     e34:	50 93 66 02 	sts	0x0266, r21
     e38:	40 93 65 02 	sts	0x0265, r20
     e3c:	81 93       	st	Z+, r24
     e3e:	91 93       	st	Z+, r25
     e40:	02 c0       	rjmp	.+4      	; 0xe46 <malloc+0x128>
     e42:	e0 e0       	ldi	r30, 0x00	; 0
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	cf 01       	movw	r24, r30
     e48:	df 91       	pop	r29
     e4a:	cf 91       	pop	r28
     e4c:	08 95       	ret

00000e4e <free>:
     e4e:	cf 93       	push	r28
     e50:	df 93       	push	r29
     e52:	00 97       	sbiw	r24, 0x00	; 0
     e54:	09 f4       	brne	.+2      	; 0xe58 <free+0xa>
     e56:	87 c0       	rjmp	.+270    	; 0xf66 <free+0x118>
     e58:	fc 01       	movw	r30, r24
     e5a:	32 97       	sbiw	r30, 0x02	; 2
     e5c:	13 82       	std	Z+3, r1	; 0x03
     e5e:	12 82       	std	Z+2, r1	; 0x02
     e60:	c0 91 67 02 	lds	r28, 0x0267
     e64:	d0 91 68 02 	lds	r29, 0x0268
     e68:	20 97       	sbiw	r28, 0x00	; 0
     e6a:	81 f4       	brne	.+32     	; 0xe8c <free+0x3e>
     e6c:	20 81       	ld	r18, Z
     e6e:	31 81       	ldd	r19, Z+1	; 0x01
     e70:	28 0f       	add	r18, r24
     e72:	39 1f       	adc	r19, r25
     e74:	80 91 65 02 	lds	r24, 0x0265
     e78:	90 91 66 02 	lds	r25, 0x0266
     e7c:	82 17       	cp	r24, r18
     e7e:	93 07       	cpc	r25, r19
     e80:	79 f5       	brne	.+94     	; 0xee0 <free+0x92>
     e82:	f0 93 66 02 	sts	0x0266, r31
     e86:	e0 93 65 02 	sts	0x0265, r30
     e8a:	6d c0       	rjmp	.+218    	; 0xf66 <free+0x118>
     e8c:	de 01       	movw	r26, r28
     e8e:	20 e0       	ldi	r18, 0x00	; 0
     e90:	30 e0       	ldi	r19, 0x00	; 0
     e92:	ae 17       	cp	r26, r30
     e94:	bf 07       	cpc	r27, r31
     e96:	50 f4       	brcc	.+20     	; 0xeac <free+0x5e>
     e98:	12 96       	adiw	r26, 0x02	; 2
     e9a:	4d 91       	ld	r20, X+
     e9c:	5c 91       	ld	r21, X
     e9e:	13 97       	sbiw	r26, 0x03	; 3
     ea0:	9d 01       	movw	r18, r26
     ea2:	41 15       	cp	r20, r1
     ea4:	51 05       	cpc	r21, r1
     ea6:	09 f1       	breq	.+66     	; 0xeea <free+0x9c>
     ea8:	da 01       	movw	r26, r20
     eaa:	f3 cf       	rjmp	.-26     	; 0xe92 <free+0x44>
     eac:	b3 83       	std	Z+3, r27	; 0x03
     eae:	a2 83       	std	Z+2, r26	; 0x02
     eb0:	40 81       	ld	r20, Z
     eb2:	51 81       	ldd	r21, Z+1	; 0x01
     eb4:	84 0f       	add	r24, r20
     eb6:	95 1f       	adc	r25, r21
     eb8:	8a 17       	cp	r24, r26
     eba:	9b 07       	cpc	r25, r27
     ebc:	71 f4       	brne	.+28     	; 0xeda <free+0x8c>
     ebe:	8d 91       	ld	r24, X+
     ec0:	9c 91       	ld	r25, X
     ec2:	11 97       	sbiw	r26, 0x01	; 1
     ec4:	84 0f       	add	r24, r20
     ec6:	95 1f       	adc	r25, r21
     ec8:	02 96       	adiw	r24, 0x02	; 2
     eca:	91 83       	std	Z+1, r25	; 0x01
     ecc:	80 83       	st	Z, r24
     ece:	12 96       	adiw	r26, 0x02	; 2
     ed0:	8d 91       	ld	r24, X+
     ed2:	9c 91       	ld	r25, X
     ed4:	13 97       	sbiw	r26, 0x03	; 3
     ed6:	93 83       	std	Z+3, r25	; 0x03
     ed8:	82 83       	std	Z+2, r24	; 0x02
     eda:	21 15       	cp	r18, r1
     edc:	31 05       	cpc	r19, r1
     ede:	29 f4       	brne	.+10     	; 0xeea <free+0x9c>
     ee0:	f0 93 68 02 	sts	0x0268, r31
     ee4:	e0 93 67 02 	sts	0x0267, r30
     ee8:	3e c0       	rjmp	.+124    	; 0xf66 <free+0x118>
     eea:	d9 01       	movw	r26, r18
     eec:	13 96       	adiw	r26, 0x03	; 3
     eee:	fc 93       	st	X, r31
     ef0:	ee 93       	st	-X, r30
     ef2:	12 97       	sbiw	r26, 0x02	; 2
     ef4:	4d 91       	ld	r20, X+
     ef6:	5d 91       	ld	r21, X+
     ef8:	a4 0f       	add	r26, r20
     efa:	b5 1f       	adc	r27, r21
     efc:	ea 17       	cp	r30, r26
     efe:	fb 07       	cpc	r31, r27
     f00:	79 f4       	brne	.+30     	; 0xf20 <free+0xd2>
     f02:	80 81       	ld	r24, Z
     f04:	91 81       	ldd	r25, Z+1	; 0x01
     f06:	84 0f       	add	r24, r20
     f08:	95 1f       	adc	r25, r21
     f0a:	02 96       	adiw	r24, 0x02	; 2
     f0c:	d9 01       	movw	r26, r18
     f0e:	11 96       	adiw	r26, 0x01	; 1
     f10:	9c 93       	st	X, r25
     f12:	8e 93       	st	-X, r24
     f14:	82 81       	ldd	r24, Z+2	; 0x02
     f16:	93 81       	ldd	r25, Z+3	; 0x03
     f18:	13 96       	adiw	r26, 0x03	; 3
     f1a:	9c 93       	st	X, r25
     f1c:	8e 93       	st	-X, r24
     f1e:	12 97       	sbiw	r26, 0x02	; 2
     f20:	e0 e0       	ldi	r30, 0x00	; 0
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	8a 81       	ldd	r24, Y+2	; 0x02
     f26:	9b 81       	ldd	r25, Y+3	; 0x03
     f28:	00 97       	sbiw	r24, 0x00	; 0
     f2a:	19 f0       	breq	.+6      	; 0xf32 <free+0xe4>
     f2c:	fe 01       	movw	r30, r28
     f2e:	ec 01       	movw	r28, r24
     f30:	f9 cf       	rjmp	.-14     	; 0xf24 <free+0xd6>
     f32:	ce 01       	movw	r24, r28
     f34:	02 96       	adiw	r24, 0x02	; 2
     f36:	28 81       	ld	r18, Y
     f38:	39 81       	ldd	r19, Y+1	; 0x01
     f3a:	82 0f       	add	r24, r18
     f3c:	93 1f       	adc	r25, r19
     f3e:	20 91 65 02 	lds	r18, 0x0265
     f42:	30 91 66 02 	lds	r19, 0x0266
     f46:	28 17       	cp	r18, r24
     f48:	39 07       	cpc	r19, r25
     f4a:	69 f4       	brne	.+26     	; 0xf66 <free+0x118>
     f4c:	30 97       	sbiw	r30, 0x00	; 0
     f4e:	29 f4       	brne	.+10     	; 0xf5a <free+0x10c>
     f50:	10 92 68 02 	sts	0x0268, r1
     f54:	10 92 67 02 	sts	0x0267, r1
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <free+0x110>
     f5a:	13 82       	std	Z+3, r1	; 0x03
     f5c:	12 82       	std	Z+2, r1	; 0x02
     f5e:	d0 93 66 02 	sts	0x0266, r29
     f62:	c0 93 65 02 	sts	0x0265, r28
     f66:	df 91       	pop	r29
     f68:	cf 91       	pop	r28
     f6a:	08 95       	ret

00000f6c <strnlen_P>:
     f6c:	fc 01       	movw	r30, r24
     f6e:	05 90       	lpm	r0, Z+
     f70:	61 50       	subi	r22, 0x01	; 1
     f72:	70 40       	sbci	r23, 0x00	; 0
     f74:	01 10       	cpse	r0, r1
     f76:	d8 f7       	brcc	.-10     	; 0xf6e <strnlen_P+0x2>
     f78:	80 95       	com	r24
     f7a:	90 95       	com	r25
     f7c:	8e 0f       	add	r24, r30
     f7e:	9f 1f       	adc	r25, r31
     f80:	08 95       	ret

00000f82 <memset>:
     f82:	dc 01       	movw	r26, r24
     f84:	01 c0       	rjmp	.+2      	; 0xf88 <memset+0x6>
     f86:	6d 93       	st	X+, r22
     f88:	41 50       	subi	r20, 0x01	; 1
     f8a:	50 40       	sbci	r21, 0x00	; 0
     f8c:	e0 f7       	brcc	.-8      	; 0xf86 <memset+0x4>
     f8e:	08 95       	ret

00000f90 <strnlen>:
     f90:	fc 01       	movw	r30, r24
     f92:	61 50       	subi	r22, 0x01	; 1
     f94:	70 40       	sbci	r23, 0x00	; 0
     f96:	01 90       	ld	r0, Z+
     f98:	01 10       	cpse	r0, r1
     f9a:	d8 f7       	brcc	.-10     	; 0xf92 <strnlen+0x2>
     f9c:	80 95       	com	r24
     f9e:	90 95       	com	r25
     fa0:	8e 0f       	add	r24, r30
     fa2:	9f 1f       	adc	r25, r31
     fa4:	08 95       	ret

00000fa6 <fputc>:
     fa6:	0f 93       	push	r16
     fa8:	1f 93       	push	r17
     faa:	cf 93       	push	r28
     fac:	df 93       	push	r29
     fae:	18 2f       	mov	r17, r24
     fb0:	09 2f       	mov	r16, r25
     fb2:	eb 01       	movw	r28, r22
     fb4:	8b 81       	ldd	r24, Y+3	; 0x03
     fb6:	81 fd       	sbrc	r24, 1
     fb8:	03 c0       	rjmp	.+6      	; 0xfc0 <fputc+0x1a>
     fba:	8f ef       	ldi	r24, 0xFF	; 255
     fbc:	9f ef       	ldi	r25, 0xFF	; 255
     fbe:	20 c0       	rjmp	.+64     	; 0x1000 <fputc+0x5a>
     fc0:	82 ff       	sbrs	r24, 2
     fc2:	10 c0       	rjmp	.+32     	; 0xfe4 <fputc+0x3e>
     fc4:	4e 81       	ldd	r20, Y+6	; 0x06
     fc6:	5f 81       	ldd	r21, Y+7	; 0x07
     fc8:	2c 81       	ldd	r18, Y+4	; 0x04
     fca:	3d 81       	ldd	r19, Y+5	; 0x05
     fcc:	42 17       	cp	r20, r18
     fce:	53 07       	cpc	r21, r19
     fd0:	7c f4       	brge	.+30     	; 0xff0 <fputc+0x4a>
     fd2:	e8 81       	ld	r30, Y
     fd4:	f9 81       	ldd	r31, Y+1	; 0x01
     fd6:	9f 01       	movw	r18, r30
     fd8:	2f 5f       	subi	r18, 0xFF	; 255
     fda:	3f 4f       	sbci	r19, 0xFF	; 255
     fdc:	39 83       	std	Y+1, r19	; 0x01
     fde:	28 83       	st	Y, r18
     fe0:	10 83       	st	Z, r17
     fe2:	06 c0       	rjmp	.+12     	; 0xff0 <fputc+0x4a>
     fe4:	e8 85       	ldd	r30, Y+8	; 0x08
     fe6:	f9 85       	ldd	r31, Y+9	; 0x09
     fe8:	81 2f       	mov	r24, r17
     fea:	19 95       	eicall
     fec:	89 2b       	or	r24, r25
     fee:	29 f7       	brne	.-54     	; 0xfba <fputc+0x14>
     ff0:	2e 81       	ldd	r18, Y+6	; 0x06
     ff2:	3f 81       	ldd	r19, Y+7	; 0x07
     ff4:	2f 5f       	subi	r18, 0xFF	; 255
     ff6:	3f 4f       	sbci	r19, 0xFF	; 255
     ff8:	3f 83       	std	Y+7, r19	; 0x07
     ffa:	2e 83       	std	Y+6, r18	; 0x06
     ffc:	81 2f       	mov	r24, r17
     ffe:	90 2f       	mov	r25, r16
    1000:	df 91       	pop	r29
    1002:	cf 91       	pop	r28
    1004:	1f 91       	pop	r17
    1006:	0f 91       	pop	r16
    1008:	08 95       	ret

0000100a <__ultoa_invert>:
    100a:	fa 01       	movw	r30, r20
    100c:	aa 27       	eor	r26, r26
    100e:	28 30       	cpi	r18, 0x08	; 8
    1010:	51 f1       	breq	.+84     	; 0x1066 <__ultoa_invert+0x5c>
    1012:	20 31       	cpi	r18, 0x10	; 16
    1014:	81 f1       	breq	.+96     	; 0x1076 <__ultoa_invert+0x6c>
    1016:	e8 94       	clt
    1018:	6f 93       	push	r22
    101a:	6e 7f       	andi	r22, 0xFE	; 254
    101c:	6e 5f       	subi	r22, 0xFE	; 254
    101e:	7f 4f       	sbci	r23, 0xFF	; 255
    1020:	8f 4f       	sbci	r24, 0xFF	; 255
    1022:	9f 4f       	sbci	r25, 0xFF	; 255
    1024:	af 4f       	sbci	r26, 0xFF	; 255
    1026:	b1 e0       	ldi	r27, 0x01	; 1
    1028:	3e d0       	rcall	.+124    	; 0x10a6 <__ultoa_invert+0x9c>
    102a:	b4 e0       	ldi	r27, 0x04	; 4
    102c:	3c d0       	rcall	.+120    	; 0x10a6 <__ultoa_invert+0x9c>
    102e:	67 0f       	add	r22, r23
    1030:	78 1f       	adc	r23, r24
    1032:	89 1f       	adc	r24, r25
    1034:	9a 1f       	adc	r25, r26
    1036:	a1 1d       	adc	r26, r1
    1038:	68 0f       	add	r22, r24
    103a:	79 1f       	adc	r23, r25
    103c:	8a 1f       	adc	r24, r26
    103e:	91 1d       	adc	r25, r1
    1040:	a1 1d       	adc	r26, r1
    1042:	6a 0f       	add	r22, r26
    1044:	71 1d       	adc	r23, r1
    1046:	81 1d       	adc	r24, r1
    1048:	91 1d       	adc	r25, r1
    104a:	a1 1d       	adc	r26, r1
    104c:	20 d0       	rcall	.+64     	; 0x108e <__ultoa_invert+0x84>
    104e:	09 f4       	brne	.+2      	; 0x1052 <__ultoa_invert+0x48>
    1050:	68 94       	set
    1052:	3f 91       	pop	r19
    1054:	2a e0       	ldi	r18, 0x0A	; 10
    1056:	26 9f       	mul	r18, r22
    1058:	11 24       	eor	r1, r1
    105a:	30 19       	sub	r19, r0
    105c:	30 5d       	subi	r19, 0xD0	; 208
    105e:	31 93       	st	Z+, r19
    1060:	de f6       	brtc	.-74     	; 0x1018 <__ultoa_invert+0xe>
    1062:	cf 01       	movw	r24, r30
    1064:	08 95       	ret
    1066:	46 2f       	mov	r20, r22
    1068:	47 70       	andi	r20, 0x07	; 7
    106a:	40 5d       	subi	r20, 0xD0	; 208
    106c:	41 93       	st	Z+, r20
    106e:	b3 e0       	ldi	r27, 0x03	; 3
    1070:	0f d0       	rcall	.+30     	; 0x1090 <__ultoa_invert+0x86>
    1072:	c9 f7       	brne	.-14     	; 0x1066 <__ultoa_invert+0x5c>
    1074:	f6 cf       	rjmp	.-20     	; 0x1062 <__ultoa_invert+0x58>
    1076:	46 2f       	mov	r20, r22
    1078:	4f 70       	andi	r20, 0x0F	; 15
    107a:	40 5d       	subi	r20, 0xD0	; 208
    107c:	4a 33       	cpi	r20, 0x3A	; 58
    107e:	18 f0       	brcs	.+6      	; 0x1086 <__ultoa_invert+0x7c>
    1080:	49 5d       	subi	r20, 0xD9	; 217
    1082:	31 fd       	sbrc	r19, 1
    1084:	40 52       	subi	r20, 0x20	; 32
    1086:	41 93       	st	Z+, r20
    1088:	02 d0       	rcall	.+4      	; 0x108e <__ultoa_invert+0x84>
    108a:	a9 f7       	brne	.-22     	; 0x1076 <__ultoa_invert+0x6c>
    108c:	ea cf       	rjmp	.-44     	; 0x1062 <__ultoa_invert+0x58>
    108e:	b4 e0       	ldi	r27, 0x04	; 4
    1090:	a6 95       	lsr	r26
    1092:	97 95       	ror	r25
    1094:	87 95       	ror	r24
    1096:	77 95       	ror	r23
    1098:	67 95       	ror	r22
    109a:	ba 95       	dec	r27
    109c:	c9 f7       	brne	.-14     	; 0x1090 <__ultoa_invert+0x86>
    109e:	00 97       	sbiw	r24, 0x00	; 0
    10a0:	61 05       	cpc	r22, r1
    10a2:	71 05       	cpc	r23, r1
    10a4:	08 95       	ret
    10a6:	9b 01       	movw	r18, r22
    10a8:	ac 01       	movw	r20, r24
    10aa:	0a 2e       	mov	r0, r26
    10ac:	06 94       	lsr	r0
    10ae:	57 95       	ror	r21
    10b0:	47 95       	ror	r20
    10b2:	37 95       	ror	r19
    10b4:	27 95       	ror	r18
    10b6:	ba 95       	dec	r27
    10b8:	c9 f7       	brne	.-14     	; 0x10ac <__ultoa_invert+0xa2>
    10ba:	62 0f       	add	r22, r18
    10bc:	73 1f       	adc	r23, r19
    10be:	84 1f       	adc	r24, r20
    10c0:	95 1f       	adc	r25, r21
    10c2:	a0 1d       	adc	r26, r0
    10c4:	08 95       	ret

000010c6 <_exit>:
    10c6:	f8 94       	cli

000010c8 <__stop_program>:
    10c8:	ff cf       	rjmp	.-2      	; 0x10c8 <__stop_program>
