Title: University archive

## University

Documents from my undergraduate and PhD degrees.

[Emulating a large memory with a collection of smaller ones](/files/emulation.pdf),
<br>Unpublished paper, 2014 ([arXiv](http://arxiv.org/abs/1210.1158v2)).

[Scalable abstractions for general-purpose parallel computation]({filename}/thesis.md),
<br>Ph.D. Thesis, University of Bristol. March 2014.

The Sire programming language [definition]({{'sire/sire-definition.pdf'|asset}}) and [syntax]({{'sire/sire-syntax.pdf'|asset}})
<br>Excerpts from my Ph.D. thesis, 2014.

[Scalable data abstractions for distributed parallel computations](https://arxiv.org/abs/1210.1157),
<br>Unpublished paper, 2012 (arXiv).

[Fast distributed process creation with the XMOS XS1 architecture](/files/cpa11-paper.pdf),
<br>Communicating Process Architectures, University of Limerick. June 2011
([arXiv](http://arxiv.org/abs/1105.3843), [slides](files/cpa11-slides.pdf)).

[A network simulator with reconfigurable routing and topology](/files/network-simulator.pdf),
<br>User guide, 2011 ([GitHub](https://github.com/jameshanlon/network-simulator)).

[The XMOS XK-XMP-64 development board](http://ieeexplore.ieee.org/document/5948572),
<br>Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, Pittsburgh, PA, 2011, pp. 255-256.

[Dynamic generation of parallel computations](/files/ukef10-paper.pdf),
<br>UK Electronics Forum, Newcastle University, June 2010 ([slides](/files/ukef10-slides.pdf)).

[XMP-64 performance experiments](/files/xmp64experiments.pdf),
<br>XMOS technical report, 2010 ([GitHub](https://github.com/jameshanlon/xmp64-experiments)).

[Universal routing in processor networks](/files/dissertation.pdf),
<br>Masters Thesis, University of Bristol. May 2009.
