[{"DBLP title": "Towards performance and reliability-efficient computing in the dark silicon era.", "DBLP authors": ["J\u00f6rg Henkel", "Santiago Pagani", "Heba Khdr", "Florian Kriebel", "Semeen Rehman", "Muhammad Shafique"], "year": 2016, "MAG papers": [{"PaperId": 2346543509, "PaperTitle": "towards performance and reliability efficient computing in the dark silicon era", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Towards near-threshold server processors.", "DBLP authors": ["Ali Pahlevan", "Javier Picorel", "Arash Pourhabibi Zarandi", "Davide Rossi", "Marina Zapater", "Andrea Bartolini", "Pablo Garc\u00eda Del Valle", "David Atienza", "Luca Benini", "Babak Falsafi"], "year": 2016, "MAG papers": [{"PaperId": 2269750162, "PaperTitle": "towards near threshold server processors", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"eth zurich": 2.0, "ecole polytechnique federale de lausanne": 7.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "Can beyond-CMOS devices illuminate dark silicon?", "DBLP authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2016, "MAG papers": [{"PaperId": 2345813002, "PaperTitle": "can beyond cmos devices illuminate dark silicon", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "OTEM: Optimized Thermal and Energy Management for Hybrid Electrical Energy Storage in Electric Vehicles.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2016, "MAG papers": [{"PaperId": 2346860341, "PaperTitle": "otem optimized thermal and energy management for hybrid electrical energy storage in electric vehicles", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Supertask: Maximizing runnable-level parallelism in AUTOSAR applications.", "DBLP authors": ["Sebastian Kehr", "Milos Panic", "Eduardo Qui\u00f1ones", "Bert B\u00f6ddeker", "Jorge Becerril Sandoval", "Jaume Abella", "Francisco J. Cazorla", "G\u00fcnter Sch\u00e4fer"], "year": 2016, "MAG papers": [{"PaperId": 2346230411, "PaperTitle": "supertask maximizing runnable level parallelism in autosar applications", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"denso": 3.0, "technische universitat ilmenau": 1.0, "barcelona supercomputing center": 4.0}}], "source": "ES"}, {"DBLP title": "Formal analysis based evaluation of software defined networking for time-sensitive Ethernet.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2346044136, "PaperTitle": "formal analysis based evaluation of software defined networking for time sensitive ethernet", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerated Artificial Neural Networks on FPGA for fault detection in automotive systems.", "DBLP authors": ["Shanker Shreejith", "Bezborah Anshuman", "Suhaib A. Fahmy"], "year": 2016, "MAG papers": [{"PaperId": 2273594154, "PaperTitle": "accelerated artificial neural networks on fpga for fault detection in automotive systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of warwick": 1.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization for Multiple Patterning Lithography with cutting process and beyond.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2346177355, "PaperTitle": "optimization for multiple patterning lithography with cutting process and beyond", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A fast manufacturability aware Optical Proximity Correction (OPC) algorithm with adaptive wafer image estimation.", "DBLP authors": ["Ahmed Awad", "Atsushi Takahashi", "Chikaaki Kodama"], "year": 2016, "MAG papers": [{"PaperId": 2346707445, "PaperTitle": "a fast manufacturability aware optical proximity correction opc algorithm with adaptive wafer image estimation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"toshiba": 1.0, "tokyo institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Redundant via insertion in directed self-assembly lithography.", "DBLP authors": ["Woohyun Chung", "Seongbo Shim", "Youngsoo Shin"], "year": 2016, "MAG papers": [{"PaperId": 2346485268, "PaperTitle": "redundant via insertion in directed self assembly lithography", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Improved performance of 3DIC implementations through inherent awareness of mix-and-match die stacking.", "DBLP authors": ["Kwangsoo Han", "Andrew B. Kahng", "Jiajia Li"], "year": 2016, "MAG papers": [{"PaperId": 2346865439, "PaperTitle": "improved performance of 3dic implementations through inherent awareness of mix and match die stacking", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A discrete thermal controller for chip-multiprocessors.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Bingsheng He"], "year": 2016, "MAG papers": [{"PaperId": 2347205185, "PaperTitle": "a discrete thermal controller for chip multiprocessors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Swallow: Building an energy-transparent many-core embedded real-time system.", "DBLP authors": ["Simon J. Hollis", "Steve Kerrison"], "year": 2016, "MAG papers": [{"PaperId": 2262051924, "PaperTitle": "swallow building an energy transparent many core embedded real time system", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of bristol": 2.0}}], "source": "ES"}, {"DBLP title": "A novel cache-utilization based dynamic voltage frequency scaling (DVFS) mechanism for reliability enhancements.", "DBLP authors": ["Yen-Hao Chen", "Yi-Lun Tang", "Yi-Yu Liu", "Allen C.-H. Wu", "TingTing Hwang"], "year": 2016, "MAG papers": [{"PaperId": 2346171757, "PaperTitle": "a novel cache utilization based dynamic voltage frequency scaling dvfs mechanism for reliability enhancements", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"jiangnan university": 1.0, "national tsing hua university": 3.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient kernel management on GPUs.", "DBLP authors": ["Xiuhong Li", "Yun Liang"], "year": 2016, "MAG papers": [{"PaperId": 2346977986, "PaperTitle": "efficient kernel management on gpus", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Probabilistic WCET estimation in presence of hardware for mitigating the impact of permanent faults.", "DBLP authors": ["Damien Hardy", "Isabelle Puaut", "Yiannakis Sazeides"], "year": 2016, "MAG papers": [{"PaperId": 2346118352, "PaperTitle": "probabilistic wcet estimation in presence of hardware for mitigating the impact of permanent faults", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of rennes": 2.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "A four-mode model for efficient fault-tolerant mixed-criticality systems.", "DBLP authors": ["Zaid Al-bayati", "Jonah Caplan", "Brett H. Meyer", "Haibo Zeng"], "year": 2016, "MAG papers": [{"PaperId": 2345996566, "PaperTitle": "a four mode model for efficient fault tolerant mixed criticality systems", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"mcgill university": 3.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "Providing formal latency guarantees for ARQ-based protocols in Networks-on-Chip.", "DBLP authors": ["Eberle A. Rambo", "Selma Saidi", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2346485321, "PaperTitle": "providing formal latency guarantees for arq based protocols in networks on chip", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Achieving 100% cell-aware coverage by design.", "DBLP authors": ["Zeye Liu", "Ben Niewenhuis", "Soumya Mittal", "R. D. (Shawn) Blanton"], "year": 2016, "MAG papers": [{"PaperId": 2345901286, "PaperTitle": "achieving 100 cell aware coverage by design", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Modeling fabrication non-uniformity in chip-scale silicon photonic interconnects.", "DBLP authors": ["Mahdi Nikdast", "Gabriela Nicolescu", "Jelena Trajkovic", "Odile Liboiron-Ladouceur"], "year": 2016, "MAG papers": [{"PaperId": 2345990019, "PaperTitle": "modeling fabrication non uniformity in chip scale silicon photonic interconnects", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mcgill university": 1.0, "ecole polytechnique de montreal": 2.0, "concordia university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient spatial variation modeling via robust dictionary learning.", "DBLP authors": ["Changhai Liao", "Jun Tao", "Xuan Zeng", "Yangfeng Su", "Dian Zhou", "Xin Li"], "year": 2016, "MAG papers": [{"PaperId": 2346463609, "PaperTitle": "efficient spatial variation modeling via robust dictionary learning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fudan university": 5.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "TOTAL: TRNG on-the-fly testing for attack detection using Lightweight hardware.", "DBLP authors": ["Bohan Yang", "Vladimir Rozic", "Nele Mentens", "Wim Dehaene", "Ingrid Verbauwhede"], "year": 2016, "MAG papers": [{"PaperId": 2346579331, "PaperTitle": "total trng on the fly testing for attack detection using lightweight hardware", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "On-chip fingerprinting of IC topology for integrity verification.", "DBLP authors": ["Maxime Lecomte", "Jacques J. A. Fournier", "Philippe Maurine"], "year": 2016, "MAG papers": [{"PaperId": 2272141564, "PaperTitle": "on chip fingerprinting of ic topology for integrity verification", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Activation of logic encrypted chips: Pre-test or post-test?", "DBLP authors": ["Muhammad Yasin", "Samah Mohamed Saeed", "Jeyavijayan Rajendran", "Ozgur Sinanoglu"], "year": 2016, "MAG papers": [{"PaperId": 2346502084, "PaperTitle": "activation of logic encrypted chips pre test or post test", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 63, "Affiliations": {"university of texas at dallas": 1.0, "new york university abu dhabi": 1.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Multiplier-less Artificial Neurons exploiting error resiliency for energy-efficient neural computing.", "DBLP authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2952331963, "PaperTitle": "multiplier less artificial neurons exploiting error resiliency for energy efficient neural computing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 4.0}}, {"PaperId": 2289254158, "PaperTitle": "multiplier less artificial neurons exploiting error resiliency for energy efficient neural computing", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 77, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Significance driven hybrid 8T-6T SRAM for energy-efficient synaptic storage in artificial neural networks.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Parami Wijesinghe", "Syed Shakib Sarwar", "Akhilesh Jaiswal", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2952231683, "PaperTitle": "significance driven hybrid 8t 6t sram for energy efficient synaptic storage in artificial neural networks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"purdue university": 5.0}}, {"PaperId": 2289567715, "PaperTitle": "significance driven hybrid 8t 6t sram for energy efficient synaptic storage in artificial neural networks", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Network delay-aware energy management for mobile systems.", "DBLP authors": ["Minho Ju", "Hyeonggyu Kim", "Soontae Kim"], "year": 2016, "MAG papers": [{"PaperId": 2346594575, "PaperTitle": "network delay aware energy management for mobile systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Enabling simultaneously bi-directional TSV signaling for energy and area efficient 3D-ICs.", "DBLP authors": ["Sunghyun Park", "Alice Wang", "Uming Ko", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "year": 2016, "MAG papers": [{"PaperId": 2347189907, "PaperTitle": "enabling simultaneously bi directional tsv signaling for energy and area efficient 3d ics", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mediatek": 2.0, "massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits.", "DBLP authors": ["Jens Trommer", "Andre Heinzig", "Tim Baldauf", "Thomas Mikolajick", "Walter M. Weber", "Michael Raitza", "Marcus V\u00f6lp"], "year": 2016, "MAG papers": [{"PaperId": 2346682451, "PaperTitle": "reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"dresden university of technology": 7.0}}], "source": "ES"}, {"DBLP title": "Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Robert Wille", "Giovanni De Micheli"], "year": 2016, "MAG papers": [{"PaperId": 2240155316, "PaperTitle": "exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "johannes kepler university of linz": 1.0}}], "source": "ES"}, {"DBLP title": "Conservative modeling of shared resource contention for dependent tasks in partitioned multi-core systems.", "DBLP authors": ["Junchul Choi", "Donghyun Kang", "Soonhoi Ha"], "year": 2016, "MAG papers": [{"PaperId": 2347019782, "PaperTitle": "conservative modeling of shared resource contention for dependent tasks in partitioned multi core systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Formal worst-case timing analysis of Ethernet TSN's burst-limiting shaper.", "DBLP authors": ["Daniel Thiele", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2346206503, "PaperTitle": "formal worst case timing analysis of ethernet tsn s burst limiting shaper", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Real-time analysis of engine control applications with speed estimation.", "DBLP authors": ["Alessandro Biondi", "Giorgio C. Buttazzo"], "year": 2016, "MAG papers": [{"PaperId": 2345975736, "PaperTitle": "real time analysis of engine control applications with speed estimation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"sant anna school of advanced studies": 2.0}}], "source": "ES"}, {"DBLP title": "Trace-based analysis methodology of program flash contention in embedded multicore systems.", "DBLP authors": ["Lin Li", "Albrecht Mayer"], "year": 2016, "MAG papers": [{"PaperId": 2346445093, "PaperTitle": "trace based analysis methodology of program flash contention in embedded multicore systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing.", "DBLP authors": ["Anteneh Gebregiorgis", "Saman Kiamehr", "Fabian Oboril", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2346367101, "PaperTitle": "a cross layer analysis of soft error aging and process variation in near threshold computing", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Fast-yet-accurate variation-aware current and voltage modelling of radiation-induced transient fault.", "DBLP authors": ["Hsuan-Ming Huang", "Yuwen Lin", "Charles H.-P. Wen"], "year": 2016, "MAG papers": [{"PaperId": 2345859524, "PaperTitle": "fast yet accurate variation aware current and voltage modelling of radiation induced transient fault", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "A detailed methodology to compute Soft Error Rates in advanced technologies.", "DBLP authors": ["Marc Riera", "Ramon Canal", "Jaume Abella", "Antonio Gonz\u00e1lez"], "year": 2016, "MAG papers": [{"PaperId": 2346282901, "PaperTitle": "a detailed methodology to compute soft error rates in advanced technologies", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis of NBTI effects on high frequency digital circuits.", "DBLP authors": ["Ahmet Unutulmaz", "Domenik Helms", "Reef Eilers", "Malte Metzdorf", "Ben Kaczer", "Wolfgang Nebel"], "year": 2016, "MAG papers": [{"PaperId": 2346863047, "PaperTitle": "analysis of nbti effects on high frequency digital circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"offis": 4.0, "katholieke universiteit leuven": 1.0, "university of oldenburg": 1.0}}], "source": "ES"}, {"DBLP title": "A scalable lane detection algorithm on COTSs with OpenCL.", "DBLP authors": ["Kai Huang", "Biao Hu", "Jan Botsch", "Nikhil Madduri", "Alois C. Knoll"], "year": 2016, "MAG papers": [{"PaperId": 2272223371, "PaperTitle": "a scalable lane detection algorithm on cotss with opencl", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"sun yat sen university": 1.0, "university of wurzburg": 1.0, "technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Simulation of falling rain for robustness testing of video-based surround sensing systems.", "DBLP authors": ["Dennis Hospach", "Stefan M\u00fcller", "Wolfgang Rosenstiel", "Oliver Bringmann"], "year": 2016, "MAG papers": [{"PaperId": 2346409908, "PaperTitle": "simulation of falling rain for robustness testing of video based surround sensing systems", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of tubingen": 4.0}}], "source": "ES"}, {"DBLP title": "Proposal for fast directional energy interchange used in MCMC-based autonomous decentralized mechanism toward resilient microgrid.", "DBLP authors": ["Yusuke Sakumoto", "Ittetsu Taniguchi"], "year": 2016, "MAG papers": [{"PaperId": 2346057884, "PaperTitle": "proposal for fast directional energy interchange used in mcmc based autonomous decentralized mechanism toward resilient microgrid", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ritsumeikan university": 1.0, "tokyo metropolitan university": 1.0}}], "source": "ES"}, {"DBLP title": "Grid-based Self-Aligned Quadruple Patterning aware two dimensional routing pattern.", "DBLP authors": ["Takeshi Ihara", "Toshiyuki Hongo", "Atsushi Takahashi", "Chikaaki Kodama"], "year": 2016, "MAG papers": [{"PaperId": 2346113131, "PaperTitle": "grid based self aligned quadruple patterning aware two dimensional routing pattern", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tokyo institute of technology": 3.0, "toshiba": 1.0}}], "source": "ES"}, {"DBLP title": "Practical ILP-based routing of standard cells.", "DBLP authors": ["Hsueh-Ju Lu", "En-Jang Jang", "Ang Lu", "Yu Ting Zhang", "Yu-He Chang", "Chi-Hung Lin", "Rung-Bin Lin"], "year": 2016, "MAG papers": [{"PaperId": 2347098851, "PaperTitle": "practical ilp based routing of standard cells", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"yuan ze university": 7.0}}], "source": "ES"}, {"DBLP title": "A procedure for improving the distribution of congestion in global routing.", "DBLP authors": ["Daohang Shi", "Azadeh Davoodi", "Jeffrey T. Linderoth"], "year": 2016, "MAG papers": [{"PaperId": 2345465714, "PaperTitle": "a procedure for improving the distribution of congestion in global routing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Machine Learned Machines: Adaptive co-optimization of caches, cores, and On-chip Network.", "DBLP authors": ["Rahul Jain", "Preeti Ranjan Panda", "Sreenivas Subramoney"], "year": 2016, "MAG papers": [{"PaperId": 2345722469, "PaperTitle": "machine learned machines adaptive co optimization of caches cores and on chip network", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of technology delhi": 2.0, "techno india": 1.0}}], "source": "ES"}, {"DBLP title": "Improving performance by monitoring while maintaining worst-case guarantees.", "DBLP authors": ["Syed Md Jakaria Abdullah", "Kai Lampka", "Wang Yi"], "year": 2016, "MAG papers": [{"PaperId": 2344249348, "PaperTitle": "improving performance by monitoring while maintaining worst case guarantees", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "Fault Tolerant Non-Volatile spintronic flip-flop.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2345993855, "PaperTitle": "fault tolerant non volatile spintronic flip flop", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Towards automatic diagnosis of minority carriers propagation problems in HV/HT automotive smart power ICs.", "DBLP authors": ["Yasser Moursy", "Hao Zou", "Ramy Iskander", "Pierre Tisserand", "Dieu-My Ton", "Giuseppe Pasetti", "Ehrenfried Seebacher", "Alexander Steinmair", "Thomas Gneiting", "Heidrun Alius"], "year": 2016, "MAG papers": [{"PaperId": 2346350805, "PaperTitle": "towards automatic diagnosis of minority carriers propagation problems in hv ht automotive smart power ics", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ams ag": 2.0, "university of paris": 3.0, "valeo": 2.0}}], "source": "ES"}, {"DBLP title": "HPAZ: A high-throughput pipeline architecture of ZUC in hardware.", "DBLP authors": ["Zongbin Liu", "Qinglong Zhang", "Cunqing Ma", "Changting Li", "Jiwu Jing"], "year": 2016, "MAG papers": [{"PaperId": 2346023863, "PaperTitle": "hpaz a high throughput pipeline architecture of zuc in hardware", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards a highly reliable SRAM-based PUFs.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Paolo Prinetto"], "year": 2016, "MAG papers": [{"PaperId": 2346824758, "PaperTitle": "towards a highly reliable sram based pufs", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of turin": 2.0}}], "source": "ES"}, {"DBLP title": "Current based PUF exploiting random variations in SRAM cells.", "DBLP authors": ["Fengchao Zhang", "Shuo Yang", "Jim Plusquellic", "Swarup Bhunia"], "year": 2016, "MAG papers": [{"PaperId": 2345666964, "PaperTitle": "current based puf exploiting random variations in sram cells", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of florida": 3.0, "university of new mexico": 1.0}}], "source": "ES"}, {"DBLP title": "Behavioral modeling of timing slack variation in digital circuits due to power supply noise.", "DBLP authors": ["Taesik Na", "Saibal Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2345718979, "PaperTitle": "behavioral modeling of timing slack variation in digital circuits due to power supply noise", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Lossless compression algorithm based on dictionary coding for multiple e-beam direct write system.", "DBLP authors": ["Pei-Chun Lin", "Yu-Hsuan Pai", "Yu-Hsiang Chiu", "Shao-Yuan Fang", "Charlie Chung-Ping Chen"], "year": 2016, "MAG papers": [{"PaperId": 2346554365, "PaperTitle": "lossless compression algorithm based on dictionary coding for multiple e beam direct write system", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 4.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "PhoNoCMap: An application mapping tool for photonic networks-on-chip.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2016, "MAG papers": [{"PaperId": 2345447241, "PaperTitle": "phonocmap an application mapping tool for photonic networks on chip", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of naples federico ii": 2.0}}], "source": "ES"}, {"DBLP title": "Design of an efficient ready queue for earliest-deadline-first (EDF) scheduler.", "DBLP authors": ["Risat Mahmud Pathan"], "year": 2016, "MAG papers": [{"PaperId": 2346731995, "PaperTitle": "design of an efficient ready queue for earliest deadline first edf scheduler", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chalmers university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "RT level timing modeling for aging prediction.", "DBLP authors": ["Nils Koppaetzky", "Malte Metzdorf", "Reef Eilers", "Domenik Helms", "Wolfgang Nebel"], "year": 2016, "MAG papers": [{"PaperId": 2346245685, "PaperTitle": "rt level timing modeling for aging prediction", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"offis": 4.0, "university of oldenburg": 1.0}}], "source": "ES"}, {"DBLP title": "Fast time-domain simulation for reliable fault detection.", "DBLP authors": ["Bratislav Tasic", "Jos J. Dohmen", "Rick Janssen", "E. Jan W. ter Maten", "Theo G. J. Beelen", "Roland Pulch"], "year": 2016, "MAG papers": [{"PaperId": 2808846839, "PaperTitle": "fast time domain simulation for reliable fault detection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2347007445, "PaperTitle": "fast time domain simulation for reliable fault detection", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"nxp semiconductors": 3.0, "eindhoven university of technology": 1.0, "university of wuppertal": 1.0, "university of greifswald": 1.0}}], "source": "ES"}, {"DBLP title": "Holistic coupled field and circuit simulation.", "DBLP authors": ["Wim Schoenmaker", "Peter Meuris", "Christian Strohm", "Caren Tischendorf"], "year": 2016, "MAG papers": [{"PaperId": 2346084210, "PaperTitle": "holistic coupled field and circuit simulation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"katholieke universiteit leuven": 2.0, "humboldt university of berlin": 2.0}}], "source": "ES"}, {"DBLP title": "Model Order Reduction for nanoelectronics coupled problems with many inputs.", "DBLP authors": ["Nicodemus Banagaaya", "Lihong Feng", "Wim Schoenmaker", "Peter Meuris", "Aarnout Wieers", "Renaud Gillon", "Peter Benner"], "year": 2016, "MAG papers": [{"PaperId": 2346560410, "PaperTitle": "model order reduction for nanoelectronics coupled problems with many inputs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"on semiconductor": 2.0, "max planck society": 3.0, "katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "Shape optimization of a power MOS device under uncertainties.", "DBLP authors": ["Piotr Putek", "Peter Meuris", "Roland Pulch", "E. Jan W. ter Maten", "Michael Gunther", "Wim Schoenmaker", "Frederik Deleu", "Aarnout Wieers"], "year": 2016, "MAG papers": [{"PaperId": 2345473591, "PaperTitle": "shape optimization of a power mos device under uncertainties", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of wuppertal": 3.0, "on semiconductor": 2.0, "katholieke universiteit leuven": 2.0, "university of greifswald": 1.0}}], "source": "ES"}, {"DBLP title": "Practical evaluation of code injection in encrypted firmware updates.", "DBLP authors": ["Oscar M. Guillen", "Dawin Schmidt", "Georg Sigl"], "year": 2016, "MAG papers": [{"PaperId": 2346708451, "PaperTitle": "practical evaluation of code injection in encrypted firmware updates", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 2.0, "ludwig maximilian university of munich": 1.0}}], "source": "ES"}, {"DBLP title": "Integration of ROP/JOP monitoring IPs in an ARM-based SoC.", "DBLP authors": ["Yongje Lee", "Jinyong Lee", "Ingoo Heo", "Dongil Hwang", "Yunheung Paek"], "year": 2016, "MAG papers": [{"PaperId": 2346983457, "PaperTitle": "integration of rop jop monitoring ips in an arm based soc", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Verifying information flow properties of firmware using symbolic execution.", "DBLP authors": ["Pramod Subramanyan", "Sharad Malik", "Hareesh Khattri", "Abhranil Maiti", "Jason M. Fung"], "year": 2016, "MAG papers": [{"PaperId": 2347205253, "PaperTitle": "verifying information flow properties of firmware using symbolic execution", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"princeton university": 2.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Low-overhead adaptive constrast enhancement and power reduction for OLEDs.", "DBLP authors": ["Daniele Jahier Pagliari", "Massimo Poncino", "Enrico Macii"], "year": 2016, "MAG papers": [{"PaperId": 2345453105, "PaperTitle": "low overhead adaptive constrast enhancement and power reduction for oleds", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic energy burst scaling for transiently powered systems.", "DBLP authors": ["Andres Gomez", "Lukas Sigrist", "Michele Magno", "Luca Benini", "Lothar Thiele"], "year": 2016, "MAG papers": [{"PaperId": 2345609443, "PaperTitle": "dynamic energy burst scaling for transiently powered systems", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 62, "Affiliations": {"eth zurich": 5.0}}], "source": "ES"}, {"DBLP title": "Low-power multichannel spectro-temporal feature extraction circuit for audio pattern wake-up.", "DBLP authors": ["Dinko Oletic", "Vedran Bilas", "Michele Magno", "Norbert Felber", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2345759121, "PaperTitle": "low power multichannel spectro temporal feature extraction circuit for audio pattern wake up", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of zagreb": 2.0, "eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "3T-TFET bitcell based TFET-CMOS hybrid SRAM design for Ultra-Low Power applications.", "DBLP authors": ["Navneet Gupta", "Adam Makosiej", "Andrei Vladimirescu", "Amara Amara", "Costin Anghel"], "year": 2016, "MAG papers": [{"PaperId": 2347174824, "PaperTitle": "3t tfet bitcell based tfet cmos hybrid sram design for ultra low power applications", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"institut superieur d electronique de paris": 4.0, "commissariat a l energie atomique et aux energies alternatives": 1.0}}], "source": "ES"}, {"DBLP title": "Design of latches and flip-flops using emerging tunneling devices.", "DBLP authors": ["Xunzhao Yin", "Behnam Sedighi", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2016, "MAG papers": [{"PaperId": 2346591187, "PaperTitle": "design of latches and flip flops using emerging tunneling devices", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing.", "DBLP authors": ["Mohsen Imani", "Shruti Patil", "Tajana Simunic Rosing"], "year": 2016, "MAG papers": [{"PaperId": 2346297475, "PaperTitle": "masc ultra low energy multiple access single charge tcam for approximate computing", "Year": 2016, "CitationCount": 43, "EstimatedCitation": 61, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Distributed fair scheduling for many-cores.", "DBLP authors": ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2345912831, "PaperTitle": "distributed fair scheduling for many cores", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"karlsruhe institute of technology": 3.0, "national university of singapore": 2.0}}], "source": "ES"}, {"DBLP title": "Keep it slow and in time: Online DVFS with hard real-time workloads.", "DBLP authors": ["Kai Lampka", "Bj\u00f6rn Forsberg"], "year": 2016, "MAG papers": [{"PaperId": 2340576516, "PaperTitle": "keep it slow and in time online dvfs with hard real time workloads", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"uppsala university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting process variation for retention induced refresh minimization on flash memory.", "DBLP authors": ["Yejia Di", "Liang Shi", "Kaijie Wu", "Chun Jason Xue"], "year": 2016, "MAG papers": [{"PaperId": 2345514967, "PaperTitle": "exploiting process variation for retention induced refresh minimization on flash memory", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"chongqing university": 3.0, "city university of hong kong": 1.0}}, {"PaperId": 2567651238, "PaperTitle": "exploiting process variation for retention induced refresh minimization on flash memory", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accurate synthesis of integrated RF passive components using surrogate models.", "DBLP authors": ["F\u00e1bio Passos", "Reinier Gonzalez-Echevarria", "Elisenda Roca", "Rafael Castro-L\u00f3pez", "Francisco V. Fern\u00e1ndez"], "year": 2016, "MAG papers": [{"PaperId": 2346823915, "PaperTitle": "accurate synthesis of integrated rf passive components using surrogate models", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"spanish national research council": 5.0}}], "source": "ES"}, {"DBLP title": "Implementation and quality testing for compact models implemented in Verilog-A.", "DBLP authors": ["Anindya Mukherjee", "Andreas Pawlak", "Michael Schr\u00f6ter", "Didier C\u00e9li", "Zoltan Huszka"], "year": 2016, "MAG papers": [{"PaperId": 2347096228, "PaperTitle": "implementation and quality testing for compact models implemented in verilog a", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 3.0, "ams ag": 1.0}}], "source": "ES"}, {"DBLP title": "Multi-harmonic nonlinear modeling of low-power PWM DC-DC converters operating in CCM and DCM.", "DBLP authors": ["Ya Wang", "Di Gao", "Dani A. Tannir", "Peng Li"], "year": 2016, "MAG papers": [{"PaperId": 2346595158, "PaperTitle": "multi harmonic nonlinear modeling of low power pwm dc dc converters operating in ccm and dcm", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lebanese american university": 1.0, "texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Availability and interpretability of optimal control for criticality estimation in vehicle active safety.", "DBLP authors": ["Stephan Herrmann", "Wolfgang Utschick"], "year": 2016, "MAG papers": [{"PaperId": 2346127461, "PaperTitle": "availability and interpretability of optimal control for criticality estimation in vehicle active safety", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Fading memory effects in a memristor for Cellular Nanoscale Network applications.", "DBLP authors": ["Alon Ascoli", "Ronald Tetzlaff", "Leon O. Chua", "John Paul Strachan", "R. Stanley Williams"], "year": 2016, "MAG papers": [{"PaperId": 2346674044, "PaperTitle": "fading memory effects in a memristor for cellular nanoscale network applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hewlett packard": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "The Programmable Logic-in-Memory (PLiM) computer.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Anne Siemon", "Eike Linn", "Rainer Waser", "Anupam Chattopadhyay", "Giovanni De Micheli"], "year": 2016, "MAG papers": [{"PaperId": 2345622364, "PaperTitle": "the programmable logic in memory plim computer", "Year": 2016, "CitationCount": 77, "EstimatedCitation": 126, "Affiliations": {"rwth aachen university": 3.0, "nanyang technological university": 1.0, "ecole polytechnique federale de lausanne": 2.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits.", "DBLP authors": ["Duo Liu", "Cunxi Yu", "Xiangyu Zhang", "Daniel E. Holcomb"], "year": 2016, "MAG papers": [{"PaperId": 2347054447, "PaperTitle": "oracle guided incremental sat solving to reverse engineer camouflaged logic circuits", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 57, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "A fully-digital EM pulse detector.", "DBLP authors": ["David El-Baze", "Jean-Baptiste Rigaud", "Philippe Maurine"], "year": 2016, "MAG papers": [{"PaperId": 2274485941, "PaperTitle": "a fully digital em pulse detector", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On the development of a new countermeasure based on a laser attack RTL fault model.", "DBLP authors": ["Charalampos Ananiadis", "Athanasios Papadimitriou", "David H\u00e9ly", "Vincent Beroulle", "Paolo Maistri", "R\u00e9gis Leveugle"], "year": 2016, "MAG papers": [{"PaperId": 2346748018, "PaperTitle": "on the development of a new countermeasure based on a laser attack rtl fault model", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"centre national de la recherche scientifique": 2.0, "university of grenoble": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-story power distribution networks for GPUs.", "DBLP authors": ["Qixiang Zhang", "Liangzhen Lai", "Mark Gottscho", "Puneet Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2346190054, "PaperTitle": "multi story power distribution networks for gpus", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 3.0, "zhejiang university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient cache memories using a dual-Vt 4T SRAM cell with read-assist techniques.", "DBLP authors": ["Alireza Shafaei", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 2346579226, "PaperTitle": "energy efficient cache memories using a dual vt 4t sram cell with read assist techniques", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Learning-based dynamic reliability management for dark silicon processor considering EM effects.", "DBLP authors": ["Taeyoung Kim", "Xin Huang", "Hai-Bao Chen", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2347205803, "PaperTitle": "learning based dynamic reliability management for dark silicon processor considering em effects", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"shanghai jiao tong university": 1.0, "university of california riverside": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "MNSIM: Simulation platform for memristor-based neuromorphic computing system.", "DBLP authors": ["Lixue Xia", "Boxun Li", "Tianqi Tang", "Peng Gu", "Xiling Yin", "Wenqin Huangfu", "Pai-Yu Chen", "Shimeng Yu", "Yu Cao", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2346143906, "PaperTitle": "mnsim simulation platform for memristor based neuromorphic computing system", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 109, "Affiliations": {"arizona state university": 3.0, "tsinghua university": 8.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Conditional Deep Learning for energy-efficient and enhanced pattern recognition.", "DBLP authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"], "year": 2016, "MAG papers": [{"PaperId": 2267244539, "PaperTitle": "conditional deep learning for energy efficient and enhanced pattern recognition", "Year": 2016, "CitationCount": 87, "EstimatedCitation": 116, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Error Models for machine learning kernels implemented on stochastic nanoscale fabrics.", "DBLP authors": ["Sai Zhang", "Naresh R. Shanbhag"], "year": 2016, "MAG papers": [{"PaperId": 2346708235, "PaperTitle": "probabilistic error models for machine learning kernels implemented on stochastic nanoscale fabrics", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "A new parallel SystemC kernel leveraging manycore architectures.", "DBLP authors": ["Nicolas Ventroux", "Tanguy Sassolas"], "year": 2016, "MAG papers": [{"PaperId": 2346345466, "PaperTitle": "a new parallel systemc kernel leveraging manycore architectures", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SystemC-link: Parallel SystemC simulation using time-decoupled segments.", "DBLP authors": ["Jan Henrik Weinstock", "Rainer Leupers", "Gerd Ascheid", "Dietmar Petras", "Andreas Hoffmann"], "year": 2016, "MAG papers": [{"PaperId": 2346256938, "PaperTitle": "systemc link parallel systemc simulation using time decoupled segments", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"rwth aachen university": 3.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Orthogonal signal modeling and operational computation of AMS circuits for fast and accurate system simulation.", "DBLP authors": ["Leandro Gil", "Martin Radetzki"], "year": 2016, "MAG papers": [{"PaperId": 2346199645, "PaperTitle": "orthogonal signal modeling and operational computation of ams circuits for fast and accurate system simulation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Built-in test of millimeter-Wave circuits based on non-intrusive sensors.", "DBLP authors": ["Athanasios Dimakos", "Haralampos-G. D. Stratigopoulos", "Alexandre Siligaris", "Salvador Mir", "Emeric de Foucauld"], "year": 2016, "MAG papers": [{"PaperId": 2347050280, "PaperTitle": "built in test of millimeter wave circuits based on non intrusive sensors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of grenoble": 2.0, "university of paris": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive delay monitoring for wide voltage-range operation.", "DBLP authors": ["Jongho Kim", "Gunhee Lee", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung Tae Do", "Jung Yun Choi"], "year": 2016, "MAG papers": [{"PaperId": 2345774767, "PaperTitle": "adaptive delay monitoring for wide voltage range operation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 3.0, "samsung": 4.0}}], "source": "ES"}, {"DBLP title": "Analytical design optimization of sub-ranging ADC based on stochastic comparator.", "DBLP authors": ["Md. Maruf Hossain", "Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"], "year": 2016, "MAG papers": [{"PaperId": 2345646207, "PaperTitle": "analytical design optimization of sub ranging adc based on stochastic comparator", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokyo": 4.0}}], "source": "ES"}, {"DBLP title": "Analyzing the impact of injected sensor data on an Advanced Driver Assistance System using the OP2TIMUS prototyping platform.", "DBLP authors": ["Alexander St\u00fchring", "G\u00fcnter Ehmen", "Sibylle B. Fr\u00f6schle"], "year": 2016, "MAG papers": [{"PaperId": 2345408877, "PaperTitle": "analyzing the impact of injected sensor data on an advanced driver assistance system using the op2timus prototyping platform", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of oldenburg": 2.0, "offis": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojans in incompletely specified on-chip bus systems.", "DBLP authors": ["Nicole Fern", "Ismail San", "\u00c7etin Kaya Ko\u00e7", "Kwang-Ting Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2346828776, "PaperTitle": "hardware trojans in incompletely specified on chip bus systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Workload-aware power optimization strategy for asymmetric multiprocessors.", "DBLP authors": ["Emanuele Del Sozzo", "Gianluca C. Durelli", "E. M. G. Trainiti", "Antonio Miele", "Marco D. Santambrogio", "Cristiana Bolchini"], "year": 2016, "MAG papers": [{"PaperId": 2346924214, "PaperTitle": "workload aware power optimization strategy for asymmetric multiprocessors", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"polytechnic university of milan": 6.0}}], "source": "ES"}, {"DBLP title": "The slowdown or race-to-idle question: Workload-aware energy optimization of SMT multicore platforms under process variation.", "DBLP authors": ["Anup Das", "Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2016, "MAG papers": [{"PaperId": 2194829090, "PaperTitle": "the slowdown or race to idle question workload aware energy optimization of smt multicore platforms under process variation", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Towards general purpose computations on low-end mobile GPUs.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2016, "MAG papers": [{"PaperId": 2346261419, "PaperTitle": "towards general purpose computations on low end mobile gpus", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of catalonia": 2.0}}], "source": "ES"}, {"DBLP title": "Estimating delay differences of arbiter PUFs using silicon data.", "DBLP authors": ["S. V. Sandeep Avvaru", "Chen Zhou", "Saroj Satapathy", "Yingjie Lao", "Chris H. Kim", "Keshab K. Parhi"], "year": 2016, "MAG papers": [{"PaperId": 2346507481, "PaperTitle": "estimating delay differences of arbiter pufs using silicon data", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of minnesota": 6.0}}], "source": "ES"}, {"DBLP title": "On the use of Forward Body Biasing to decrease the repeatability of laser-induced faults.", "DBLP authors": ["Marc Lacruche", "Noemie Beringuier-Boher", "Jean-Max Dutertre", "Jean-Baptiste Rigaud", "Edith Kussener"], "year": 2016, "MAG papers": [{"PaperId": 2346224592, "PaperTitle": "on the use of forward body biasing to decrease the repeatability of laser induced faults", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole nationale superieure des mines de saint etienne": 4.0}}], "source": "ES"}, {"DBLP title": "Sequential analysis driven reset optimization to improve power, area and routability.", "DBLP authors": ["Srihari Yechangunja", "Raj Shekhar", "Mohit Kumar", "Nikhil Tripathi", "Abhishek Mittal", "Abhishek Ranjan", "Jianfeng Liu", "Minyoung Mo", "Kyung Tae Do", "Jung Yun Choi", "SungHo Park"], "year": 2016, "MAG papers": [{"PaperId": 2346760804, "PaperTitle": "sequential analysis driven reset optimization to improve power area and routability", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 6.0, "samsung": 5.0}}], "source": "ES"}, {"DBLP title": "Efficient global optimization of MEMS based on surrogate model assisted evolutionary algorithm.", "DBLP authors": ["Bo Liu", "Anna Nikolaeva"], "year": 2016, "MAG papers": [{"PaperId": 2347167331, "PaperTitle": "efficient global optimization of mems based on surrogate model assisted evolutionary algorithm", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"glynd\u0175r university": 1.0, "bauman moscow state technical university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient monitoring of loose-ordering properties for SystemC/TLM.", "DBLP authors": ["Yuliia Romenska", "Florence Maraninchi"], "year": 2016, "MAG papers": [{"PaperId": 2274065659, "PaperTitle": "efficient monitoring of loose ordering properties for systemc tlm", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 2.0}}], "source": "ES"}, {"DBLP title": "Testable design of repeaterless low swing on-chip interconnect.", "DBLP authors": ["K. Naveen", "Dinesh Kumar Sharma"], "year": 2016, "MAG papers": [{"PaperId": 2275849894, "PaperTitle": "testable design of repeaterless low swing on chip interconnect", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "All-digital hybrid-control buck converter for Integrated Voltage Regulator applications.", "DBLP authors": ["Ta-Tung Yen", "Bin Yu", "Visvesh S. Sathe"], "year": 2016, "MAG papers": [{"PaperId": 2346620912, "PaperTitle": "all digital hybrid control buck converter for integrated voltage regulator applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 3.0}}], "source": "ES"}, {"DBLP title": "Panel: Looking backwards and forwards.", "DBLP authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Antun Domic", "Enrico Macii", "Domenico Rossi", "Joseph Sawicki"], "year": 2016, "MAG papers": [{"PaperId": 2345712237, "PaperTitle": "panel looking backwards and forwards", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 1.0, "ecole polytechnique federale de lausanne": 1.0, "synopsys": 2.0, "stmicroelectronics": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Aging-aware voltage scaling.", "DBLP authors": ["Victor M. van Santen", "Hussam Amrouch", "Narendra Parihar", "Souvik Mahapatra", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2346485801, "PaperTitle": "aging aware voltage scaling", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"indian institute of technology bombay": 2.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "RECORD: Reducing register traffic for checkpointing in embedded processors.", "DBLP authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2016, "MAG papers": [{"PaperId": 2345502817, "PaperTitle": "record reducing register traffic for checkpointing in embedded processors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Error resilience and energy efficiency: An LDPC decoder design study.", "DBLP authors": ["Philipp Schl\u00e4fer", "Chu-Hsiang Huang", "Clayton Schoeny", "Christian Weis", "Yao Li", "Norbert Wehn", "Lara Dolecek"], "year": 2016, "MAG papers": [{"PaperId": 2346815056, "PaperTitle": "error resilience and energy efficiency an ldpc decoder design study", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california los angeles": 3.0, "kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Runtime interval optimization and dependable performance for application-level checkpointing.", "DBLP authors": ["Apostolos Kokolis", "Alexandros Mavrogiannis", "Dimitrios Rodopoulos", "Christos Strydis", "Dimitrios Soudris"], "year": 2016, "MAG papers": [{"PaperId": 2346107425, "PaperTitle": "runtime interval optimization and dependable performance for application level checkpointing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"erasmus university rotterdam": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "A systematic approach to automated construction of power emulation models.", "DBLP authors": ["Benjamin A. Bj\u00f8rnseth", "Asbj\u00f8rn Djupdal", "Lasse Natvig"], "year": 2016, "MAG papers": [{"PaperId": 2345608509, "PaperTitle": "a systematic approach to automated construction of power emulation models", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic generation of power state machines through dynamic mining of temporal assertions.", "DBLP authors": ["Alessandro Danese", "Graziano Pravadelli", "Ivan Zandona"], "year": 2016, "MAG papers": [{"PaperId": 2339638694, "PaperTitle": "automatic generation of power state machines through dynamic mining of temporal assertions", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Approximation through logic isolation for the design of quality configurable circuits.", "DBLP authors": ["Shubham Jain", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2346021534, "PaperTitle": "approximation through logic isolation for the design of quality configurable circuits", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Architecture synthesis for cost-constrained fault-tolerant flow-based biochips.", "DBLP authors": ["Morten Chabert Eskesen", "Paul Pop", "Seetal Potluri"], "year": 2016, "MAG papers": [{"PaperId": 2345389793, "PaperTitle": "architecture synthesis for cost constrained fault tolerant flow based biochips", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technical university of denmark": 3.0}}], "source": "ES"}, {"DBLP title": "Sieve-valve-aware synthesis of flow-based microfluidic biochips considering specific biological execution limitations.", "DBLP authors": ["Mengchu Li", "Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2345517693, "PaperTitle": "sieve valve aware synthesis of flow based microfluidic biochips considering specific biological execution limitations", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national tsing hua university": 1.0, "technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Integrated and real-time quantitative analysis using cyberphysical digital-microfluidic biochips.", "DBLP authors": ["Mohamed Ibrahim", "Krishnendu Chakrabarty", "Kristin Scott"], "year": 2016, "MAG papers": [{"PaperId": 2346835354, "PaperTitle": "integrated and real time quantitative analysis using cyberphysical digital microfluidic biochips", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Self-triggered controllers and hard real-time guarantees.", "DBLP authors": ["Amir Aminifar", "Paulo Tabuada", "Petru Eles", "Zebo Peng"], "year": 2016, "MAG papers": [{"PaperId": 2345744881, "PaperTitle": "self triggered controllers and hard real time guarantees", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"linkoping university": 3.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "A spatio-temporal fractal model for a CPS approach to brain-machine-body interfaces.", "DBLP authors": ["Yuankun Xue", "Saul Rodriguez", "Paul Bogdan"], "year": 2016, "MAG papers": [{"PaperId": 2345826817, "PaperTitle": "a spatio temporal fractal model for a cps approach to brain machine body interfaces", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Modular code generation for emulating the electrical conduction system of the human heart.", "DBLP authors": ["Nathan Allen", "Sidharta Andalam", "Partha S. Roop", "Avinash Malik", "Mark Trew", "Nitish D. Patel"], "year": 2016, "MAG papers": [{"PaperId": 2346088499, "PaperTitle": "modular code generation for emulating the electrical conduction system of the human heart", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of auckland": 6.0}}], "source": "ES"}, {"DBLP title": "Resource utilization and Quality-of-Control trade-off for a composable platform.", "DBLP authors": ["Juan Valencia", "E. P. van Horssen", "Dip Goswami", "W. P. M. H. Heemels", "Kees Goossens"], "year": 2016, "MAG papers": [{"PaperId": 2347042013, "PaperTitle": "resource utilization and quality of control trade off for a composable platform", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"eindhoven university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Inexact designs for approximate low power addition by cell replacement.", "DBLP authors": ["Haider A. F. Almurib", "T. Nandha Kumar", "Fabrizio Lombardi"], "year": 2016, "MAG papers": [{"PaperId": 2346541696, "PaperTitle": "inexact designs for approximate low power addition by cell replacement", "Year": 2016, "CitationCount": 79, "EstimatedCitation": 108, "Affiliations": {"northeastern university": 1.0, "university of nottingham": 2.0}}], "source": "ES"}, {"DBLP title": "A general approach for highly defect tolerant Parallel Prefix Adder design.", "DBLP authors": ["Soumya Banerjee", "Wenjing Rao"], "year": 2016, "MAG papers": [{"PaperId": 2346106325, "PaperTitle": "a general approach for highly defect tolerant parallel prefix adder design", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Inverters' self-checking monitors for reliable photovoltaic systems.", "DBLP authors": ["Martin Oma\u00f1a", "A. Fiore", "Cecilia Metra"], "year": 2016, "MAG papers": [{"PaperId": 2346917693, "PaperTitle": "inverters self checking monitors for reliable photovoltaic systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "EUROSERVER: Share-anything scale-out micro-server design.", "DBLP authors": ["Manolis Marazakis", "John Goodacre", "Didier Fuin", "Paul M. Carpenter", "John Thomson", "Emil Mat\u00fas", "Antimo Bruno", "Per Stenstr\u00f6m", "J\u00e9r\u00f4me Martin", "Yves Durand", "Isabelle Dor"], "year": 2016, "MAG papers": [{"PaperId": 2346654724, "PaperTitle": "euroserver share anything scale out micro server design", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"chalmers university of technology": 1.0, "dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy minimization at all layers of the data center: The ParaDIME project.", "DBLP authors": ["Oscar Palomar", "Santhosh Kumar Rethinagiri", "Gulay Yalcin", "J. Rub\u00e9n Titos Gil", "Pablo Prieto", "Emma Torrella", "Osman S. Unsal", "Adri\u00e1n Cristal", "Pascal Felber", "Anita Sobe", "Yaroslav Hayduk", "Mascha Kurpicz", "Christof Fetzer", "Thomas Knauth", "Malte Schneega\u00df", "Jens Struckmeier", "Dragomir Milojevic"], "year": 2016, "MAG papers": [{"PaperId": 2345849883, "PaperTitle": "energy minimization at all layers of the data center the paradime project", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"imec": 1.0, "university of neuch\u00e2tel": 4.0}}], "source": "ES"}, {"DBLP title": "Rack-scale disaggregated cloud data centers: The dReDBox project vision.", "DBLP authors": ["Kostas Katrinis", "Dimitris Syrivelis", "Dionisios N. Pnevmatikatos", "Georgios Zervas", "Dimitris Theodoropoulos", "Iordanis Koutsopoulos", "K. Hasharoni", "Daniel Raho", "Christian Pinto", "F. Espina", "Sergio L\u00f3pez-Buedo", "Q. Chen", "Mario Nemirovsky", "Damian Roca", "H. Klos", "T. Berends"], "year": 2016, "MAG papers": [{"PaperId": 2345506493, "PaperTitle": "rack scale disaggregated cloud data centers the dredbox project vision", "Year": 2016, "CitationCount": 61, "EstimatedCitation": 87, "Affiliations": {"university of bristol": 2.0, "barcelona supercomputing center": 2.0, "university of thessaly": 1.0, "ibm": 1.0, "athens university of economics and business": 1.0, "technical university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "ECOSCALE: Reconfigurable computing and runtime system for future exascale systems.", "DBLP authors": ["Iakovos Mavroidis", "Ioannis Papaefstathiou", "Luciano Lavagno", "Dimitrios S. Nikolopoulos", "Dirk Koch", "John Goodacre", "Ioannis Sourdis", "Vassilis Papaefstathiou", "Marcello Coppola", "Manuel Palomino"], "year": 2016, "MAG papers": [{"PaperId": 2283501819, "PaperTitle": "ecoscale reconfigurable computing and runtime system for future exascale systems", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"queen s university belfast": 1.0, "chalmers university of technology": 2.0, "university of manchester": 2.0, "acciona": 1.0, "stmicroelectronics": 1.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling HPC for QoS-sensitive applications: The MANGO approach.", "DBLP authors": ["Jose Flich", "Giovanni Agosta", "Philipp Ampletzer", "David Atienza Alonso", "Carlo Brandolese", "Alessandro Cilardo", "William Fornaciari", "Ynse Hoornenborg", "Mario Kovac", "Bruno Maitre", "Giuseppe Massari", "Hrvoje Mlinaric", "Ermis Papastefanakis", "Fabrice Roudet", "Rafael Tornero", "Davide Zoni"], "year": 2016, "MAG papers": [{"PaperId": 2346269601, "PaperTitle": "enabling hpc for qos sensitive applications the mango approach", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of valencia": 2.0, "polytechnic university of milan": 5.0, "university of zagreb": 2.0, "philips": 1.0, "ecole normale superieure": 1.0, "eaton corporation": 1.0, "thales communications": 2.0}}], "source": "ES"}, {"DBLP title": "Autotuning and adaptivity approach for energy efficient Exascale HPC systems: The ANTAREX approach.", "DBLP authors": ["Cristina Silvano", "Giovanni Agosta", "Andrea Bartolini", "Andrea R. Beccari", "Luca Benini", "Jo\u00e3o Bispo", "Radim Cmar", "Jo\u00e3o M. P. Cardoso", "Carlo Cavazzoni", "Jan Martinovic", "Gianluca Palermo", "Martin Palkovic", "Pedro Pinto", "Erven Rohou", "Nico Sanna", "Katerina Slaninov\u00e1"], "year": 2016, "MAG papers": [{"PaperId": 2346163807, "PaperTitle": "autotuning and adaptivity approach for energy efficient exascale hpc systems the antarex approach", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of porto": 3.0, "polytechnic university of milan": 3.0, "technical university of ostrava": 3.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "A digital processor architecture for combined EEG/EMG falling risk prediction.", "DBLP authors": ["Valerio F. Annese", "Marco Crepaldi", "Danilo Demarchi", "Daniela De Venuto"], "year": 2016, "MAG papers": [{"PaperId": 2346237337, "PaperTitle": "a digital processor architecture for combined eeg emg falling risk prediction", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"instituto politecnico nacional": 2.0, "istituto italiano di tecnologia": 1.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Distributed-neuron-network based machine learning on smart-gateway network towards real-time indoor data analytics.", "DBLP authors": ["Hantao Huang", "Yuehua Cai", "Hao Yu"], "year": 2016, "MAG papers": [{"PaperId": 2346769154, "PaperTitle": "distributed neuron network based machine learning on smart gateway network towards real time indoor data analytics", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Touch-based system for beat-to-beat impedance cardiogram acquisition and hemodynamic parameters estimation.", "DBLP authors": ["Dionisije Sopic", "Srinivasan Murali", "Francisco J. Rinc\u00f3n", "David Atienza"], "year": 2016, "MAG papers": [{"PaperId": 2341560328, "PaperTitle": "touch based system for beat to beat impedance cardiogram acquisition and hemodynamic parameters estimation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Quantifying the benefits of compressed sensing on a WBSN-based real-time biosignal monitor.", "DBLP authors": ["Daniele Bortolotti", "Bojan Milosevic", "Andrea Bartolini", "Elisabetta Farella", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2346690368, "PaperTitle": "quantifying the benefits of compressed sensing on a wbsn based real time biosignal monitor", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bologna": 3.0, "fondazione bruno kessler": 2.0}}], "source": "ES"}, {"DBLP title": "System level synthesis for virtual memory enabled hardware threads.", "DBLP authors": ["Nicolas Estibals", "Ga\u00ebl Deest", "Ali Hassan El Moussawi", "Steven Derrien"], "year": 2016, "MAG papers": [{"PaperId": 2345733324, "PaperTitle": "system level synthesis for virtual memory enabled hardware threads", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of rennes": 4.0}}], "source": "ES"}, {"DBLP title": "Composable, parameterizable templates for high-level synthesis.", "DBLP authors": ["Janarbek Matai", "Dajung Lee", "Alric Althoff", "Ryan Kastner"], "year": 2016, "MAG papers": [{"PaperId": 2346016334, "PaperTitle": "composable parameterizable templates for high level synthesis", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Leveraging power spectral density for scalable system-level accuracy evaluation.", "DBLP authors": ["Benjamin Barrois", "Karthick Parashar", "Olivier Sentieys"], "year": 2016, "MAG papers": [{"PaperId": 2345441909, "PaperTitle": "leveraging power spectral density for scalable system level accuracy evaluation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rennes": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Leader: Accelerating ReRAM-based main memory by leveraging access latency discrepancy in crossbar arrays.", "DBLP authors": ["Hang Zhang", "Nong Xiao", "Fang Liu", "Zhiguang Chen"], "year": 2016, "MAG papers": [{"PaperId": 2345946198, "PaperTitle": "leader accelerating reram based main memory by leveraging access latency discrepancy in crossbar arrays", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"national university of defense technology": 4.0}}], "source": "ES"}, {"DBLP title": "Sliding Basket: An adaptive ECC scheme for runtime write failure suppression of STT-RAM cache.", "DBLP authors": ["Xue Wang", "Mengjie Mao", "Enes Eken", "Wujie Wen", "Hai Li", "Yiran Chen"], "year": 2016, "MAG papers": [{"PaperId": 2346203819, "PaperTitle": "sliding basket an adaptive ecc scheme for runtime write failure suppression of stt ram cache", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of pittsburgh": 5.0, "florida international university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting more parallelism from write operations on PCM.", "DBLP authors": ["Zheng Li", "Fang Wang", "Yu Hua", "Wei Tong", "Jingning Liu", "Yu Chen", "Dan Feng"], "year": 2016, "MAG papers": [{"PaperId": 2345759927, "PaperTitle": "exploiting more parallelism from write operations on pcm", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"huazhong university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "Dynamic partitioning strategy to enhance symbolic execution.", "DBLP authors": ["Brendan A. Marcellino", "Michael S. Hsiao"], "year": 2016, "MAG papers": [{"PaperId": 2346804631, "PaperTitle": "dynamic partitioning strategy to enhance symbolic execution", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Quantitative timing analysis of UML activity diagrams using statistical model checking.", "DBLP authors": ["Fan Gu", "Xinqian Zhang", "Mingsong Chen", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2345889518, "PaperTitle": "quantitative timing analysis of uml activity diagrams using statistical model checking", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"east china normal university": 3.0, "university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Integrating symbolic and statistical methods for testing intelligent systems: Applications to machine learning and computer vision.", "DBLP authors": ["Arvind Ramanathan", "Laura L. Pullum", "Faraz Hussain", "Dwaipayan Chakrabarty", "Sumit Kumar Jha"], "year": 2016, "MAG papers": [{"PaperId": 2187877229, "PaperTitle": "integrating symbolic and statistical methods for testing intelligent systems applications to machine learning and computer vision", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of central florida": 3.0, "oak ridge national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Path selection and sensor insertion flow for age monitoring in FPGAs.", "DBLP authors": ["Mohammad Ebrahimi", "Zana Ghaderi", "Eli Bozorgzadeh", "Zain Navabi"], "year": 2016, "MAG papers": [{"PaperId": 2346657607, "PaperTitle": "path selection and sensor insertion flow for age monitoring in fpgas", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of tehran": 2.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Design and evaluation of reliability-oriented task re-mapping in MPSoCs using time-series analysis of intermittent faults.", "DBLP authors": ["Siva Satyendra Sahoo", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2016, "MAG papers": [{"PaperId": 2346555444, "PaperTitle": "design and evaluation of reliability oriented task re mapping in mpsocs using time series analysis of intermittent faults", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national university of singapore": 2.0, "dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Lifetime-aware load distribution policies in multi-core systems: An in-depth analysis.", "DBLP authors": ["Cristiana Bolchini", "Luca Cassano", "Antonio Miele"], "year": 2016, "MAG papers": [{"PaperId": 2346533423, "PaperTitle": "lifetime aware load distribution policies in multi core systems an in depth analysis", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "A flexible inexact TMR technique for SRAM-based FPGAs.", "DBLP authors": ["Shyamsundar Venkataraman", "Rui Santos", "Akash Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2347014634, "PaperTitle": "a flexible inexact tmr technique for sram based fpgas", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national university of singapore": 2.0, "dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate verification of RC power grids.", "DBLP authors": ["Mohammad Fawaz", "Farid N. Najm"], "year": 2016, "MAG papers": [{"PaperId": 2346140207, "PaperTitle": "accurate verification of rc power grids", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Security-aware development of cyber-physical systems illustrated with automotive case study.", "DBLP authors": ["Viacheslav Izosimov", "Alexandros Asvestopoulos", "Oscar Blomkvist", "Martin T\u00f6rngren"], "year": 2016, "MAG papers": [{"PaperId": 2346461588, "PaperTitle": "security aware development of cyber physical systems illustrated with automotive case study", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"royal institute of technology": 2.0, "scania ab": 2.0}}], "source": "ES"}, {"DBLP title": "Online heuristic for the Multi-Objective Generalized traveling salesman problem.", "DBLP authors": ["Joost van Pinxten", "Marc Geilen", "Twan Basten", "Umar Waqas", "Lou J. Somers"], "year": 2016, "MAG papers": [{"PaperId": 2346748257, "PaperTitle": "online heuristic for the multi objective generalized traveling salesman problem", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"eindhoven university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Towards low overhead control flow checking using regular structured control.", "DBLP authors": ["Zhiqi Zhu", "Joseph Callenes-Sloan"], "year": 2016, "MAG papers": [{"PaperId": 2346748308, "PaperTitle": "towards low overhead control flow checking using regular structured control", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Emulation-based hierarchical fault-injection framework for coarse-to-fine vulnerability analysis of hardware-accelerated approximate algorithms.", "DBLP authors": ["Ioannis Chadjiminas", "Ioannis Savva", "Christos Kyrkou", "Maria K. Michael", "Theocharis Theocharides"], "year": 2016, "MAG papers": [{"PaperId": 2345990146, "PaperTitle": "emulation based hierarchical fault injection framework for coarse to fine vulnerability analysis of hardware accelerated approximate algorithms", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of cyprus": 5.0}}], "source": "ES"}, {"DBLP title": "Technology Transfer in computing systems: The TETRACOM approach.", "DBLP authors": ["Rainer Leupers"], "year": 2016, "MAG papers": [{"PaperId": 2363307994, "PaperTitle": "technology transfer in computing systems the tetracom approach", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rwth aachen university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy vs. reliability trade-offs exploration in biomedical ultra-low power devices.", "DBLP authors": ["Loris Duch", "Pablo Garc\u00eda Del Valle", "Shrikanth Ganapathy", "Andreas Burg", "David Atienza"], "year": 2016, "MAG papers": [{"PaperId": 2271891225, "PaperTitle": "energy vs reliability trade offs exploration in biomedical ultra low power devices", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 5.0}}], "source": "ES"}, {"DBLP title": "A machine learning approach for medication adherence monitoring using body-worn sensors.", "DBLP authors": ["Niloofar Hezarjaribi", "Ramin Fallahzadeh", "Hassan Ghasemzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2346353495, "PaperTitle": "a machine learning approach for medication adherence monitoring using body worn sensors", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "Requirements-centric closed-loop validation of implantable cardiac devices.", "DBLP authors": ["Weiwei Ai", "Nitish D. Patel", "Partha S. Roop"], "year": 2016, "MAG papers": [{"PaperId": 2346361143, "PaperTitle": "requirements centric closed loop validation of implantable cardiac devices", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of auckland": 3.0}}], "source": "ES"}, {"DBLP title": "Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications.", "DBLP authors": ["Nan Liu", "Kwen-Siong Chong", "Weng-Geng Ho", "Bah-Hwee Gwee", "Joseph Sylvester Chang"], "year": 2016, "MAG papers": [{"PaperId": 2346907043, "PaperTitle": "low normalized energy derivation asynchronous circuit synthesis flow through fork join slack matching for cryptographic applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 5.0}}], "source": "ES"}, {"DBLP title": "A lifetime-aware runtime mapping approach for many-core systems in the dark silicon era.", "DBLP authors": ["Mohammad Hashem Haghbayan", "Antonio Miele", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2016, "MAG papers": [{"PaperId": 2346987300, "PaperTitle": "a lifetime aware runtime mapping approach for many core systems in the dark silicon era", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"information technology university": 4.0, "polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Automotive V2X on phones: Enabling next-generation mobile ITS apps.", "DBLP authors": ["Jason H. Gao", "Li-Shiuan Peh"], "year": 2016, "MAG papers": [{"PaperId": 2345481000, "PaperTitle": "automotive v2x on phones enabling next generation mobile its apps", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Collective Knowledge: Towards R&D sustainability.", "DBLP authors": ["Grigori Fursin", "Anton Lokhmotov", "Ed Plowman"], "year": 2016, "MAG papers": [{"PaperId": 2347107777, "PaperTitle": "collective knowledge towards r d sustainability", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Lessons learned from the EU project T-CREST.", "DBLP authors": ["Martin Schoeberl"], "year": 2016, "MAG papers": [{"PaperId": 2346464575, "PaperTitle": "lessons learned from the eu project t crest", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of denmark": 1.0}}], "source": "ES"}, {"DBLP title": "MULTI-POS: Marie Curie network in multi-technology positioning.", "DBLP authors": ["Jari Nurmi", "Elena Simona Lohan"], "year": 2016, "MAG papers": [{"PaperId": 2346029535, "PaperTitle": "multi pos marie curie network in multi technology positioning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tampere university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Program transformations in the POLCA project.", "DBLP authors": ["Jan Kuper", "Lutz Schubert", "Kilian Kempf", "Colin W. Glass", "Daniel Rubio Bonilla", "Manuel Carro"], "year": 2016, "MAG papers": [{"PaperId": 2347176083, "PaperTitle": "program transformations in the polca project", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of twente": 1.0, "university of ulm": 2.0, "university of stuttgart": 2.0, "imdea": 1.0}}], "source": "ES"}, {"DBLP title": "Computation and communication challenges to deploy robots in assisted living environments.", "DBLP authors": ["Georgios Keramidas", "Christos P. Antonopoulos", "Nikolaos S. Voros", "Fynn Schwiegelshohn", "Philipp Wehner", "Jens Rettkowski", "Diana G\u00f6hringer", "Michael H\u00fcbner", "Stasinos Konstantopoulos", "Theodoros Giannakopoulos", "Vangelis Karkaletsis", "Vaggelis Mariatos"], "year": 2016, "MAG papers": [{"PaperId": 2346085290, "PaperTitle": "computation and communication challenges to deploy robots in assisted living environments", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ruhr university bochum": 5.0, "american hotel lodging educational institute": 3.0}}], "source": "ES"}, {"DBLP title": "ATHENIS_3D: Automotive tested high-voltage and embedded non-volatile integrated SoC platform with 3D technology.", "DBLP authors": ["E. Wachmann", "Sergio Saponara", "Cristian Zambelli", "Pierre Tisserand", "J. Charbonnier", "Tobias Erlbacher", "S. Gruenler", "C. Hartler", "J. Siegert", "Pierre Chassard", "D. M. Ton", "Lorenzo Ferrari", "Luca Fanucci"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Run time interpretation for creating custom accelerators.", "DBLP authors": ["Sen Ma", "Zeyad Aklah", "David Andrews"], "year": 2016, "MAG papers": [{"PaperId": 2346074467, "PaperTitle": "run time interpretation for creating custom accelerators", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of arkansas": 3.0}}], "source": "ES"}, {"DBLP title": "A self-adaptive approach to efficiently manage energy and performance in tomorrow's heterogeneous computing systems.", "DBLP authors": ["E. M. G. Trainiti", "Gianluca C. Durelli", "Antonio Miele", "Cristiana Bolchini", "Marco D. Santambrogio"], "year": 2016, "MAG papers": [{"PaperId": 2345966178, "PaperTitle": "a self adaptive approach to efficiently manage energy and performance in tomorrow s heterogeneous computing systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of milan": 5.0}}], "source": "ES"}, {"DBLP title": "Performance-centric scheduling with task migration for a heterogeneous compute node in the data center.", "DBLP authors": ["Achim L\u00f6sch", "Tobias Beisel", "Tobias Kenter", "Christian Plessl", "Marco Platzner"], "year": 2016, "MAG papers": [{"PaperId": 2345600441, "PaperTitle": "performance centric scheduling with task migration for a heterogeneous compute node in the data center", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of paderborn": 5.0}}], "source": "ES"}, {"DBLP title": "Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs.", "DBLP authors": ["Pingfan Meng", "Alric Althoff", "Quentin Gautier", "Ryan Kastner"], "year": 2016, "MAG papers": [{"PaperId": 2345438070, "PaperTitle": "adaptive threshold non pareto elimination re thinking machine learning for system level design space exploration on fpgas", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Monitoring of MTL specifications with IBM's spiking-neuron model.", "DBLP authors": ["Konstantin Selyunin", "Thang Nguyen", "Ezio Bartocci", "Dejan Nickovic", "Radu Grosu"], "year": 2016, "MAG papers": [{"PaperId": 2346761210, "PaperTitle": "monitoring of mtl specifications with ibm s spiking neuron model", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"vienna university of technology": 3.0, "austrian institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Formal probabilistic analysis of distributed resource management schemes in on-chip systems.", "DBLP authors": ["Shafaq Iqtedar", "Osman Hasan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2346483222, "PaperTitle": "formal probabilistic analysis of distributed resource management schemes in on chip systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of the sciences": 2.0, "karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Operating System level data migration scheme in hybrid DRAM-NVM memory architecture.", "DBLP authors": ["Reza Salkhordeh", "Hossein Asadi"], "year": 2016, "MAG papers": [{"PaperId": 2345834493, "PaperTitle": "an operating system level data migration scheme in hybrid dram nvm memory architecture", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead.", "DBLP authors": ["Zhiyong Zhang", "Lei Ju", "Zhiping Jia"], "year": 2016, "MAG papers": [{"PaperId": 2346047170, "PaperTitle": "unified dram and nvm hybrid buffer cache architecture for reducing journaling overhead", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"shandong university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs.", "DBLP authors": ["Saeideh Shirinzadeh", "Mathias Soeken", "Pierre-Emmanuel Gaillardon", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2286699138, "PaperTitle": "fast logic synthesis for rram based in memory computing using majority inverter graphs", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 58, "Affiliations": {"university of bremen": 3.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting resource-constrained parallelism in hard real-time streaming applications.", "DBLP authors": ["Jelena Spasic", "Di Liu", "Todor P. Stefanov"], "year": 2016, "MAG papers": [{"PaperId": 2346749540, "PaperTitle": "exploiting resource constrained parallelism in hard real time streaming applications", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"leiden university": 3.0}}], "source": "ES"}, {"DBLP title": "Transaction Parameterized Dataflow: A model for context-dependent streaming applications.", "DBLP authors": ["XuanKhanh Do", "St\u00e9phane Louise", "Albert Cohen"], "year": 2016, "MAG papers": [{"PaperId": 2346091856, "PaperTitle": "transaction parameterized dataflow a model for context dependent streaming applications", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "GLAsT: Learning formal grammars to translate natural language specifications into hardware assertions.", "DBLP authors": ["Christopher B. Harris", "Ian G. Harris"], "year": 2016, "MAG papers": [{"PaperId": 2345350761, "PaperTitle": "glast learning formal grammars to translate natural language specifications into hardware assertions", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate CEGAR-based ATPG in presence of unknown values for large industrial designs.", "DBLP authors": ["Karsten Scheibler", "Dominik Erb", "Bernd Becker"], "year": 2016, "MAG papers": [{"PaperId": 2345616536, "PaperTitle": "accurate cegar based atpg in presence of unknown values for large industrial designs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of freiburg": 3.0}}], "source": "ES"}, {"DBLP title": "Pre-bond testing of the silicon interposer in 2.5D ICs.", "DBLP authors": ["Ran Wang", "Zipeng Li", "Sukeshwar Kannan", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2346276540, "PaperTitle": "pre bond testing of the silicon interposer in 2 5d ics", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 3.0, "globalfoundries": 1.0}}], "source": "ES"}, {"DBLP title": "Improving SRAM test quality by leveraging self-timed circuits.", "DBLP authors": ["Josef Kinseher", "Leonardo Bonet Zordan", "Ilia Polian", "Andreas Leininger"], "year": 2016, "MAG papers": [{"PaperId": 2346689165, "PaperTitle": "improving sram test quality by leveraging self timed circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of passau": 1.0, "intel mobile communications": 3.0}}], "source": "ES"}, {"DBLP title": "Software security: Vulnerabilities and countermeasures for two attacker models.", "DBLP authors": ["Frank Piessens", "Ingrid Verbauwhede"], "year": 2016, "MAG papers": [{"PaperId": 2345657725, "PaperTitle": "software security vulnerabilities and countermeasures for two attacker models", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "OLITS: An Ohm's Law-like traffic splitting model based on congestion prediction.", "DBLP authors": ["Gaoming Du", "Yanghao Ou", "Xiangyang Li", "Ping Song", "Zhonghai Lu", "Minglun Gao"], "year": 2016, "MAG papers": [{"PaperId": 2345375603, "PaperTitle": "olits an ohm s law like traffic splitting model based on congestion prediction", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"hefei university of technology": 5.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "MCAPI-compliant Hardware Buffer Manager mechanism to support communication in multi-core architectures.", "DBLP authors": ["Thiago Raupp da Rosa", "Thomas Mesquida", "Romain Lemaire", "Fabien Clermidy"], "year": 2016, "MAG papers": [{"PaperId": 2345823555, "PaperTitle": "mcapi compliant hardware buffer manager mechanism to support communication in multi core architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 4.0}}], "source": "ES"}, {"DBLP title": "Slack-based resource arbitration for real-time Networks-on-Chip.", "DBLP authors": ["Adam Kostrzewa", "Selma Saidi", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2346299160, "PaperTitle": "slack based resource arbitration for real time networks on chip", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing Majority-Inverter Graphs with functional hashing.", "DBLP authors": ["Mathias Soeken", "Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2016, "MAG papers": [{"PaperId": 2243301874, "PaperTitle": "optimizing majority inverter graphs with functional hashing", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}], "source": "ES"}, {"DBLP title": "Resource-aware functional ECO patch generation.", "DBLP authors": ["An-Che Cheng", "Iris Hui-Ru Jiang", "Jing-Yang Jou"], "year": 2016, "MAG papers": [{"PaperId": 2347150844, "PaperTitle": "resource aware functional eco patch generation", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous slack matching, gate sizing and repeater insertion for asynchronous circuits.", "DBLP authors": ["Gang Wu", "Chris C. N. Chu"], "year": 2016, "MAG papers": [{"PaperId": 2347058753, "PaperTitle": "simultaneous slack matching gate sizing and repeater insertion for asynchronous circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Formal verification of integer multipliers by combining Gr\u00f6bner basis with logic reduction.", "DBLP authors": ["Amr A. R. Sayed-Ahmed", "Daniel Gro\u00dfe", "Ulrich K\u00fchne", "Mathias Soeken", "Rolf Drechsler"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Root-cause analysis for memory-locked errors.", "DBLP authors": ["John Adler", "Djordje Maksimovic", "Andreas G. Veneris"], "year": 2016, "MAG papers": [{"PaperId": 2346562987, "PaperTitle": "root cause analysis for memory locked errors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Formal verification of clock domain crossing using gate-level models of metastable flip-flops.", "DBLP authors": ["Ghaith Tarawneh", "Andrey Mokhov", "Alex Yakovlev"], "year": 2016, "MAG papers": [{"PaperId": 2346966353, "PaperTitle": "formal verification of clock domain crossing using gate level models of metastable flip flops", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"newcastle university": 3.0}}], "source": "ES"}, {"DBLP title": "Response-time analysis of DAG tasks under fixed priority scheduling with limited preemptions.", "DBLP authors": ["Maria A. Serrano", "Alessandra Melani", "Marko Bertogna", "Eduardo Qui\u00f1ones"], "year": 2016, "MAG papers": [{"PaperId": 2346766445, "PaperTitle": "response time analysis of dag tasks under fixed priority scheduling with limited preemptions", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of modena and reggio emilia": 1.0, "polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 1.0, "sant anna school of advanced studies": 1.0}}], "source": "ES"}, {"DBLP title": "Speed optimization for tasks with two resources.", "DBLP authors": ["Alessandra Melani", "Renato Mancuso", "Daniel Cullina", "Marco Caccamo", "Lothar Thiele"], "year": 2016, "MAG papers": [{"PaperId": 2345365478, "PaperTitle": "speed optimization for tasks with two resources", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 3.0, "sant anna school of advanced studies": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Self-suspension real-time tasks under fixed-relative-deadline fixed-priority scheduling.", "DBLP authors": ["Wen-Hung Huang", "Jian-Jia Chen"], "year": 2016, "MAG papers": [{"PaperId": 2345722445, "PaperTitle": "self suspension real time tasks under fixed relative deadline fixed priority scheduling", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"technical university of dortmund": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware dynamic page allocation policy by future access patterns for Hybrid Memory Cube (HMC).", "DBLP authors": ["Wei-Hen Lo", "Kai-zen Liang", "TingTing Hwang"], "year": 2016, "MAG papers": [{"PaperId": 2345330289, "PaperTitle": "thermal aware dynamic page allocation policy by future access patterns for hybrid memory cube hmc", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing peak temperature for pipelined hard real-time systems.", "DBLP authors": ["Long Cheng", "Kai Huang", "Gang Chen", "Biao Hu", "Alois C. Knoll"], "year": 2016, "MAG papers": [{"PaperId": 2346409883, "PaperTitle": "minimizing peak temperature for pipelined hard real time systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 4.0, "sun yat sen university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal aware scheduling and mapping of multiphase applications onto chip multiprocessor.", "DBLP authors": ["Aryabartta Sahu"], "year": 2016, "MAG papers": [{"PaperId": 2346690323, "PaperTitle": "thermal aware scheduling and mapping of multiphase applications onto chip multiprocessor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology guwahati": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded tutorial: Analog-/mixed-signal verification methods for AMS coverage analysis.", "DBLP authors": ["Erich Barke", "Andreas Furtig", "Georg Glaeser", "Christoph Grimm", "Lars Hedrich", "Stefan Heinen", "Eckhard Hennig", "Hyun-Sek Lukas Lee", "Wolfgang Nebel", "Gregor Nitsche", "Markus Olbrich", "Carna Radojicic", "Fabian Speicher"], "year": 2016, "MAG papers": [{"PaperId": 2345780204, "PaperTitle": "embedded tutorial analog mixed signal verification methods for ams coverage analysis", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"offis": 2.0, "goethe university frankfurt": 2.0, "leibniz university of hanover": 3.0, "kaiserslautern university of technology": 2.0, "rwth aachen university": 2.0, "reutlingen university": 1.0}}], "source": "ES"}, {"DBLP title": "A q-gram birthmarking approach to predicting reusable hardware.", "DBLP authors": ["Kevin Zeng", "Peter M. Athanas"], "year": 2016, "MAG papers": [{"PaperId": 2346996779, "PaperTitle": "a q gram birthmarking approach to predicting reusable hardware", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Captopril: Reducing the pressure of bit flips on hot locations in non-volatile main memories.", "DBLP authors": ["Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2016, "MAG papers": [{"PaperId": 2345376990, "PaperTitle": "captopril reducing the pressure of bit flips on hot locations in non volatile main memories", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Handling complex dependencies in system design.", "DBLP authors": ["Mischa Moestl", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2345594358, "PaperTitle": "handling complex dependencies in system design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A synthesis-agnostic behavioral fault model for high gate-level fault coverage.", "DBLP authors": ["Anton Karputkin", "Jaan Raik"], "year": 2016, "MAG papers": [{"PaperId": 2345356835, "PaperTitle": "a synthesis agnostic behavioral fault model for high gate level fault coverage", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tallinn university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Recursive hierarchical DFT methodology with multi-level clock control and scan pattern retargeting.", "DBLP authors": ["Dan Trock", "Rick Fisette"], "year": 2016, "MAG papers": [{"PaperId": 2345328480, "PaperTitle": "recursive hierarchical dft methodology with multi level clock control and scan pattern retargeting", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Combining graph-based guidance with error effect simulation for efficient safety analysis.", "DBLP authors": ["Jo Laufenberg", "Sebastian Reiter", "Alexander Viehl", "Oliver Bringmann", "Thomas Kropf", "Wolfgang Rosenstiel"], "year": 2016, "MAG papers": [{"PaperId": 2345601772, "PaperTitle": "combining graph based guidance with error effect simulation for efficient safety analysis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tubingen": 4.0, "forschungszentrum informatik": 2.0}}], "source": "ES"}, {"DBLP title": "Packet security with path sensitization for NoCs.", "DBLP authors": ["Travis Boraten", "Avinash Karanth Kodi"], "year": 2016, "MAG papers": [{"PaperId": 2346249115, "PaperTitle": "packet security with path sensitization for nocs", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ohio university": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis of approximate coders for on-chip interconnects using reversible logic.", "DBLP authors": ["Robert Wille", "Oliver Kesz\u00f6cze", "Stefan Hillmich", "Marcel Walter", "Alberto Garc\u00eda Ortiz"], "year": 2016, "MAG papers": [{"PaperId": 2361528138, "PaperTitle": "synthesis of approximate coders for on chip interconnects using reversible logic", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of bremen": 2.0, "johannes kepler university of linz": 1.0}}], "source": "ES"}, {"DBLP title": "Design-synthesis co-optimisation using skewed and tapered gates.", "DBLP authors": ["Ayan Datta", "James D. Warnock", "Ankur Shukla", "Saurabh Gupta", "Yiu H. Chan", "Karthik Mohan", "Charudhattan Nagarajan"], "year": 2016, "MAG papers": [{"PaperId": 2345502034, "PaperTitle": "design synthesis co optimisation using skewed and tapered gates", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "A synthesis-parameter tuning system for autonomous design-space exploration.", "DBLP authors": ["Matthew M. Ziegler", "Hung-Yi Liu", "George Gristede", "Bruce Owens", "Ricardo Nigaglioni", "Luca P. Carloni"], "year": 2016, "MAG papers": [{"PaperId": 2345855315, "PaperTitle": "a synthesis parameter tuning system for autonomous design space exploration", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"columbia university": 2.0, "ibm": 3.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "Unbounded safety verification for hardware using software analyzers.", "DBLP authors": ["Rajdeep Mukherjee", "Peter Schrammel", "Daniel Kroening", "Tom Melham"], "year": 2016, "MAG papers": [{"PaperId": 2346629769, "PaperTitle": "unbounded safety verification for hardware using software analyzers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of oxford": 4.0}}], "source": "ES"}, {"DBLP title": "Verilog2SMV: A tool for word-level verification.", "DBLP authors": ["Ahmed Irfan", "Alessandro Cimatti", "Alberto Griggio", "Marco Roveri", "Roberto Sebastiani"], "year": 2016, "MAG papers": [{"PaperId": 2345650502, "PaperTitle": "verilog2smv a tool for word level verification", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"fondazione bruno kessler": 4.0, "university of trento": 1.0}}], "source": "ES"}, {"DBLP title": "Towards formal verification of real-world SystemC TLM peripheral models - a case study.", "DBLP authors": ["Hoang Minh Le", "Vladimir Herdt", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2345866173, "PaperTitle": "towards formal verification of real world systemc tlm peripheral models a case study", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "Frequency scheduling for resilient chip multi-processors operating at Near Threshold Voltage.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2016, "MAG papers": [{"PaperId": 2346811907, "PaperTitle": "frequency scheduling for resilient chip multi processors operating at near threshold voltage", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "A low overhead error confinement method based on application statistical characteristics.", "DBLP authors": ["Zheng Wang", "Georgios Karakonstantis", "Anupam Chattopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2346187121, "PaperTitle": "a low overhead error confinement method based on application statistical characteristics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 2.0, "queen s university belfast": 1.0}}], "source": "ES"}, {"DBLP title": "SOFIA: Software and control flow integrity architecture.", "DBLP authors": ["Ruan de Clercq", "Ronald De Keulenaer", "Bart Coppens", "Bohan Yang", "Pieter Maene", "Koen De Bosschere", "Bart Preneel", "Bjorn De Sutter", "Ingrid Verbauwhede"], "year": 2016, "MAG papers": [{"PaperId": 2346370213, "PaperTitle": "sofia software and control flow integrity architecture", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 63, "Affiliations": {"katholieke universiteit leuven": 5.0, "ghent university": 4.0}}], "source": "ES"}, {"DBLP title": "Trust, but verify: Why and how to establish trust in embedded devices.", "DBLP authors": ["Aur\u00e9lien Francillon"], "year": 2016, "MAG papers": [{"PaperId": 2301184224, "PaperTitle": "trust but verify why and how to establish trust in embedded devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"institut eurecom": 1.0}}], "source": "ES"}, {"DBLP title": "CrossOver: Clock domain crossing under virtual-channel flow control.", "DBLP authors": ["Michalis Paschou", "Anastasios Psarras", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2016, "MAG papers": [{"PaperId": 2347079473, "PaperTitle": "crossover clock domain crossing under virtual channel flow control", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"democritus university of thrace": 3.0, "university of cyprus": 1.0}}], "source": "ES"}, {"DBLP title": "Correct runtime operation for NoCs through adaptive-region protection.", "DBLP authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"], "year": 2016, "MAG papers": [{"PaperId": 2345361782, "PaperTitle": "correct runtime operation for nocs through adaptive region protection", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant 3-D network-on-chip design using dynamic link sharing.", "DBLP authors": ["Seyyed Hossein Seyyedaghaei Rezaei", "Mehdi Modarressi", "Reza Yazdani Aminabadi", "Masoud Daneshtalab"], "year": 2016, "MAG papers": [{"PaperId": 2346244757, "PaperTitle": "fault tolerant 3 d network on chip design using dynamic link sharing", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tehran": 3.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling the heterogeneous accelerator model on ultra-low power microcontroller platforms.", "DBLP authors": ["Francesco Conti", "Daniele Palossi", "Andrea Marongiu", "Davide Rossi", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2345823960, "PaperTitle": "enabling the heterogeneous accelerator model on ultra low power microcontroller platforms", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of bologna": 4.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal optimization using adaptive approximate computing for video coding.", "DBLP authors": ["Daniel Palomino", "Muhammad Shafique", "Altamiro Amadeu Susin", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2346750789, "PaperTitle": "thermal optimization using adaptive approximate computing for video coding", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"karlsruhe institute of technology": 2.0, "universidade federal do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "High performance Time-of-Flight and color sensor fusion with image-guided depth super resolution.", "DBLP authors": ["Hannes Plank", "Gerald Holweg", "Thomas Herndl", "Norbert Druml"], "year": 2016, "MAG papers": [{"PaperId": 2346220022, "PaperTitle": "high performance time of flight and color sensor fusion with image guided depth super resolution", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"infineon technologies": 4.0}}], "source": "ES"}, {"DBLP title": "Saturated min-sum decoding: An \"afterburner\" for LDPC decoder hardware.", "DBLP authors": ["Stefan Scholl", "Philipp Schl\u00e4fer", "Norbert Wehn"], "year": 2016, "MAG papers": [{"PaperId": 2346068202, "PaperTitle": "saturated min sum decoding an afterburner for ldpc decoder hardware", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Utilizing macromodels in floating random walk based capacitance extraction.", "DBLP authors": ["Wenjian Yu", "Bolong Zhang", "Chao Zhang", "Haiquan Wang", "Luca Daniel"], "year": 2016, "MAG papers": [{"PaperId": 2346801725, "PaperTitle": "utilizing macromodels in floating random walk based capacitance extraction", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 4.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Variability and statistical analysis flow for dynamic linear systems with large number of inputs.", "DBLP authors": ["A. Lucas Martins", "Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2016, "MAG papers": [{"PaperId": 2345675808, "PaperTitle": "variability and statistical analysis flow for dynamic linear systems with large number of inputs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"instituto superior tecnico": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-aware near threshold circuit synthesis.", "DBLP authors": ["Mohammad Saber Golanbari", "Saman Kiamehr", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2345447838, "PaperTitle": "variation aware near threshold circuit synthesis", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic.", "DBLP authors": ["Jinho Lee", "Jung Ho Ahn", "Kiyoung Choi"], "year": 2016, "MAG papers": [{"PaperId": 2347068719, "PaperTitle": "buffered compares excavating the hidden parallelism inside dram architectures with lightweight logic", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Large vector extensions inside the HMC.", "DBLP authors": ["Marco A. Z. Alves", "Matthias Diener", "Paulo C. Santos", "Luigi Carro"], "year": 2016, "MAG papers": [{"PaperId": 2345464803, "PaperTitle": "large vector extensions inside the hmc", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"universidade federal do rio grande do sul": 4.0}}], "source": "ES"}, {"DBLP title": "minFlash: A minimalistic clustered flash array.", "DBLP authors": ["Ming Liu", "Sang Woo Jun", "Sungjin Lee", "Jamey Hicks", "Arvind"], "year": 2016, "MAG papers": [{"PaperId": 2346184467, "PaperTitle": "minflash a minimalistic clustered flash array", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"massachusetts institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "An optimized task-based runtime system for resource-constrained parallel accelerators.", "DBLP authors": ["Daniele Cesarini", "Andrea Marongiu", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2345847266, "PaperTitle": "an optimized task based runtime system for resource constrained parallel accelerators", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "A fine-grained performance model for GPU architectures.", "DBLP authors": ["Nicola Bombieri", "Federico Busato", "Franco Fummi"], "year": 2016, "MAG papers": [{"PaperId": 2237797186, "PaperTitle": "a fine grained performance model for gpu architectures", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Critical points based register-concurrency autotuning for GPUs.", "DBLP authors": ["Ang Li", "Shuaiwen Leon Song", "Akash Kumar", "Eddy Z. Zhang", "Daniel G. Chavarr\u00eda-Miranda", "Henk Corporaal"], "year": 2016, "MAG papers": [{"PaperId": 2345717615, "PaperTitle": "critical points based register concurrency autotuning for gpus", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"rutgers university": 1.0, "eindhoven university of technology": 2.0, "dresden university of technology": 1.0, "pacific northwest national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Grater: An approximation workflow for exploiting data-level parallelism in FPGA acceleration.", "DBLP authors": ["Atieh Lotfi", "Abbas Rahimi", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh", "Rajesh K. Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2253595223, "PaperTitle": "grater an approximation workflow for exploiting data level parallelism in fpga acceleration", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of california san diego": 2.0, "university of california berkeley": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations.", "DBLP authors": ["Wujie Wen", "Mengjie Mao", "Hai Li", "Yiran Chen", "Yukui Pei", "Ning Ge"], "year": 2016, "MAG papers": [{"PaperId": 2346273869, "PaperTitle": "a holistic tri region mlc stt ram design with combined performance energy and reliability optimizations", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 2.0, "university of pittsburgh": 3.0, "florida international university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware TSV repair for electromigration in 3D ICs.", "DBLP authors": ["Shengcheng Wang", "Mehdi Baradaran Tahoori", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2346293981, "PaperTitle": "thermal aware tsv repair for electromigration in 3d ics", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Electrothermal simulation of bonding wire degradation under uncertain geometries.", "DBLP authors": ["Thorben Casper", "Herbert De Gersem", "Renaud Gillon", "Tom\u00e1s Gotthans", "Tomas Kratochvil", "Peter Meuris", "Sebastian Sch\u00f6ps"], "year": 2016, "MAG papers": [{"PaperId": 2346725080, "PaperTitle": "electrothermal simulation of bonding wire degradation under uncertain geometries", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"brno university of technology": 2.0, "katholieke universiteit leuven": 1.0, "technische universitat darmstadt": 3.0, "on semiconductor": 1.0}}, {"PaperId": 2950641629, "PaperTitle": "electrothermal simulation of bonding wire degradation under uncertain geometries", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technische universitat darmstadt": 3.0, "brno university of technology": 2.0, "katholieke universiteit leuven": 1.0, "on semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "Security in industrie 4.0 - challenges and solutions for the fourth industrial revolution.", "DBLP authors": ["Michael Waidner", "Michael Kasper"], "year": 2016, "MAG papers": [{"PaperId": 2346298749, "PaperTitle": "security in industrie 4 0 challenges and solutions for the fourth industrial revolution", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"technische universitat darmstadt": 1.0, "fraunhofer society": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems.", "DBLP authors": ["Ayse K. Coskun", "Anjun Gu", "Warren Jin", "Ajay Joshi", "Andrew B. Kahng", "Jonathan Klamkin", "Yenai Ma", "John Recchio", "Vaishnav Srinivas", "Tiansheng Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2346895294, "PaperTitle": "cross layer floorplan optimization for silicon photonic nocs in many core systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 4.0, "university of california santa barbara": 2.0, "boston university": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive multi-voltage scaling in wireless NoC for high performance low power applications.", "DBLP authors": ["Hemanta Kumar Mondal", "Sri Harsha Gade", "Raghav Kishore", "Sujay Deb"], "year": 2016, "MAG papers": [{"PaperId": 2346176008, "PaperTitle": "adaptive multi voltage scaling in wireless noc for high performance low power applications", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"indraprastha institute of information technology": 4.0}}], "source": "ES"}, {"DBLP title": "Energy efficient transceiver in wireless Network on Chip architectures.", "DBLP authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"], "year": 2016, "MAG papers": [{"PaperId": 2346540227, "PaperTitle": "energy efficient transceiver in wireless network on chip architectures", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of catania": 4.0}}], "source": "ES"}, {"DBLP title": "Resistive configurable associative memory for approximate computing.", "DBLP authors": ["Mohsen Imani", "Abbas Rahimi", "Tajana Simunic Rosing"], "year": 2016, "MAG papers": [{"PaperId": 2346685430, "PaperTitle": "resistive configurable associative memory for approximate computing", "Year": 2016, "CitationCount": 81, "EstimatedCitation": 114, "Affiliations": {"university of california berkeley": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting CPU-load and data correlations in multi-objective VM placement for geo-distributed data centers.", "DBLP authors": ["Ali Pahlevan", "Pablo Garc\u00eda Del Valle", "David Atienza"], "year": 2016, "MAG papers": [{"PaperId": 2243974511, "PaperTitle": "exploiting cpu load and data correlations in multi objective vm placement for geo distributed data centers", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Energy efficiency in cloud-based MapReduce applications through better performance estimation.", "DBLP authors": ["Seyed Morteza Nabavinejad", "Maziar Goudarzi"], "year": 2016, "MAG papers": [{"PaperId": 2345363703, "PaperTitle": "energy efficiency in cloud based mapreduce applications through better performance estimation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Unsupervised power modeling of co-allocated workloads for energy efficiency in data centers.", "DBLP authors": ["Juan C. Salinas Hilburg", "Marina Zapater", "Jos\u00e9 Luis Risco-Mart\u00edn", "Jos\u00e9 Manuel Moya", "Jos\u00e9 Luis Ayala"], "year": 2016, "MAG papers": [{"PaperId": 2346248806, "PaperTitle": "unsupervised power modeling of co allocated workloads for energy efficiency in data centers", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technical university of madrid": 3.0, "complutense university of madrid": 2.0}}], "source": "ES"}, {"DBLP title": "Automated test generation for Debugging arithmetic circuits.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra"], "year": 2016, "MAG papers": [{"PaperId": 2346030950, "PaperTitle": "automated test generation for debugging arithmetic circuits", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "MCXplore: An automated framework for validating memory controller designs.", "DBLP authors": ["Mohamed Hassan", "Hiren D. Patel"], "year": 2016, "MAG papers": [{"PaperId": 2346166411, "PaperTitle": "mcxplore an automated framework for validating memory controller designs", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "EAST: Efficient Assertion Simulation techniques.", "DBLP authors": ["Debjyoti Bhattacharjee", "Soumi Chattopadhyay", "Ansuman Banerjee"], "year": 2016, "MAG papers": [{"PaperId": 2346833256, "PaperTitle": "east efficient assertion simulation techniques", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian statistical institute": 3.0}}], "source": "ES"}, {"DBLP title": "Combinational trace signal selection with improved state restoration for post-silicon debug.", "DBLP authors": ["Siamack BeigMohammadi", "Bijan Alizadeh"], "year": 2016, "MAG papers": [{"PaperId": 2345342260, "PaperTitle": "combinational trace signal selection with improved state restoration for post silicon debug", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Practical way halting by speculatively accessing halt tags.", "DBLP authors": ["Daniel Moreau", "Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2016, "MAG papers": [{"PaperId": 2295977398, "PaperTitle": "practical way halting by speculatively accessing halt tags", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chalmers university of technology": 3.0, "uppsala university": 1.0, "florida state university": 1.0}}], "source": "ES"}, {"DBLP title": "Lazy Pipelines: Enhancing quality in approximate computing.", "DBLP authors": ["Georgios Tziantzioulis", "Ali Murat Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "year": 2016, "MAG papers": [{"PaperId": 2389140105, "PaperTitle": "lazy pipelines enhancing quality in approximate computing", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ohio state university": 2.0, "northwestern university": 4.0}}], "source": "ES"}, {"DBLP title": "High-efficiency logarithmic number unit design based on an improved cotransformation scheme.", "DBLP authors": ["Youri Popoff", "Florian Scheidegger", "Michael Schaffner", "Michael Gautschi", "Frank K. G\u00fcrkaynak", "Luca Benini"], "year": 2016, "MAG papers": [{"PaperId": 2365068792, "PaperTitle": "high efficiency logarithmic number unit design based on an improved cotransformation scheme", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"eth zurich": 6.0}}], "source": "ES"}, {"DBLP title": "Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array.", "DBLP authors": ["Atul Rahman", "Jongeun Lee", "Kiyoung Choi"], "year": 2016, "MAG papers": [{"PaperId": 2368124317, "PaperTitle": "efficient fpga acceleration of convolutional neural networks using logical 3d compute array", "Year": 2016, "CitationCount": 81, "EstimatedCitation": 100, "Affiliations": {"ulsan national institute of science and technology": 2.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient video fusion with heterogeneous CPU-FPGA devices.", "DBLP authors": ["Peng Sun", "Alin Achim", "Ian Hasler", "Paul R. Hill", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez"], "year": 2016, "MAG papers": [{"PaperId": 2952598544, "PaperTitle": "energy efficient video fusion with heterogeneous cpu fpga devices", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2255231896, "PaperTitle": "energy efficient video fusion with heterogeneous cpu fpga devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bristol": 4.0}}], "source": "ES"}, {"DBLP title": "Highly efficient reconfigurable parallel graph cuts for embedded vision.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2016, "MAG papers": [{"PaperId": 2389445861, "PaperTitle": "highly efficient reconfigurable parallel graph cuts for embedded vision", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technical university of crete": 1.0}}], "source": "ES"}, {"DBLP title": "Pareto front analog layout placement using Satisfiability Modulo Theories.", "DBLP authors": ["Sherif M. Saif", "Mohamed Dessouky", "M. Watheq El-Kharashi", "Hazem M. Abbas", "Salwa M. Nassar"], "year": 2016, "MAG papers": [{"PaperId": 2370121430, "PaperTitle": "pareto front analog layout placement using satisfiability modulo theories", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mentor graphics": 1.0, "ain shams university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data.", "DBLP authors": ["Bo Peng", "Fan Yang", "Changhao Yan", "Xuan Zeng", "Dian Zhou"], "year": 2016, "MAG papers": [{"PaperId": 2386578045, "PaperTitle": "efficient multiple starting point optimization for automated analog circuit optimization via recycling simulation data", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "PolyGP: Improving GP-based analog optimization through accurate high-order monomials and semidefinite relaxation.", "DBLP authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"], "year": 2016, "MAG papers": [{"PaperId": 2363925754, "PaperTitle": "polygp improving gp based analog optimization through accurate high order monomials and semidefinite relaxation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Reliability and performance trade-offs for 3D NoC-enabled multicore chips.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2393210423, "PaperTitle": "reliability and performance trade offs for 3d noc enabled multicore chips", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"washington state university": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Memory-access aware DVFS for network-on-chip in CMPs.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "MAG papers": [{"PaperId": 2383777604, "PaperTitle": "memory access aware dvfs for network on chip in cmps", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"royal institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A dynamically reconfigurable ECC decoder architecture.", "DBLP authors": ["Awais Sani", "Philippe Coussy", "Cyrille Chavet"], "year": 2016, "MAG papers": [{"PaperId": 2374535322, "PaperTitle": "a dynamically reconfigurable ecc decoder architecture", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern brittany": 3.0}}], "source": "ES"}, {"DBLP title": "Resistive Bloom filters: From approximate membership to approximate computing with bounded errors.", "DBLP authors": ["Vahideh Akhlaghi", "Abbas Rahimi", "Rajesh K. Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2350081975, "PaperTitle": "resistive bloom filters from approximate membership to approximate computing with bounded errors", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 2.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time system-level implementation of a telepresence robot using an embedded GPU platform.", "DBLP authors": ["Muhammad Teguh Satria", "Swathi T. Gurumani", "Wang Zheng", "Keng Peng Tee", "Augustine Koh", "Pan Yu", "Kyle Rupnow", "Deming Chen"], "year": 2016, "MAG papers": [{"PaperId": 2379559066, "PaperTitle": "real time system level implementation of a telepresence robot using an embedded gpu platform", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"institute for infocomm research singapore": 3.0, "agency for science technology and research": 5.0}}], "source": "ES"}, {"DBLP title": "Exploring specialized near-memory processing for data intensive operations.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Tao Yang", "Reetuparna Das", "Todd M. Austin"], "year": 2016, "MAG papers": [{"PaperId": 2345611555, "PaperTitle": "exploring specialized near memory processing for data intensive operations", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of michigan": 3.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Matlab to C compilation targeting Application Specific Instruction Set Processors.", "DBLP authors": ["Ioannis Latifis", "Karthick Parashar", "Grigoris Dimitroulakos", "Hans Cappelle", "Christakis Lezos", "Konstantinos Masselos", "Francky Catthoor"], "year": 2016, "MAG papers": [{"PaperId": 2345934412, "PaperTitle": "matlab to c compilation targeting application specific instruction set processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of peloponnese": 4.0, "imec": 3.0}}], "source": "ES"}, {"DBLP title": "Sampling-based buffer insertion for post-silicon yield improvement under process variability.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "MAG papers": [{"PaperId": 2393607575, "PaperTitle": "sampling based buffer insertion for post silicon yield improvement under process variability", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms.", "DBLP authors": ["Prabal Basu", "Rajesh Jayashankara Shridevi", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "MAG papers": [{"PaperId": 2388533109, "PaperTitle": "prada combating voltage noise in the noc power supply through flow control and routing algorithms", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "A power-efficient 3-D on-chip interconnect for multi-core accelerators with stacked L2 cache.", "DBLP authors": ["Kyungsu Kang", "Sangho Park", "Jong-Bae Lee", "Luca Benini", "Giovanni De Micheli"], "year": 2016, "MAG papers": [{"PaperId": 2296869360, "PaperTitle": "a power efficient 3 d on chip interconnect for multi core accelerators with stacked l2 cache", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 3.0, "ecole polytechnique federale de lausanne": 1.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Power-efficient load-balancing on heterogeneous computing platforms.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "Apratim Gupta", "Thomas Schumann", "J\u00f6rg Henkel"], "year": 2016, "MAG papers": [{"PaperId": 2370280902, "PaperTitle": "power efficient load balancing on heterogeneous computing platforms", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"karlsruhe institute of technology": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Topaz: Mining high-level safety properties from logic simulation traces.", "DBLP authors": ["Ahmed Nassar", "Fadi J. Kurdahi", "Salam R. Zantout"], "year": 2016, "MAG papers": [{"PaperId": 2368311048, "PaperTitle": "topaz mining high level safety properties from logic simulation traces", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"american university of beirut": 1.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting transaction level models for observability-aware post-silicon test generation.", "DBLP authors": ["Farimah Farahmandi", "Prabhat Mishra", "Sandip Ray"], "year": 2016, "MAG papers": [{"PaperId": 2381967304, "PaperTitle": "exploiting transaction level models for observability aware post silicon test generation", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of florida": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "SEERAD: A high speed yet energy-efficient rounding-based approximate divider.", "DBLP authors": ["Reza Zendegani", "Mehdi Kamal", "Arash Fayyazi", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 2371314631, "PaperTitle": "seerad a high speed yet energy efficient rounding based approximate divider", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of southern california": 1.0, "university of tehran": 5.0}}], "source": "ES"}, {"DBLP title": "Improving performance guarantees in wormhole mesh NoC designs.", "DBLP authors": ["Milos Panic", "Carles Hern\u00e1ndez", "Jaume Abella", "Antoni Roca", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2016, "MAG papers": [{"PaperId": 2367724673, "PaperTitle": "improving performance guarantees in wormhole mesh noc designs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 2.0, "barcelona supercomputing center": 4.0}}], "source": "ES"}, {"DBLP title": "A Data Layout Transformation (DLT) accelerator: Architectural support for data movement optimization in accelerated-centric heterogeneous systems.", "DBLP authors": ["Tung Thanh Hoang", "Amirali Shambayati", "Andrew A. Chien"], "year": 2016, "MAG papers": [{"PaperId": 2349406393, "PaperTitle": "a data layout transformation dlt accelerator architectural support for data movement optimization in accelerated centric heterogeneous systems", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at chicago": 3.0}}], "source": "ES"}, {"DBLP title": "Ouessant: Flexible integration of dedicated coprocessors in Systems on Chip.", "DBLP authors": ["Pierre-Henri Horrein", "Philip-Dylan Gleonec", "Erwan Libessart", "Andre Lalevee", "Matthieu Arzel"], "year": 2016, "MAG papers": [{"PaperId": 2354818445, "PaperTitle": "ouessant flexible integration of dedicated coprocessors in systems on chip", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole nationale superieure des telecommunications de bretagne": 5.0}}], "source": "ES"}, {"DBLP title": "A novel background subtraction scheme for in-camera acceleration in thermal imagery.", "DBLP authors": ["Antonis Nikitakis", "Ioannis Papaefstathiou", "Konstantinos Makantasis", "Anastasios D. Doulamis"], "year": 2016, "MAG papers": [{"PaperId": 2374679597, "PaperTitle": "a novel background subtraction scheme for in camera acceleration in thermal imagery", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technical university of crete": 1.0, "national technical university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Radiation-hardened DSP configurations for implementing arithmetic functions on FPGA.", "DBLP authors": ["Marcos Sanchez-Elez", "Inmaculada Pardines", "Felipe Serrano", "Hortensia Mecha"], "year": 2016, "MAG papers": [{"PaperId": 2362697384, "PaperTitle": "radiation hardened dsp configurations for implementing arithmetic functions on fpga", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"complutense university of madrid": 4.0}}], "source": "ES"}, {"DBLP title": "Configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable FPGAs.", "DBLP authors": ["Aurelio Morales-Villanueva", "Rohit Kumar", "Ann Gordon-Ross"], "year": 2016, "MAG papers": [{"PaperId": 2381016038, "PaperTitle": "configuration prefetching and reuse for preemptive hardware multitasking on partially reconfigurable fpgas", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Analog circuit topological feature extraction with unsupervised learning of new sub-structures.", "DBLP authors": ["Hao Li", "Fanshu Jiao", "Alex Doboli"], "year": 2016, "MAG papers": [{"PaperId": 2381518922, "PaperTitle": "analog circuit topological feature extraction with unsupervised learning of new sub structures", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"stony brook university": 3.0}}], "source": "ES"}, {"DBLP title": "Design automation tasks scheduling for enhanced parallel execution of a state-of-the-art layout-aware sizing approach.", "DBLP authors": ["David Neves", "Ricardo Martins", "Nuno Louren\u00e7o", "Nuno Horta"], "year": 2016, "MAG papers": [{"PaperId": 2385489066, "PaperTitle": "design automation tasks scheduling for enhanced parallel execution of a state of the art layout aware sizing approach", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"instituto superior tecnico": 4.0}}], "source": "ES"}, {"DBLP title": "A design method for remote integrity checking of complex PCBs.", "DBLP authors": ["Aydin Aysu", "Shravya Gaddam", "Harsha Mandadi", "Carol Pinto", "Luke Wegryn", "Patrick Schaumont"], "year": 2016, "MAG papers": [{"PaperId": 2351370378, "PaperTitle": "a design method for remote integrity checking of complex pcbs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 6.0}}], "source": "ES"}, {"DBLP title": "Quantifying hardware security using joint information flow analysis.", "DBLP authors": ["Ryan Kastner", "Wei Hu", "Alric Althoff"], "year": 2016, "MAG papers": [{"PaperId": 2384109733, "PaperTitle": "quantifying hardware security using joint information flow analysis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Instruction Set Extensions for secure applications.", "DBLP authors": ["Francesco Regazzoni", "Paolo Ienne"], "year": 2016, "MAG papers": [{"PaperId": 2358196266, "PaperTitle": "instruction set extensions for secure applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of lugano": 1.0}}], "source": "ES"}, {"DBLP title": "Leverage Emerging Technologies For DPA-Resilient Block Cipher Design.", "DBLP authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Fran\u00e7ois-Xavier Standaert", "Yier Jin"], "year": 2016, "MAG papers": [{"PaperId": 2372023222, "PaperTitle": "leverage emerging technologies for dpa resilient block cipher design", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of central florida": 4.0, "universite catholique de louvain": 1.0}}], "source": "ES"}, {"DBLP title": "Using emerging technologies for hardware security beyond PUFs.", "DBLP authors": ["An Chen", "Xiaobo Sharon Hu", "Yier Jin", "Michael T. Niemier", "Xunzhao Yin"], "year": 2016, "MAG papers": [{"PaperId": 2384779455, "PaperTitle": "using emerging technologies for hardware security beyond pufs", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of notre dame": 3.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Effect of LFSR seeding, scrambling and feedback polynomial on stochastic computing accuracy.", "DBLP authors": ["Jason Helge Anderson", "Yuko Hara-Azumi", "Shigeru Yamashita"], "year": 2016, "MAG papers": [{"PaperId": 2921918711, "PaperTitle": "effect of lfsr seeding scrambling and feedback polynomial on stochastic computing accuracy", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2364134753, "PaperTitle": "effect of lfsr seeding scrambling and feedback polynomial on stochastic computing accuracy", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ritsumeikan university": 1.0, "university of toronto": 1.0, "tokyo institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient program tracing and monitoring through power consumption - with a little help from the compiler.", "DBLP authors": ["Carlos Moreno", "Sean Kauffman", "Sebastian Fischmeister"], "year": 2016, "MAG papers": [{"PaperId": 2349830530, "PaperTitle": "efficient program tracing and monitoring through power consumption with a little help from the compiler", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "FLIC: Fast, lightweight checkpointing for mobile virtualization using NVRAM.", "DBLP authors": ["Kan Zhong", "Duo Liu", "Liang Liang", "Linbo Long", "Yi Lin", "Zili Shao"], "year": 2016, "MAG papers": [{"PaperId": 2392700097, "PaperTitle": "flic fast lightweight checkpointing for mobile virtualization using nvram", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chongqing university": 2.0, "chinese ministry of education": 4.0}}], "source": "ES"}, {"DBLP title": "PAIS: Parallelization aware instruction scheduling for improving soft-error reliability of GPU-based systems.", "DBLP authors": ["Haeseung Lee", "Hsinchung Chen", "Mohammad Abdullah Al Faruque"], "year": 2016, "MAG papers": [{"PaperId": 2356302982, "PaperTitle": "pais parallelization aware instruction scheduling for improving soft error reliability of gpu based systems", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating source-level timing simulation.", "DBLP authors": ["Simon Schulz", "Oliver Bringmann"], "year": 2016, "MAG papers": [{"PaperId": 2379360574, "PaperTitle": "accelerating source level timing simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tubingen": 2.0}}], "source": "ES"}, {"DBLP title": "Sparsity-oriented sparse solver design for circuit simulation.", "DBLP authors": ["Xiaoming Chen", "Lixue Xia", "Yu Wang", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2355089277, "PaperTitle": "sparsity oriented sparse solver design for circuit simulation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Integration of mixed-signal components into virtual platforms for holistic simulation of smart systems.", "DBLP authors": ["Enrico Fraccaroli", "Michele Lora", "Sara Vinco", "Davide Quaglia", "Franco Fummi"], "year": 2016, "MAG papers": [{"PaperId": 2374787370, "PaperTitle": "integration of mixed signal components into virtual platforms for holistic simulation of smart systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of verona": 4.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Decision tree generation for decoding irregular instructions.", "DBLP authors": ["Katsumi Okuda", "Haruhiko Takeyama"], "year": 2016, "MAG papers": [{"PaperId": 2381587028, "PaperTitle": "decision tree generation for decoding irregular instructions", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mitsubishi electric": 2.0}}], "source": "ES"}, {"DBLP title": "A reconfigurable heterogeneous multicore with a homogeneous ISA.", "DBLP authors": ["Jeckson Dellagostin Souza", "Luigi Carro", "Mateus Beck Rutzig", "Antonio Carlos Schneider Beck"], "year": 2016, "MAG papers": [{"PaperId": 2386235353, "PaperTitle": "a reconfigurable heterogeneous multicore with a homogeneous isa", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"universidade federal de santa maria": 1.0, "universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "The neuro vector engine: Flexibility to improve convolutional net efficiency for wearable vision.", "DBLP authors": ["Maurice Peemen", "Runbin Shi", "Sohan Lal", "Ben H. H. Juurlink", "Bart Mesman", "Henk Corporaal"], "year": 2016, "MAG papers": [{"PaperId": 2350819558, "PaperTitle": "the neuro vector engine flexibility to improve convolutional net efficiency for wearable vision", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"eindhoven university of technology": 3.0, "soochow university": 1.0, "technical university of berlin": 2.0}}], "source": "ES"}, {"DBLP title": "Improving scalability of CMPs with dense ACCs coverage.", "DBLP authors": ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "year": 2016, "MAG papers": [{"PaperId": 2381886323, "PaperTitle": "improving scalability of cmps with dense accs coverage", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware accelerator for analytics of sparse data.", "DBLP authors": ["Eriko Nurvitadhi", "Asit K. Mishra", "Yu Wang", "Ganesh Venkatesh", "Debbie Marr"], "year": 2016, "MAG papers": [{"PaperId": 2351401301, "PaperTitle": "hardware accelerator for analytics of sparse data", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Securing the cloud with reconfigurable computing: An FPGA accelerator for homomorphic encryption.", "DBLP authors": ["Alessandro Cilardo", "Domenico Argenziano"], "year": 2016, "MAG papers": [{"PaperId": 2345527821, "PaperTitle": "securing the cloud with reconfigurable computing an fpga accelerator for homomorphic encryption", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of naples federico ii": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput oriented FPGA overlays using DSP blocks.", "DBLP authors": ["Abhishek Kumar Jain", "Douglas L. Maskell", "Suhaib A. Fahmy"], "year": 2016, "MAG papers": [{"PaperId": 2287602312, "PaperTitle": "throughput oriented fpga overlays using dsp blocks", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"nanyang technological university": 2.0, "university of warwick": 1.0}}], "source": "ES"}, {"DBLP title": "Run-time phase prediction for a reconfigurable VLIW processor.", "DBLP authors": ["Qi Guo", "Anderson Luiz Sartor", "Anthony Brandon", "Antonio C. S. Beck", "Xuehai Zhou", "Stephan Wong"], "year": 2016, "MAG papers": [{"PaperId": 2380173959, "PaperTitle": "run time phase prediction for a reconfigurable vliw processor", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"delft university of technology": 2.0, "university of science and technology of china": 2.0}}], "source": "ES"}, {"DBLP title": "ADVOCAT: Automated deadlock verification for on-chip cache coherence and interconnects.", "DBLP authors": ["Freek Verbeek", "Pooria M. Yaghini", "Ashkan Eghbal", "Nader Bagherzadeh"], "year": 2016, "MAG papers": [{"PaperId": 2381208506, "PaperTitle": "advocat automated deadlock verification for on chip cache coherence and interconnects", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 3.0, "radboud university nijmegen": 1.0}}], "source": "ES"}, {"DBLP title": "Guarantees for runnable entities with heterogeneous real-time requirements.", "DBLP authors": ["Leonie Ahrendts", "Zain Alabedin Haj Hammadeh", "Rolf Ernst"], "year": 2016, "MAG papers": [{"PaperId": 2381420318, "PaperTitle": "guarantees for runnable entities with heterogeneous real time requirements", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Validating scheduling transformation for behavioral synthesis.", "DBLP authors": ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "year": 2016, "MAG papers": [{"PaperId": 2370477564, "PaperTitle": "validating scheduling transformation for behavioral synthesis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0, "portland state university": 5.0}}], "source": "ES"}]