{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576534928262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576534928269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 17:22:08 2019 " "Processing started: Mon Dec 16 17:22:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576534928269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534928269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_25 -c q_8_25 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_25 -c q_8_25" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534928269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576534929066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576534929066 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 q_8_25_pkg.sv(9) " "Verilog HDL Expression warning at q_8_25_pkg.sv(9): truncated literal to match 3 bits" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1576534942420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_25_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_25_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_25_pkg (SystemVerilog) " "Found design unit 1: q_8_25_pkg (SystemVerilog)" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576534942421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534942421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "q_8_25.sv(62) " "Verilog HDL information at q_8_25.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "q_8_25.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576534942425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_25.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_25.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_25 " "Found entity 1: q_8_25" {  } { { "q_8_25.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576534942427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534942427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_25 " "Elaborating entity \"q_8_25\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576534942465 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_idle 3 4 q_8_25_pkg.sv(6) " "SystemVerilog Enumeration Type Declaration error at q_8_25_pkg.sv(6): encoded value for element \"S_idle\" has width 3, which does not match the width of the enumeration's base type (4)" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 6 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576534942467 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_check 3 4 q_8_25_pkg.sv(7) " "SystemVerilog Enumeration Type Declaration error at q_8_25_pkg.sv(7): encoded value for element \"S_check\" has width 3, which does not match the width of the enumeration's base type (4)" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 7 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576534942467 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_add 3 4 q_8_25_pkg.sv(8) " "SystemVerilog Enumeration Type Declaration error at q_8_25_pkg.sv(8): encoded value for element \"S_add\" has width 3, which does not match the width of the enumeration's base type (4)" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 8 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576534942467 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "S_shift 3 4 q_8_25_pkg.sv(10) " "SystemVerilog Enumeration Type Declaration error at q_8_25_pkg.sv(10): encoded value for element \"S_shift\" has width 3, which does not match the width of the enumeration's base type (4)" {  } { { "q_8_25_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/q_8_25_pkg.sv" 10 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576534942467 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576534942467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/output_files/q_8_25.map.smsg " "Generated suppressed messages file C:/Users/czhe/Downloads/digital_design/q_8_25_smart_bin_mult/output_files/q_8_25.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534942521 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576534942625 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 16 17:22:22 2019 " "Processing ended: Mon Dec 16 17:22:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576534942625 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576534942625 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576534942625 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576534942625 ""}
