verilog xil_defaultlib  \
"../../../../AttentionCore.gen/sources_1/ip/ADD/sim/ADD.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
