{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524192911163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524192911168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 11:55:10 2018 " "Processing started: Fri Apr 20 11:55:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524192911168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524192911168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524192911168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524192911382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_100c_slow.vo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_100c_slow.vo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911477 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_-40c_slow.vo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_-40c_slow.vo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_-40c_fast.vo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_-40c_fast.vo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile.vo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_100c_v_slow.sdo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_100c_v_slow.sdo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_-40c_v_slow.sdo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_-40c_v_slow.sdo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_-40c_v_fast.sdo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_-40c_v_fast.sdo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo /export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/ simulation " "Generated file regfile_v.sdo in folder \"/export/home/016/a0169654/SIMPLE/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524192911601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1137 " "Peak virtual memory: 1137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524192911666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 11:55:11 2018 " "Processing ended: Fri Apr 20 11:55:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524192911666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524192911666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524192911666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524192911666 ""}
