

================================================================
== Vivado HLS Report for 'rpy_to_duty'
================================================================
* Date:           Fri Jul 13 11:08:56 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     36.73|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!kill_read)
	5  / (kill_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %regs_in_V), !map !98"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %kill), !map !104"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m0_V), !map !110"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m1_V), !map !114"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m2_V), !map !118"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m3_V), !map !122"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m4_V), !map !126"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m5_V), !map !130"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kill_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %kill)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%regs_in_V_addr = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 0"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rpy_to_duty_str) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:43]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %regs_in_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %regs_in_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %kill, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:45]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m0_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:46]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m1_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:47]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m2_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:48]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m3_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:49]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m4_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:50]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m5_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer/rpy_to_duty.cpp:51]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %kill_read, label %1, label %_ifconv" [mixer/rpy_to_duty.cpp:52]
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%p_Val2_s = load i8* %regs_in_V_addr, align 1" [mixer/rpy_to_duty.cpp:58]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 0)" [mixer/rpy_to_duty.cpp:53]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %2" [mixer/rpy_to_duty.cpp:54]

 <State 2> : 2.32ns
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%p_Val2_s = load i8* %regs_in_V_addr, align 1" [mixer/rpy_to_duty.cpp:58]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%regs_in_V_addr_1 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 1" [mixer/rpy_to_duty.cpp:59]
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i8* %regs_in_V_addr_1, align 1" [mixer/rpy_to_duty.cpp:59]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i8* %regs_in_V_addr_1, align 1" [mixer/rpy_to_duty.cpp:59]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%regs_in_V_addr_2 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 2" [mixer/rpy_to_duty.cpp:60]
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i8* %regs_in_V_addr_2, align 1" [mixer/rpy_to_duty.cpp:60]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>

 <State 4> : 6.38ns
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_1, i5 0)" [mixer/rpy_to_duty.cpp:59]
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i8* %regs_in_V_addr_2, align 1" [mixer/rpy_to_duty.cpp:60]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%regs_in_V_addr_3 = getelementptr [4 x i8]* %regs_in_V, i64 0, i64 3" [mixer/rpy_to_duty.cpp:61]
ST_4 : Operation 45 [2/2] (2.32ns)   --->   "%p_Val2_3 = load i8* %regs_in_V_addr_3, align 1" [mixer/rpy_to_duty.cpp:61]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast = sext i13 %tmp_4 to i26" [mixer/rpy_to_duty.cpp:72]
ST_4 : Operation 47 [1/1] (6.38ns)   --->   "%tmp_8 = mul i26 -2365, %tmp_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (6.38ns)   --->   "%tmp_23 = mul i26 2364, %tmp_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 5> : 36.73ns
ST_5 : Operation 49 [1/2] (2.32ns)   --->   "%p_Val2_3 = load i8* %regs_in_V_addr_3, align 1" [mixer/rpy_to_duty.cpp:61]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %p_Val2_3, i5 0)" [mixer/rpy_to_duty.cpp:61]
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i13 %p_Val2_4 to i14" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 52 [1/1] (2.03ns)   --->   "%r_V = sub i14 4096, %tmp_9_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Val2_s, i16 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_5_cast = sext i24 %p_Val2_5 to i26" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_2, i17 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_10_cast4 = sext i25 %p_Val2_8 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10_cast4_cast = sext i25 %p_Val2_8 to i26" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 58 [1/1] (2.34ns)   --->   "%tmp_s = sub i26 0, %tmp_10_cast4_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11_cast_cast = sext i26 %tmp_s to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 60 [1/1] (2.37ns)   --->   "%tmp_1 = add i26 %tmp_8, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i26 %tmp_1 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 62 [1/1] (2.37ns)   --->   "%r_V_19_tr = sub i27 %tmp_12_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext2_cast = sext i27 %r_V_19_tr to i54" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 64 [1/1] (7.71ns)   --->   "%mul1 = mul i54 178956971, %sext2_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (3.26ns)   --->   "%neg_mul1 = sub i54 0, %mul1" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_19_tr, i32 26)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul1, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp = sext i25 %tmp_33 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul1, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = sext i25 %tmp_51 to i27" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_6 = select i1 %tmp_14, i27 %tmp, i27 %tmp_2" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti1 = sub i27 0, %tmp_6" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.37ns)   --->   "%tmp_3 = select i1 %tmp_14, i27 %neg_ti1, i27 %tmp_2" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%OP1_V_2_cast3 = zext i14 %r_V to i40" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%OP1_V_2_cast2 = zext i14 %r_V to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i14 %r_V to i38" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i27 %tmp_3 to i38" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 78 [1/1] (7.18ns)   --->   "%p_Val2_6 = mul i38 %OP1_V_2_cast, %OP2_V_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i37 @_ssdm_op_BitConcatenate.i37.i8.i29(i8 %p_Val2_3, i29 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13_cast1 = sext i37 %tmp_5 to i40" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i37 %tmp_5 to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i38 %p_Val2_6 to i39" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 83 [1/1] (2.79ns)   --->   "%r_V_1 = add i39 %tmp_13_cast, %tmp_14_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i39 %r_V_1 to i47" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl1 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_1, i8 0)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 86 [1/1] (3.07ns)   --->   "%r_V_13 = sub i47 %p_shl1, %OP1_V_3_cast" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_13, i32 46)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i47 %r_V_13 to i36" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 89 [1/1] (2.50ns)   --->   "%tmp_7 = icmp eq i36 %tmp_67, 0" [mixer/rpy_to_duty.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_13, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 91 [1/1] (1.91ns)   --->   "%tmp_10 = add i8 1, %tmp_9" [mixer/rpy_to_duty.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_11 = select i1 %tmp_7, i8 %tmp_9, i8 %tmp_10" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %tmp_66, i8 %tmp_11, i8 %tmp_9" [mixer/rpy_to_duty.cpp:72]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m0_V, i8 %tmp_12)" [mixer/rpy_to_duty.cpp:72]
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i25 @_ssdm_op_BitConcatenate.i25.i8.i17(i8 %p_Val2_s, i17 0)" [mixer/rpy_to_duty.cpp:58]
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = sext i25 %tmp_13 to i26" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 97 [1/1] (2.34ns)   --->   "%r_V_21_tr = add i26 %tmp_10_cast4_cast, %tmp_14_cast1" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext3_cast = sext i26 %r_V_21_tr to i54" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 99 [1/1] (7.71ns)   --->   "%mul3 = mul i54 178956971, %sext3_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (3.26ns)   --->   "%neg_mul2 = sub i54 0, %mul3" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21_tr, i32 25)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_69 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul2, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_15 = sext i25 %tmp_69 to i27" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul3, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_16 = sext i25 %tmp_70 to i27" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_18 = select i1 %tmp_68, i27 %tmp_15, i27 %tmp_16" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti2 = sub i27 0, %tmp_18" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.37ns)   --->   "%tmp_17 = select i1 %tmp_68, i27 %neg_ti2, i27 %tmp_16" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i27 %tmp_17 to i39" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 110 [1/1] (7.18ns)   --->   "%p_Val2_9 = mul i39 %OP1_V_2_cast2, %OP2_V_1_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (2.83ns)   --->   "%r_V_3 = add i39 %tmp_13_cast, %p_Val2_9" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i39 %r_V_3 to i47" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl2 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_3, i8 0)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 114 [1/1] (3.07ns)   --->   "%r_V_14 = sub i47 %p_shl2, %OP1_V_4_cast" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_14, i32 46)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i47 %r_V_14 to i36" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 117 [1/1] (2.50ns)   --->   "%tmp_19 = icmp eq i36 %tmp_72, 0" [mixer/rpy_to_duty.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_14, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 119 [1/1] (1.91ns)   --->   "%tmp_21 = add i8 1, %tmp_20" [mixer/rpy_to_duty.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_22 = select i1 %tmp_19, i8 %tmp_20, i8 %tmp_21" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_26 = select i1 %tmp_71, i8 %tmp_22, i8 %tmp_20" [mixer/rpy_to_duty.cpp:73]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m1_V, i8 %tmp_26)" [mixer/rpy_to_duty.cpp:73]
ST_5 : Operation 123 [1/1] (2.37ns)   --->   "%tmp_24 = add i26 %tmp_23, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i26 %tmp_24 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 125 [1/1] (2.37ns)   --->   "%r_V_23_tr = sub i27 %tmp_24_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext4_cast = sext i27 %r_V_23_tr to i54" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 127 [1/1] (7.71ns)   --->   "%mul4 = mul i54 178956971, %sext4_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (3.26ns)   --->   "%neg_mul4 = sub i54 0, %mul4" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_23_tr, i32 26)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_74 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul4, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_30 = sext i25 %tmp_74 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_75 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul4, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_32 = sext i25 %tmp_75 to i27" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_35 = select i1 %tmp_73, i27 %tmp_30, i27 %tmp_32" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti3 = sub i27 0, %tmp_35" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.37ns)   --->   "%tmp_25 = select i1 %tmp_73, i27 %neg_ti3, i27 %tmp_32" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i27 %tmp_25 to i38" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 138 [1/1] (7.18ns)   --->   "%p_Val2_11 = mul i38 %OP1_V_2_cast, %OP2_V_2_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i38 %p_Val2_11 to i39" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 140 [1/1] (2.79ns)   --->   "%r_V_5 = add i39 %tmp_13_cast, %tmp_26_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i39 %r_V_5 to i47" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl3 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_5, i8 0)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 143 [1/1] (3.07ns)   --->   "%r_V_15 = sub i47 %p_shl3, %OP1_V_5_cast" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_15, i32 46)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i47 %r_V_15 to i36" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 146 [1/1] (2.50ns)   --->   "%tmp_27 = icmp eq i36 %tmp_77, 0" [mixer/rpy_to_duty.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_15, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 148 [1/1] (1.91ns)   --->   "%tmp_41 = add i8 1, %tmp_39" [mixer/rpy_to_duty.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_42 = select i1 %tmp_27, i8 %tmp_39, i8 %tmp_41" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %tmp_76, i8 %tmp_42, i8 %tmp_39" [mixer/rpy_to_duty.cpp:74]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m2_V, i8 %tmp_43)" [mixer/rpy_to_duty.cpp:74]
ST_5 : Operation 152 [1/1] (2.37ns)   --->   "%tmp_28 = sub i26 %tmp_8, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i26 %tmp_28 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 154 [1/1] (2.37ns)   --->   "%r_V_25_tr = add i27 %tmp_28_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext9_cast = sext i27 %r_V_25_tr to i54" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 156 [1/1] (7.71ns)   --->   "%mul5 = mul i54 178956971, %sext9_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (3.26ns)   --->   "%neg_mul5 = sub i54 0, %mul5" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_25_tr, i32 26)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_79 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul5, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_44 = sext i25 %tmp_79 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_80 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul5, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_45 = sext i25 %tmp_80 to i27" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_49 = select i1 %tmp_78, i27 %tmp_44, i27 %tmp_45" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti4 = sub i27 0, %tmp_49" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (1.37ns)   --->   "%tmp_29 = select i1 %tmp_78, i27 %neg_ti4, i27 %tmp_45" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i27 %tmp_29 to i38" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 167 [1/1] (7.18ns)   --->   "%p_Val2_13 = mul i38 %OP1_V_2_cast, %OP2_V_3_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i38 %p_Val2_13 to i39" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 169 [1/1] (2.79ns)   --->   "%r_V_7 = add i39 %tmp_13_cast, %tmp_30_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i39 %r_V_7 to i47" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl4 = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_7, i8 0)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 172 [1/1] (3.07ns)   --->   "%r_V_16 = sub i47 %p_shl4, %OP1_V_6_cast" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_16, i32 46)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i47 %r_V_16 to i36" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 175 [1/1] (2.50ns)   --->   "%tmp_31 = icmp eq i36 %tmp_82, 0" [mixer/rpy_to_duty.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_16, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 177 [1/1] (1.91ns)   --->   "%tmp_47 = add i8 1, %tmp_46" [mixer/rpy_to_duty.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = select i1 %tmp_31, i8 %tmp_46, i8 %tmp_47" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_50 = select i1 %tmp_81, i8 %tmp_48, i8 %tmp_46" [mixer/rpy_to_duty.cpp:75]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m3_V, i8 %tmp_50)" [mixer/rpy_to_duty.cpp:75]
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i25 %tmp_13 to i27" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 182 [1/1] (2.37ns)   --->   "%r_V_27_tr = sub i27 %tmp_11_cast_cast, %tmp_33_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext1_cast = sext i27 %r_V_27_tr to i55" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 184 [1/1] (7.97ns)   --->   "%mul2 = mul i55 357913942, %sext1_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (3.28ns)   --->   "%neg_mul3 = sub i55 0, %mul2" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_27_tr, i32 26)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_84 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul3, i32 30, i32 54)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_55 = sext i25 %tmp_84 to i28" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_85 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul2, i32 30, i32 54)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_57 = sext i25 %tmp_85 to i28" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_61 = select i1 %tmp_83, i28 %tmp_55, i28 %tmp_57" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti8 = sub i28 0, %tmp_61" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (1.37ns)   --->   "%tmp_34 = select i1 %tmp_83, i28 %neg_ti8, i28 %tmp_57" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = sext i28 %tmp_34 to i40" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 195 [1/1] (7.18ns)   --->   "%p_Val2_15 = mul i40 %OP1_V_2_cast3, %OP2_V_4_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (2.87ns)   --->   "%r_V_9 = add i40 %tmp_13_cast1, %p_Val2_15" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i40 %r_V_9 to i48" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl5 = call i48 @_ssdm_op_BitConcatenate.i48.i40.i8(i40 %r_V_9, i8 0)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 199 [1/1] (3.10ns)   --->   "%r_V_17 = sub i48 %p_shl5, %OP1_V_7_cast" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %r_V_17, i32 47)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i48 %r_V_17 to i36" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 202 [1/1] (2.50ns)   --->   "%tmp_36 = icmp eq i36 %tmp_87, 0" [mixer/rpy_to_duty.cpp:76]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %r_V_17, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 204 [1/1] (1.91ns)   --->   "%tmp_53 = add i8 1, %tmp_52" [mixer/rpy_to_duty.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_54 = select i1 %tmp_36, i8 %tmp_52, i8 %tmp_53" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_56 = select i1 %tmp_86, i8 %tmp_54, i8 %tmp_52" [mixer/rpy_to_duty.cpp:76]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m4_V, i8 %tmp_56)" [mixer/rpy_to_duty.cpp:76]
ST_5 : Operation 208 [1/1] (2.37ns)   --->   "%tmp_37 = sub i26 %tmp_23, %p_Val2_5_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i26 %tmp_37 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 210 [1/1] (2.37ns)   --->   "%r_V_29_tr = add i27 %tmp_37_cast, %tmp_10_cast4" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%sext_cast = sext i27 %r_V_29_tr to i54" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 212 [1/1] (7.71ns)   --->   "%mul = mul i54 178956971, %sext_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (3.26ns)   --->   "%neg_mul = sub i54 0, %mul" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V_29_tr, i32 26)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_89 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %neg_mul, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_63 = sext i25 %tmp_89 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_90 = call i25 @_ssdm_op_PartSelect.i25.i54.i32.i32(i54 %mul, i32 29, i32 53)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_64 = sext i25 %tmp_90 to i27" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_65 = select i1 %tmp_88, i27 %tmp_63, i27 %tmp_64" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (2.34ns) (out node of the LUT)   --->   "%neg_ti = sub i27 0, %tmp_65" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.37ns)   --->   "%tmp_38 = select i1 %tmp_88, i27 %neg_ti, i27 %tmp_64" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i27 %tmp_38 to i38" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 223 [1/1] (7.18ns)   --->   "%p_Val2_17 = mul i38 %OP1_V_2_cast, %OP2_V_5_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_39_cast = sext i38 %p_Val2_17 to i39" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 225 [1/1] (2.79ns)   --->   "%r_V_11 = add i39 %tmp_13_cast, %tmp_39_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i39 %r_V_11 to i47" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl = call i47 @_ssdm_op_BitConcatenate.i47.i39.i8(i39 %r_V_11, i8 0)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 228 [1/1] (3.07ns)   --->   "%r_V_18 = sub i47 %p_shl, %OP1_V_8_cast" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %r_V_18, i32 46)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_92 = trunc i47 %r_V_18 to i36" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 231 [1/1] (2.50ns)   --->   "%tmp_40 = icmp eq i36 %tmp_92, 0" [mixer/rpy_to_duty.cpp:77]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i47.i32.i32(i47 %r_V_18, i32 36, i32 43)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 233 [1/1] (1.91ns)   --->   "%tmp_59 = add i8 1, %tmp_58" [mixer/rpy_to_duty.cpp:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_62)   --->   "%tmp_60 = select i1 %tmp_40, i8 %tmp_58, i8 %tmp_59" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_62 = select i1 %tmp_91, i8 %tmp_60, i8 %tmp_58" [mixer/rpy_to_duty.cpp:77]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %m5_V, i8 %tmp_62)" [mixer/rpy_to_duty.cpp:77]
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "br label %2" [mixer/rpy_to_duty.cpp:78]
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "ret void" [mixer/rpy_to_duty.cpp:78]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regs_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kill]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6        (specbitsmap   ) [ 000000]
StgValue_7        (specbitsmap   ) [ 000000]
StgValue_8        (specbitsmap   ) [ 000000]
StgValue_9        (specbitsmap   ) [ 000000]
StgValue_10       (specbitsmap   ) [ 000000]
StgValue_11       (specbitsmap   ) [ 000000]
StgValue_12       (specbitsmap   ) [ 000000]
StgValue_13       (specbitsmap   ) [ 000000]
kill_read         (read          ) [ 011111]
regs_in_V_addr    (getelementptr ) [ 001000]
StgValue_16       (spectopmodule ) [ 000000]
StgValue_17       (specinterface ) [ 000000]
empty             (specmemcore   ) [ 000000]
StgValue_19       (specinterface ) [ 000000]
StgValue_20       (specinterface ) [ 000000]
StgValue_21       (specinterface ) [ 000000]
StgValue_22       (specinterface ) [ 000000]
StgValue_23       (specinterface ) [ 000000]
StgValue_24       (specinterface ) [ 000000]
StgValue_25       (specinterface ) [ 000000]
StgValue_26       (specinterface ) [ 000000]
StgValue_27       (br            ) [ 000000]
StgValue_29       (write         ) [ 000000]
StgValue_30       (write         ) [ 000000]
StgValue_31       (write         ) [ 000000]
StgValue_32       (write         ) [ 000000]
StgValue_33       (write         ) [ 000000]
StgValue_34       (write         ) [ 000000]
StgValue_35       (br            ) [ 000000]
p_Val2_s          (load          ) [ 000111]
regs_in_V_addr_1  (getelementptr ) [ 000100]
p_Val2_1          (load          ) [ 000010]
regs_in_V_addr_2  (getelementptr ) [ 000010]
tmp_4             (bitconcatenate) [ 000000]
p_Val2_2          (load          ) [ 000001]
regs_in_V_addr_3  (getelementptr ) [ 000001]
tmp_cast          (sext          ) [ 000000]
tmp_8             (mul           ) [ 000001]
tmp_23            (mul           ) [ 000001]
p_Val2_3          (load          ) [ 000000]
p_Val2_4          (bitconcatenate) [ 000000]
tmp_9_cast        (sext          ) [ 000000]
r_V               (sub           ) [ 000000]
p_Val2_5          (bitconcatenate) [ 000000]
p_Val2_5_cast     (sext          ) [ 000000]
p_Val2_8          (bitconcatenate) [ 000000]
tmp_10_cast4      (sext          ) [ 000000]
tmp_10_cast4_cast (sext          ) [ 000000]
tmp_s             (sub           ) [ 000000]
tmp_11_cast_cast  (sext          ) [ 000000]
tmp_1             (add           ) [ 000000]
tmp_12_cast       (sext          ) [ 000000]
r_V_19_tr         (sub           ) [ 000000]
sext2_cast        (sext          ) [ 000000]
mul1              (mul           ) [ 000000]
neg_mul1          (sub           ) [ 000000]
tmp_14            (bitselect     ) [ 000000]
tmp_33            (partselect    ) [ 000000]
tmp               (sext          ) [ 000000]
tmp_51            (partselect    ) [ 000000]
tmp_2             (sext          ) [ 000000]
tmp_6             (select        ) [ 000000]
neg_ti1           (sub           ) [ 000000]
tmp_3             (select        ) [ 000000]
OP1_V_2_cast3     (zext          ) [ 000000]
OP1_V_2_cast2     (zext          ) [ 000000]
OP1_V_2_cast      (zext          ) [ 000000]
OP2_V_cast        (sext          ) [ 000000]
p_Val2_6          (mul           ) [ 000000]
tmp_5             (bitconcatenate) [ 000000]
tmp_13_cast1      (sext          ) [ 000000]
tmp_13_cast       (sext          ) [ 000000]
tmp_14_cast       (sext          ) [ 000000]
r_V_1             (add           ) [ 000000]
OP1_V_3_cast      (sext          ) [ 000000]
p_shl1            (bitconcatenate) [ 000000]
r_V_13            (sub           ) [ 000000]
tmp_66            (bitselect     ) [ 000000]
tmp_67            (trunc         ) [ 000000]
tmp_7             (icmp          ) [ 000000]
tmp_9             (partselect    ) [ 000000]
tmp_10            (add           ) [ 000000]
tmp_11            (select        ) [ 000000]
tmp_12            (select        ) [ 000000]
StgValue_94       (write         ) [ 000000]
tmp_13            (bitconcatenate) [ 000000]
tmp_14_cast1      (sext          ) [ 000000]
r_V_21_tr         (add           ) [ 000000]
sext3_cast        (sext          ) [ 000000]
mul3              (mul           ) [ 000000]
neg_mul2          (sub           ) [ 000000]
tmp_68            (bitselect     ) [ 000000]
tmp_69            (partselect    ) [ 000000]
tmp_15            (sext          ) [ 000000]
tmp_70            (partselect    ) [ 000000]
tmp_16            (sext          ) [ 000000]
tmp_18            (select        ) [ 000000]
neg_ti2           (sub           ) [ 000000]
tmp_17            (select        ) [ 000000]
OP2_V_1_cast      (sext          ) [ 000000]
p_Val2_9          (mul           ) [ 000000]
r_V_3             (add           ) [ 000000]
OP1_V_4_cast      (sext          ) [ 000000]
p_shl2            (bitconcatenate) [ 000000]
r_V_14            (sub           ) [ 000000]
tmp_71            (bitselect     ) [ 000000]
tmp_72            (trunc         ) [ 000000]
tmp_19            (icmp          ) [ 000000]
tmp_20            (partselect    ) [ 000000]
tmp_21            (add           ) [ 000000]
tmp_22            (select        ) [ 000000]
tmp_26            (select        ) [ 000000]
StgValue_122      (write         ) [ 000000]
tmp_24            (add           ) [ 000000]
tmp_24_cast       (sext          ) [ 000000]
r_V_23_tr         (sub           ) [ 000000]
sext4_cast        (sext          ) [ 000000]
mul4              (mul           ) [ 000000]
neg_mul4          (sub           ) [ 000000]
tmp_73            (bitselect     ) [ 000000]
tmp_74            (partselect    ) [ 000000]
tmp_30            (sext          ) [ 000000]
tmp_75            (partselect    ) [ 000000]
tmp_32            (sext          ) [ 000000]
tmp_35            (select        ) [ 000000]
neg_ti3           (sub           ) [ 000000]
tmp_25            (select        ) [ 000000]
OP2_V_2_cast      (sext          ) [ 000000]
p_Val2_11         (mul           ) [ 000000]
tmp_26_cast       (sext          ) [ 000000]
r_V_5             (add           ) [ 000000]
OP1_V_5_cast      (sext          ) [ 000000]
p_shl3            (bitconcatenate) [ 000000]
r_V_15            (sub           ) [ 000000]
tmp_76            (bitselect     ) [ 000000]
tmp_77            (trunc         ) [ 000000]
tmp_27            (icmp          ) [ 000000]
tmp_39            (partselect    ) [ 000000]
tmp_41            (add           ) [ 000000]
tmp_42            (select        ) [ 000000]
tmp_43            (select        ) [ 000000]
StgValue_151      (write         ) [ 000000]
tmp_28            (sub           ) [ 000000]
tmp_28_cast       (sext          ) [ 000000]
r_V_25_tr         (add           ) [ 000000]
sext9_cast        (sext          ) [ 000000]
mul5              (mul           ) [ 000000]
neg_mul5          (sub           ) [ 000000]
tmp_78            (bitselect     ) [ 000000]
tmp_79            (partselect    ) [ 000000]
tmp_44            (sext          ) [ 000000]
tmp_80            (partselect    ) [ 000000]
tmp_45            (sext          ) [ 000000]
tmp_49            (select        ) [ 000000]
neg_ti4           (sub           ) [ 000000]
tmp_29            (select        ) [ 000000]
OP2_V_3_cast      (sext          ) [ 000000]
p_Val2_13         (mul           ) [ 000000]
tmp_30_cast       (sext          ) [ 000000]
r_V_7             (add           ) [ 000000]
OP1_V_6_cast      (sext          ) [ 000000]
p_shl4            (bitconcatenate) [ 000000]
r_V_16            (sub           ) [ 000000]
tmp_81            (bitselect     ) [ 000000]
tmp_82            (trunc         ) [ 000000]
tmp_31            (icmp          ) [ 000000]
tmp_46            (partselect    ) [ 000000]
tmp_47            (add           ) [ 000000]
tmp_48            (select        ) [ 000000]
tmp_50            (select        ) [ 000000]
StgValue_180      (write         ) [ 000000]
tmp_33_cast       (sext          ) [ 000000]
r_V_27_tr         (sub           ) [ 000000]
sext1_cast        (sext          ) [ 000000]
mul2              (mul           ) [ 000000]
neg_mul3          (sub           ) [ 000000]
tmp_83            (bitselect     ) [ 000000]
tmp_84            (partselect    ) [ 000000]
tmp_55            (sext          ) [ 000000]
tmp_85            (partselect    ) [ 000000]
tmp_57            (sext          ) [ 000000]
tmp_61            (select        ) [ 000000]
neg_ti8           (sub           ) [ 000000]
tmp_34            (select        ) [ 000000]
OP2_V_4_cast      (sext          ) [ 000000]
p_Val2_15         (mul           ) [ 000000]
r_V_9             (add           ) [ 000000]
OP1_V_7_cast      (sext          ) [ 000000]
p_shl5            (bitconcatenate) [ 000000]
r_V_17            (sub           ) [ 000000]
tmp_86            (bitselect     ) [ 000000]
tmp_87            (trunc         ) [ 000000]
tmp_36            (icmp          ) [ 000000]
tmp_52            (partselect    ) [ 000000]
tmp_53            (add           ) [ 000000]
tmp_54            (select        ) [ 000000]
tmp_56            (select        ) [ 000000]
StgValue_207      (write         ) [ 000000]
tmp_37            (sub           ) [ 000000]
tmp_37_cast       (sext          ) [ 000000]
r_V_29_tr         (add           ) [ 000000]
sext_cast         (sext          ) [ 000000]
mul               (mul           ) [ 000000]
neg_mul           (sub           ) [ 000000]
tmp_88            (bitselect     ) [ 000000]
tmp_89            (partselect    ) [ 000000]
tmp_63            (sext          ) [ 000000]
tmp_90            (partselect    ) [ 000000]
tmp_64            (sext          ) [ 000000]
tmp_65            (select        ) [ 000000]
neg_ti            (sub           ) [ 000000]
tmp_38            (select        ) [ 000000]
OP2_V_5_cast      (sext          ) [ 000000]
p_Val2_17         (mul           ) [ 000000]
tmp_39_cast       (sext          ) [ 000000]
r_V_11            (add           ) [ 000000]
OP1_V_8_cast      (sext          ) [ 000000]
p_shl             (bitconcatenate) [ 000000]
r_V_18            (sub           ) [ 000000]
tmp_91            (bitselect     ) [ 000000]
tmp_92            (trunc         ) [ 000000]
tmp_40            (icmp          ) [ 000000]
tmp_58            (partselect    ) [ 000000]
tmp_59            (add           ) [ 000000]
tmp_60            (select        ) [ 000000]
tmp_62            (select        ) [ 000000]
StgValue_236      (write         ) [ 000000]
StgValue_237      (br            ) [ 000000]
StgValue_238      (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regs_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kill">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kill"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m4_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m5_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rpy_to_duty_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i8.i17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i8.i29"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i39.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i47.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i47.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i40.i8"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="kill_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kill_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 StgValue_236/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 StgValue_207/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/1 StgValue_180/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 StgValue_151/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 StgValue_122/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/1 StgValue_94/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="regs_in_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 p_Val2_1/2 p_Val2_2/3 p_Val2_3/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="regs_in_V_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="regs_in_V_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_2/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="regs_in_V_addr_3_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_in_V_addr_3/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 p_Val2_2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_9_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="r_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="13" slack="0"/>
<pin id="259" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="3"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Val2_5_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_5_cast/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Val2_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="25" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="1"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_10_cast4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="25" slack="0"/>
<pin id="283" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast4/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_10_cast4_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="25" slack="0"/>
<pin id="287" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast4_cast/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="25" slack="0"/>
<pin id="292" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_11_cast_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="26" slack="0"/>
<pin id="297" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast_cast/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="26" slack="1"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_12_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="26" slack="0"/>
<pin id="306" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="r_V_19_tr_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="26" slack="0"/>
<pin id="310" dir="0" index="1" bw="25" slack="0"/>
<pin id="311" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19_tr/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext2_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="27" slack="0"/>
<pin id="316" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext2_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mul1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="29" slack="0"/>
<pin id="320" dir="0" index="1" bw="27" slack="0"/>
<pin id="321" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="neg_mul1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="54" slack="0"/>
<pin id="327" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul1/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_14_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="27" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_33_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="25" slack="0"/>
<pin id="340" dir="0" index="1" bw="54" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="25" slack="0"/>
<pin id="350" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_51_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="25" slack="0"/>
<pin id="354" dir="0" index="1" bw="54" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="25" slack="0"/>
<pin id="364" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="25" slack="0"/>
<pin id="369" dir="0" index="2" bw="25" slack="0"/>
<pin id="370" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="neg_ti1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="25" slack="0"/>
<pin id="377" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti1/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="27" slack="0"/>
<pin id="383" dir="0" index="2" bw="25" slack="0"/>
<pin id="384" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="OP1_V_2_cast3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast3/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="OP1_V_2_cast2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="0"/>
<pin id="394" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast2/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="OP1_V_2_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="OP2_V_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="27" slack="0"/>
<pin id="402" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_Val2_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="0"/>
<pin id="406" dir="0" index="1" bw="27" slack="0"/>
<pin id="407" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_5_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="37" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_13_cast1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="37" slack="0"/>
<pin id="420" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast1/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="37" slack="0"/>
<pin id="424" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_14_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="38" slack="0"/>
<pin id="428" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_V_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="37" slack="0"/>
<pin id="432" dir="0" index="1" bw="38" slack="0"/>
<pin id="433" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="OP1_V_3_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="39" slack="0"/>
<pin id="438" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3_cast/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="47" slack="0"/>
<pin id="442" dir="0" index="1" bw="39" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="r_V_13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="47" slack="0"/>
<pin id="450" dir="0" index="1" bw="39" slack="0"/>
<pin id="451" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_13/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_66_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="47" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_67_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="47" slack="0"/>
<pin id="464" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="36" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="47" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_10_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_11_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="8" slack="0"/>
<pin id="492" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_12_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_13_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="25" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="3"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_14_cast1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="25" slack="0"/>
<pin id="514" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast1/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="r_V_21_tr_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="25" slack="0"/>
<pin id="518" dir="0" index="1" bw="25" slack="0"/>
<pin id="519" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_21_tr/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext3_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="26" slack="0"/>
<pin id="524" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext3_cast/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="29" slack="0"/>
<pin id="528" dir="0" index="1" bw="26" slack="0"/>
<pin id="529" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="neg_mul2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="54" slack="0"/>
<pin id="535" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul2/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_68_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="26" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_69_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="25" slack="0"/>
<pin id="548" dir="0" index="1" bw="54" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="7" slack="0"/>
<pin id="551" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_15_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="25" slack="0"/>
<pin id="558" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_70_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="25" slack="0"/>
<pin id="562" dir="0" index="1" bw="54" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="0" index="3" bw="7" slack="0"/>
<pin id="565" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_16_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="25" slack="0"/>
<pin id="572" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_18_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="25" slack="0"/>
<pin id="577" dir="0" index="2" bw="25" slack="0"/>
<pin id="578" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="neg_ti2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="25" slack="0"/>
<pin id="585" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti2/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_17_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="27" slack="0"/>
<pin id="591" dir="0" index="2" bw="25" slack="0"/>
<pin id="592" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="OP2_V_1_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="27" slack="0"/>
<pin id="598" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Val2_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="14" slack="0"/>
<pin id="602" dir="0" index="1" bw="27" slack="0"/>
<pin id="603" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="r_V_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="37" slack="0"/>
<pin id="608" dir="0" index="1" bw="39" slack="0"/>
<pin id="609" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="OP1_V_4_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="39" slack="0"/>
<pin id="614" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_shl2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="47" slack="0"/>
<pin id="618" dir="0" index="1" bw="39" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_V_14_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="47" slack="0"/>
<pin id="626" dir="0" index="1" bw="39" slack="0"/>
<pin id="627" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_71_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="47" slack="0"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_72_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="47" slack="0"/>
<pin id="640" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_19_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="36" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_20_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="47" slack="0"/>
<pin id="651" dir="0" index="2" bw="7" slack="0"/>
<pin id="652" dir="0" index="3" bw="7" slack="0"/>
<pin id="653" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_21_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_22_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_26_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="0" index="2" bw="8" slack="0"/>
<pin id="676" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_24_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="26" slack="1"/>
<pin id="683" dir="0" index="1" bw="24" slack="0"/>
<pin id="684" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_24_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="26" slack="0"/>
<pin id="688" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="r_V_23_tr_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="26" slack="0"/>
<pin id="692" dir="0" index="1" bw="25" slack="0"/>
<pin id="693" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23_tr/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sext4_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="27" slack="0"/>
<pin id="698" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext4_cast/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="mul4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="29" slack="0"/>
<pin id="702" dir="0" index="1" bw="27" slack="0"/>
<pin id="703" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="neg_mul4_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="54" slack="0"/>
<pin id="709" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul4/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_73_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="27" slack="0"/>
<pin id="715" dir="0" index="2" bw="6" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_74_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="25" slack="0"/>
<pin id="722" dir="0" index="1" bw="54" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="7" slack="0"/>
<pin id="725" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_30_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="25" slack="0"/>
<pin id="732" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_75_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="25" slack="0"/>
<pin id="736" dir="0" index="1" bw="54" slack="0"/>
<pin id="737" dir="0" index="2" bw="6" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_32_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="0"/>
<pin id="746" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_35_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="25" slack="0"/>
<pin id="751" dir="0" index="2" bw="25" slack="0"/>
<pin id="752" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="neg_ti3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="25" slack="0"/>
<pin id="759" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti3/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_25_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="27" slack="0"/>
<pin id="765" dir="0" index="2" bw="25" slack="0"/>
<pin id="766" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="OP2_V_2_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="27" slack="0"/>
<pin id="772" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_Val2_11_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="14" slack="0"/>
<pin id="776" dir="0" index="1" bw="27" slack="0"/>
<pin id="777" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_11/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_26_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="38" slack="0"/>
<pin id="782" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="r_V_5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="37" slack="0"/>
<pin id="786" dir="0" index="1" bw="38" slack="0"/>
<pin id="787" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="OP1_V_5_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="39" slack="0"/>
<pin id="792" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_5_cast/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_shl3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="47" slack="0"/>
<pin id="796" dir="0" index="1" bw="39" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="r_V_15_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="47" slack="0"/>
<pin id="804" dir="0" index="1" bw="39" slack="0"/>
<pin id="805" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_15/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_76_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="47" slack="0"/>
<pin id="811" dir="0" index="2" bw="7" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_77_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="47" slack="0"/>
<pin id="818" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_27_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="36" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_39_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="47" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_41_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_42_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="0" index="2" bw="8" slack="0"/>
<pin id="846" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_43_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_28_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="26" slack="1"/>
<pin id="861" dir="0" index="1" bw="24" slack="0"/>
<pin id="862" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_28_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="26" slack="0"/>
<pin id="866" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="r_V_25_tr_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="26" slack="0"/>
<pin id="870" dir="0" index="1" bw="25" slack="0"/>
<pin id="871" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_25_tr/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext9_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="27" slack="0"/>
<pin id="876" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext9_cast/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="mul5_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="29" slack="0"/>
<pin id="880" dir="0" index="1" bw="27" slack="0"/>
<pin id="881" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="neg_mul5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="54" slack="0"/>
<pin id="887" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul5/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_78_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="27" slack="0"/>
<pin id="893" dir="0" index="2" bw="6" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_79_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="25" slack="0"/>
<pin id="900" dir="0" index="1" bw="54" slack="0"/>
<pin id="901" dir="0" index="2" bw="6" slack="0"/>
<pin id="902" dir="0" index="3" bw="7" slack="0"/>
<pin id="903" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_44_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="25" slack="0"/>
<pin id="910" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_80_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="25" slack="0"/>
<pin id="914" dir="0" index="1" bw="54" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="0" index="3" bw="7" slack="0"/>
<pin id="917" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_45_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="25" slack="0"/>
<pin id="924" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_49_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="25" slack="0"/>
<pin id="929" dir="0" index="2" bw="25" slack="0"/>
<pin id="930" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="neg_ti4_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="25" slack="0"/>
<pin id="937" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti4/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_29_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="27" slack="0"/>
<pin id="943" dir="0" index="2" bw="25" slack="0"/>
<pin id="944" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="OP2_V_3_cast_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="27" slack="0"/>
<pin id="950" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3_cast/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Val2_13_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="0"/>
<pin id="954" dir="0" index="1" bw="27" slack="0"/>
<pin id="955" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_13/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_30_cast_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="38" slack="0"/>
<pin id="960" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="r_V_7_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="37" slack="0"/>
<pin id="964" dir="0" index="1" bw="38" slack="0"/>
<pin id="965" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_7/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="OP1_V_6_cast_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="39" slack="0"/>
<pin id="970" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_6_cast/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="p_shl4_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="47" slack="0"/>
<pin id="974" dir="0" index="1" bw="39" slack="0"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="r_V_16_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="47" slack="0"/>
<pin id="982" dir="0" index="1" bw="39" slack="0"/>
<pin id="983" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_16/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_81_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="47" slack="0"/>
<pin id="989" dir="0" index="2" bw="7" slack="0"/>
<pin id="990" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_82_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="47" slack="0"/>
<pin id="996" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/5 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_31_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="36" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_46_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="47" slack="0"/>
<pin id="1007" dir="0" index="2" bw="7" slack="0"/>
<pin id="1008" dir="0" index="3" bw="7" slack="0"/>
<pin id="1009" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_47_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="8" slack="0"/>
<pin id="1017" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_48_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="0"/>
<pin id="1023" dir="0" index="2" bw="8" slack="0"/>
<pin id="1024" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_50_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="0"/>
<pin id="1031" dir="0" index="2" bw="8" slack="0"/>
<pin id="1032" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_50/5 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_33_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="25" slack="0"/>
<pin id="1039" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/5 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="r_V_27_tr_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="26" slack="0"/>
<pin id="1043" dir="0" index="1" bw="25" slack="0"/>
<pin id="1044" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27_tr/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sext1_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="27" slack="0"/>
<pin id="1049" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext1_cast/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="mul2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="30" slack="0"/>
<pin id="1053" dir="0" index="1" bw="27" slack="0"/>
<pin id="1054" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="neg_mul3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="55" slack="0"/>
<pin id="1060" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul3/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_83_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="27" slack="0"/>
<pin id="1066" dir="0" index="2" bw="6" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_84_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="25" slack="0"/>
<pin id="1073" dir="0" index="1" bw="55" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="0" index="3" bw="7" slack="0"/>
<pin id="1076" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_55_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="25" slack="0"/>
<pin id="1083" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_85_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="25" slack="0"/>
<pin id="1087" dir="0" index="1" bw="55" slack="0"/>
<pin id="1088" dir="0" index="2" bw="6" slack="0"/>
<pin id="1089" dir="0" index="3" bw="7" slack="0"/>
<pin id="1090" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_57_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="25" slack="0"/>
<pin id="1097" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_61_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="25" slack="0"/>
<pin id="1102" dir="0" index="2" bw="25" slack="0"/>
<pin id="1103" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="neg_ti8_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="25" slack="0"/>
<pin id="1110" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti8/5 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_34_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="27" slack="0"/>
<pin id="1116" dir="0" index="2" bw="25" slack="0"/>
<pin id="1117" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="OP2_V_4_cast_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="27" slack="0"/>
<pin id="1123" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_cast/5 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="p_Val2_15_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="14" slack="0"/>
<pin id="1127" dir="0" index="1" bw="27" slack="0"/>
<pin id="1128" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="r_V_9_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="37" slack="0"/>
<pin id="1133" dir="0" index="1" bw="40" slack="0"/>
<pin id="1134" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_9/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="OP1_V_7_cast_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="40" slack="0"/>
<pin id="1139" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_7_cast/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="p_shl5_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="48" slack="0"/>
<pin id="1143" dir="0" index="1" bw="40" slack="0"/>
<pin id="1144" dir="0" index="2" bw="1" slack="0"/>
<pin id="1145" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="r_V_17_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="48" slack="0"/>
<pin id="1151" dir="0" index="1" bw="40" slack="0"/>
<pin id="1152" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_17/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_86_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="48" slack="0"/>
<pin id="1158" dir="0" index="2" bw="7" slack="0"/>
<pin id="1159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_87_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="48" slack="0"/>
<pin id="1165" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/5 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_36_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="36" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_52_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="0"/>
<pin id="1175" dir="0" index="1" bw="48" slack="0"/>
<pin id="1176" dir="0" index="2" bw="7" slack="0"/>
<pin id="1177" dir="0" index="3" bw="7" slack="0"/>
<pin id="1178" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_53_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_54_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="8" slack="0"/>
<pin id="1192" dir="0" index="2" bw="8" slack="0"/>
<pin id="1193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_56_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="0" index="2" bw="8" slack="0"/>
<pin id="1201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_56/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_37_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="26" slack="1"/>
<pin id="1208" dir="0" index="1" bw="24" slack="0"/>
<pin id="1209" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_37_cast_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="26" slack="0"/>
<pin id="1213" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/5 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="r_V_29_tr_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="26" slack="0"/>
<pin id="1217" dir="0" index="1" bw="25" slack="0"/>
<pin id="1218" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_29_tr/5 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_cast_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="27" slack="0"/>
<pin id="1223" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/5 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="mul_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="29" slack="0"/>
<pin id="1227" dir="0" index="1" bw="27" slack="0"/>
<pin id="1228" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="neg_mul_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="54" slack="0"/>
<pin id="1234" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="tmp_88_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="27" slack="0"/>
<pin id="1240" dir="0" index="2" bw="6" slack="0"/>
<pin id="1241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_89_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="25" slack="0"/>
<pin id="1247" dir="0" index="1" bw="54" slack="0"/>
<pin id="1248" dir="0" index="2" bw="6" slack="0"/>
<pin id="1249" dir="0" index="3" bw="7" slack="0"/>
<pin id="1250" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_89/5 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_63_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="25" slack="0"/>
<pin id="1257" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_90_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="25" slack="0"/>
<pin id="1261" dir="0" index="1" bw="54" slack="0"/>
<pin id="1262" dir="0" index="2" bw="6" slack="0"/>
<pin id="1263" dir="0" index="3" bw="7" slack="0"/>
<pin id="1264" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_64_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="25" slack="0"/>
<pin id="1271" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="tmp_65_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="0"/>
<pin id="1275" dir="0" index="1" bw="25" slack="0"/>
<pin id="1276" dir="0" index="2" bw="25" slack="0"/>
<pin id="1277" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="neg_ti_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="25" slack="0"/>
<pin id="1284" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="tmp_38_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="0" index="1" bw="27" slack="0"/>
<pin id="1290" dir="0" index="2" bw="25" slack="0"/>
<pin id="1291" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="OP2_V_5_cast_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="27" slack="0"/>
<pin id="1297" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5_cast/5 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="p_Val2_17_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="14" slack="0"/>
<pin id="1301" dir="0" index="1" bw="27" slack="0"/>
<pin id="1302" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_17/5 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="tmp_39_cast_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="38" slack="0"/>
<pin id="1307" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39_cast/5 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="r_V_11_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="37" slack="0"/>
<pin id="1311" dir="0" index="1" bw="38" slack="0"/>
<pin id="1312" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_11/5 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="OP1_V_8_cast_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="39" slack="0"/>
<pin id="1317" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_8_cast/5 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="p_shl_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="47" slack="0"/>
<pin id="1321" dir="0" index="1" bw="39" slack="0"/>
<pin id="1322" dir="0" index="2" bw="1" slack="0"/>
<pin id="1323" dir="1" index="3" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="r_V_18_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="47" slack="0"/>
<pin id="1329" dir="0" index="1" bw="39" slack="0"/>
<pin id="1330" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/5 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="tmp_91_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="0"/>
<pin id="1335" dir="0" index="1" bw="47" slack="0"/>
<pin id="1336" dir="0" index="2" bw="7" slack="0"/>
<pin id="1337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="tmp_92_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="47" slack="0"/>
<pin id="1343" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_92/5 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_40_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="36" slack="0"/>
<pin id="1347" dir="0" index="1" bw="1" slack="0"/>
<pin id="1348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_58_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="0"/>
<pin id="1353" dir="0" index="1" bw="47" slack="0"/>
<pin id="1354" dir="0" index="2" bw="7" slack="0"/>
<pin id="1355" dir="0" index="3" bw="7" slack="0"/>
<pin id="1356" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="tmp_59_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="8" slack="0"/>
<pin id="1364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_60_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="8" slack="0"/>
<pin id="1370" dir="0" index="2" bw="8" slack="0"/>
<pin id="1371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/5 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="tmp_62_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="8" slack="0"/>
<pin id="1378" dir="0" index="2" bw="8" slack="0"/>
<pin id="1379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="1384" class="1007" name="tmp_8_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="26" slack="0"/>
<pin id="1386" dir="0" index="1" bw="13" slack="0"/>
<pin id="1387" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="tmp_23_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="26" slack="0"/>
<pin id="1392" dir="0" index="1" bw="13" slack="0"/>
<pin id="1393" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="kill_read_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="4"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="kill_read "/>
</bind>
</comp>

<comp id="1400" class="1005" name="regs_in_V_addr_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="2" slack="1"/>
<pin id="1402" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="p_Val2_s_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="8" slack="3"/>
<pin id="1407" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1411" class="1005" name="regs_in_V_addr_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="2" slack="1"/>
<pin id="1413" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="regs_in_V_addr_2_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="2" slack="1"/>
<pin id="1418" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_2 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="regs_in_V_addr_3_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="2" slack="1"/>
<pin id="1423" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_V_addr_3 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="tmp_8_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="26" slack="1"/>
<pin id="1428" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_23_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="26" slack="1"/>
<pin id="1434" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="231"><net_src comp="196" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="196" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="228" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="273" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="72" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="269" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="281" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="308" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="324" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="84" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="86" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="82" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="318" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="84" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="330" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="348" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="330" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="362" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="256" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="256" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="256" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="380" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="90" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="196" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="410" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="404" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="430" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="436" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="98" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="100" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="102" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="448" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="104" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="106" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="486"><net_src comp="108" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="472" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="466" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="472" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="482" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="454" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="488" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="472" pin="4"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="510"><net_src comp="68" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="505" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="285" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="110" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="516" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="112" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="532" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="84" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="546" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="526" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="538" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="556" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="570" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="538" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="570" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="392" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="422" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="606" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="612" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="96" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="98" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="624" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="104" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="106" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="662"><net_src comp="108" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="648" pin="4"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="642" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="648" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="630" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="664" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="648" pin="4"/><net_sink comp="672" pin=2"/></net>

<net id="680"><net_src comp="672" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="685"><net_src comp="269" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="281" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="74" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="76" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="78" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="690" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="80" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="726"><net_src comp="82" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="706" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="84" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="86" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="720" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="740"><net_src comp="82" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="700" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="84" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="86" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="712" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="730" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="744" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="88" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="748" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="712" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="744" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="396" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="422" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="94" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="784" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="46" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="790" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="96" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="98" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="802" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="100" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="102" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="802" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="104" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="106" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="108" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="826" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="847"><net_src comp="820" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="826" pin="4"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="836" pin="2"/><net_sink comp="842" pin=2"/></net>

<net id="855"><net_src comp="808" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="842" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="826" pin="4"/><net_sink comp="850" pin=2"/></net>

<net id="858"><net_src comp="850" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="863"><net_src comp="269" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="859" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="281" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="74" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="874" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="76" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="78" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="868" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="80" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="904"><net_src comp="82" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="884" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="84" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="907"><net_src comp="86" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="911"><net_src comp="898" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="918"><net_src comp="82" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="878" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="84" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="86" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="925"><net_src comp="912" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="890" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="908" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="922" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="88" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="926" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="890" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="934" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="922" pin="1"/><net_sink comp="940" pin=2"/></net>

<net id="951"><net_src comp="940" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="396" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="948" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="422" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="958" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="962" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="977"><net_src comp="94" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="962" pin="2"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="46" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="972" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="968" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="991"><net_src comp="96" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="993"><net_src comp="98" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="997"><net_src comp="980" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="994" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="100" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1010"><net_src comp="102" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="980" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="104" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1013"><net_src comp="106" pin="0"/><net_sink comp="1004" pin=3"/></net>

<net id="1018"><net_src comp="108" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1004" pin="4"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="998" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="1004" pin="4"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=2"/></net>

<net id="1033"><net_src comp="986" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="1004" pin="4"/><net_sink comp="1028" pin=2"/></net>

<net id="1036"><net_src comp="1028" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="1040"><net_src comp="505" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="295" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="114" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="116" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1068"><net_src comp="78" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1041" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="80" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1077"><net_src comp="118" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1057" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="120" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="122" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1084"><net_src comp="1071" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1091"><net_src comp="118" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="1051" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="120" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1094"><net_src comp="122" pin="0"/><net_sink comp="1085" pin=3"/></net>

<net id="1098"><net_src comp="1085" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="1063" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1081" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=2"/></net>

<net id="1111"><net_src comp="124" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1099" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="1063" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1107" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="1095" pin="1"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1129"><net_src comp="388" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="418" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1146"><net_src comp="126" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1131" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="46" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="1141" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1137" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1160"><net_src comp="128" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="1149" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="130" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1166"><net_src comp="1149" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1171"><net_src comp="1163" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="100" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1179"><net_src comp="132" pin="0"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="1149" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1181"><net_src comp="104" pin="0"/><net_sink comp="1173" pin=2"/></net>

<net id="1182"><net_src comp="106" pin="0"/><net_sink comp="1173" pin=3"/></net>

<net id="1187"><net_src comp="108" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1173" pin="4"/><net_sink comp="1183" pin=1"/></net>

<net id="1194"><net_src comp="1167" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="1173" pin="4"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=2"/></net>

<net id="1202"><net_src comp="1155" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1203"><net_src comp="1189" pin="3"/><net_sink comp="1197" pin=1"/></net>

<net id="1204"><net_src comp="1173" pin="4"/><net_sink comp="1197" pin=2"/></net>

<net id="1205"><net_src comp="1197" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="1210"><net_src comp="269" pin="1"/><net_sink comp="1206" pin=1"/></net>

<net id="1214"><net_src comp="1206" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="281" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1224"><net_src comp="1215" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="74" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="76" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1225" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="78" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1215" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="80" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1251"><net_src comp="82" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="1231" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1253"><net_src comp="84" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1254"><net_src comp="86" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1258"><net_src comp="1245" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1265"><net_src comp="82" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1225" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1267"><net_src comp="84" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1268"><net_src comp="86" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1272"><net_src comp="1259" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1278"><net_src comp="1237" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1279"><net_src comp="1255" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1280"><net_src comp="1269" pin="1"/><net_sink comp="1273" pin=2"/></net>

<net id="1285"><net_src comp="88" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="1273" pin="3"/><net_sink comp="1281" pin=1"/></net>

<net id="1292"><net_src comp="1237" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1293"><net_src comp="1281" pin="2"/><net_sink comp="1287" pin=1"/></net>

<net id="1294"><net_src comp="1269" pin="1"/><net_sink comp="1287" pin=2"/></net>

<net id="1298"><net_src comp="1287" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1303"><net_src comp="396" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="1295" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1308"><net_src comp="1299" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="422" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1318"><net_src comp="1309" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1324"><net_src comp="94" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1325"><net_src comp="1309" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1326"><net_src comp="46" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1331"><net_src comp="1319" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1315" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1338"><net_src comp="96" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1339"><net_src comp="1327" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1340"><net_src comp="98" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1344"><net_src comp="1327" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1349"><net_src comp="1341" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1350"><net_src comp="100" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1357"><net_src comp="102" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="1327" pin="2"/><net_sink comp="1351" pin=1"/></net>

<net id="1359"><net_src comp="104" pin="0"/><net_sink comp="1351" pin=2"/></net>

<net id="1360"><net_src comp="106" pin="0"/><net_sink comp="1351" pin=3"/></net>

<net id="1365"><net_src comp="108" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1351" pin="4"/><net_sink comp="1361" pin=1"/></net>

<net id="1372"><net_src comp="1345" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="1351" pin="4"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="1361" pin="2"/><net_sink comp="1367" pin=2"/></net>

<net id="1380"><net_src comp="1333" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="1367" pin="3"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="1351" pin="4"/><net_sink comp="1375" pin=2"/></net>

<net id="1383"><net_src comp="1375" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="1388"><net_src comp="58" pin="0"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="240" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1394"><net_src comp="60" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="240" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1399"><net_src comp="134" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="188" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1408"><net_src comp="196" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1410"><net_src comp="1405" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1414"><net_src comp="201" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1419"><net_src comp="210" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1424"><net_src comp="219" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1429"><net_src comp="1384" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1435"><net_src comp="1390" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m0_V | {1 5 }
	Port: m1_V | {1 5 }
	Port: m2_V | {1 5 }
	Port: m3_V | {1 5 }
	Port: m4_V | {1 5 }
	Port: m5_V | {1 5 }
 - Input state : 
	Port: rpy_to_duty : regs_in_V | {1 2 3 4 5 }
	Port: rpy_to_duty : kill | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
	State 2
		p_Val2_1 : 1
	State 3
		p_Val2_2 : 1
	State 4
		p_Val2_3 : 1
		tmp_cast : 1
		tmp_8 : 2
		tmp_23 : 2
	State 5
		p_Val2_4 : 1
		tmp_9_cast : 2
		r_V : 3
		p_Val2_5_cast : 1
		tmp_10_cast4 : 1
		tmp_10_cast4_cast : 1
		tmp_s : 2
		tmp_11_cast_cast : 3
		tmp_1 : 2
		tmp_12_cast : 3
		r_V_19_tr : 4
		sext2_cast : 5
		mul1 : 6
		neg_mul1 : 7
		tmp_14 : 5
		tmp_33 : 8
		tmp : 9
		tmp_51 : 7
		tmp_2 : 8
		tmp_6 : 10
		neg_ti1 : 11
		tmp_3 : 12
		OP1_V_2_cast3 : 4
		OP1_V_2_cast2 : 4
		OP1_V_2_cast : 4
		OP2_V_cast : 13
		p_Val2_6 : 14
		tmp_5 : 1
		tmp_13_cast1 : 2
		tmp_13_cast : 2
		tmp_14_cast : 15
		r_V_1 : 16
		OP1_V_3_cast : 17
		p_shl1 : 17
		r_V_13 : 18
		tmp_66 : 19
		tmp_67 : 19
		tmp_7 : 20
		tmp_9 : 19
		tmp_10 : 20
		tmp_11 : 21
		tmp_12 : 22
		StgValue_94 : 23
		tmp_14_cast1 : 1
		r_V_21_tr : 2
		sext3_cast : 3
		mul3 : 4
		neg_mul2 : 5
		tmp_68 : 3
		tmp_69 : 6
		tmp_15 : 7
		tmp_70 : 5
		tmp_16 : 6
		tmp_18 : 8
		neg_ti2 : 9
		tmp_17 : 10
		OP2_V_1_cast : 11
		p_Val2_9 : 12
		r_V_3 : 13
		OP1_V_4_cast : 14
		p_shl2 : 14
		r_V_14 : 15
		tmp_71 : 16
		tmp_72 : 16
		tmp_19 : 17
		tmp_20 : 16
		tmp_21 : 17
		tmp_22 : 18
		tmp_26 : 19
		StgValue_122 : 20
		tmp_24 : 2
		tmp_24_cast : 3
		r_V_23_tr : 4
		sext4_cast : 5
		mul4 : 6
		neg_mul4 : 7
		tmp_73 : 5
		tmp_74 : 8
		tmp_30 : 9
		tmp_75 : 7
		tmp_32 : 8
		tmp_35 : 10
		neg_ti3 : 11
		tmp_25 : 12
		OP2_V_2_cast : 13
		p_Val2_11 : 14
		tmp_26_cast : 15
		r_V_5 : 16
		OP1_V_5_cast : 17
		p_shl3 : 17
		r_V_15 : 18
		tmp_76 : 19
		tmp_77 : 19
		tmp_27 : 20
		tmp_39 : 19
		tmp_41 : 20
		tmp_42 : 21
		tmp_43 : 22
		StgValue_151 : 23
		tmp_28 : 2
		tmp_28_cast : 3
		r_V_25_tr : 4
		sext9_cast : 5
		mul5 : 6
		neg_mul5 : 7
		tmp_78 : 5
		tmp_79 : 8
		tmp_44 : 9
		tmp_80 : 7
		tmp_45 : 8
		tmp_49 : 10
		neg_ti4 : 11
		tmp_29 : 12
		OP2_V_3_cast : 13
		p_Val2_13 : 14
		tmp_30_cast : 15
		r_V_7 : 16
		OP1_V_6_cast : 17
		p_shl4 : 17
		r_V_16 : 18
		tmp_81 : 19
		tmp_82 : 19
		tmp_31 : 20
		tmp_46 : 19
		tmp_47 : 20
		tmp_48 : 21
		tmp_50 : 22
		StgValue_180 : 23
		tmp_33_cast : 1
		r_V_27_tr : 4
		sext1_cast : 5
		mul2 : 6
		neg_mul3 : 7
		tmp_83 : 5
		tmp_84 : 8
		tmp_55 : 9
		tmp_85 : 7
		tmp_57 : 8
		tmp_61 : 10
		neg_ti8 : 11
		tmp_34 : 12
		OP2_V_4_cast : 13
		p_Val2_15 : 14
		r_V_9 : 15
		OP1_V_7_cast : 16
		p_shl5 : 16
		r_V_17 : 17
		tmp_86 : 18
		tmp_87 : 18
		tmp_36 : 19
		tmp_52 : 18
		tmp_53 : 19
		tmp_54 : 20
		tmp_56 : 21
		StgValue_207 : 22
		tmp_37 : 2
		tmp_37_cast : 3
		r_V_29_tr : 4
		sext_cast : 5
		mul : 6
		neg_mul : 7
		tmp_88 : 5
		tmp_89 : 8
		tmp_63 : 9
		tmp_90 : 7
		tmp_64 : 8
		tmp_65 : 10
		neg_ti : 11
		tmp_38 : 12
		OP2_V_5_cast : 13
		p_Val2_17 : 14
		tmp_39_cast : 15
		r_V_11 : 16
		OP1_V_8_cast : 17
		p_shl : 17
		r_V_18 : 18
		tmp_91 : 19
		tmp_92 : 19
		tmp_40 : 20
		tmp_58 : 19
		tmp_59 : 20
		tmp_60 : 21
		tmp_62 : 22
		StgValue_236 : 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_256        |    0    |    0    |    21   |
|          |       tmp_s_fu_289       |    0    |    0    |    32   |
|          |     r_V_19_tr_fu_308     |    0    |    0    |    33   |
|          |      neg_mul1_fu_324     |    0    |    0    |    61   |
|          |      neg_ti1_fu_374      |    0    |    0    |    32   |
|          |       r_V_13_fu_448      |    0    |    0    |    54   |
|          |      neg_mul2_fu_532     |    0    |    0    |    61   |
|          |      neg_ti2_fu_582      |    0    |    0    |    32   |
|          |       r_V_14_fu_624      |    0    |    0    |    54   |
|          |     r_V_23_tr_fu_690     |    0    |    0    |    33   |
|          |      neg_mul4_fu_706     |    0    |    0    |    61   |
|          |      neg_ti3_fu_756      |    0    |    0    |    32   |
|    sub   |       r_V_15_fu_802      |    0    |    0    |    54   |
|          |       tmp_28_fu_859      |    0    |    0    |    33   |
|          |      neg_mul5_fu_884     |    0    |    0    |    61   |
|          |      neg_ti4_fu_934      |    0    |    0    |    32   |
|          |       r_V_16_fu_980      |    0    |    0    |    54   |
|          |     r_V_27_tr_fu_1041    |    0    |    0    |    33   |
|          |     neg_mul3_fu_1057     |    0    |    0    |    62   |
|          |      neg_ti8_fu_1107     |    0    |    0    |    32   |
|          |      r_V_17_fu_1149      |    0    |    0    |    55   |
|          |      tmp_37_fu_1206      |    0    |    0    |    33   |
|          |      neg_mul_fu_1231     |    0    |    0    |    61   |
|          |      neg_ti_fu_1281      |    0    |    0    |    32   |
|          |      r_V_18_fu_1327      |    0    |    0    |    54   |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_299       |    0    |    0    |    33   |
|          |       r_V_1_fu_430       |    0    |    0    |    45   |
|          |       tmp_10_fu_482      |    0    |    0    |    15   |
|          |     r_V_21_tr_fu_516     |    0    |    0    |    32   |
|          |       r_V_3_fu_606       |    0    |    0    |    46   |
|          |       tmp_21_fu_658      |    0    |    0    |    15   |
|          |       tmp_24_fu_681      |    0    |    0    |    33   |
|          |       r_V_5_fu_784       |    0    |    0    |    45   |
|    add   |       tmp_41_fu_836      |    0    |    0    |    15   |
|          |     r_V_25_tr_fu_868     |    0    |    0    |    33   |
|          |       r_V_7_fu_962       |    0    |    0    |    45   |
|          |      tmp_47_fu_1014      |    0    |    0    |    15   |
|          |       r_V_9_fu_1131      |    0    |    0    |    47   |
|          |      tmp_53_fu_1183      |    0    |    0    |    15   |
|          |     r_V_29_tr_fu_1215    |    0    |    0    |    33   |
|          |      r_V_11_fu_1309      |    0    |    0    |    45   |
|          |      tmp_59_fu_1361      |    0    |    0    |    15   |
|----------|--------------------------|---------|---------|---------|
|          |        mul1_fu_318       |    3    |    0    |    32   |
|          |      p_Val2_6_fu_404     |    3    |    0    |    40   |
|          |        mul3_fu_526       |    3    |    0    |    32   |
|          |      p_Val2_9_fu_600     |    3    |    0    |    40   |
|          |        mul4_fu_700       |    3    |    0    |    32   |
|          |     p_Val2_11_fu_774     |    3    |    0    |    40   |
|    mul   |        mul5_fu_878       |    3    |    0    |    32   |
|          |     p_Val2_13_fu_952     |    3    |    0    |    40   |
|          |       mul2_fu_1051       |    3    |    0    |    28   |
|          |     p_Val2_15_fu_1125    |    3    |    0    |    40   |
|          |        mul_fu_1225       |    3    |    0    |    32   |
|          |     p_Val2_17_fu_1299    |    3    |    0    |    40   |
|          |       tmp_8_fu_1384      |    1    |    0    |    0    |
|          |      tmp_23_fu_1390      |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_6_fu_366       |    0    |    0    |    25   |
|          |       tmp_3_fu_380       |    0    |    0    |    27   |
|          |       tmp_11_fu_488      |    0    |    0    |    8    |
|          |       tmp_12_fu_496      |    0    |    0    |    8    |
|          |       tmp_18_fu_574      |    0    |    0    |    25   |
|          |       tmp_17_fu_588      |    0    |    0    |    27   |
|          |       tmp_22_fu_664      |    0    |    0    |    8    |
|          |       tmp_26_fu_672      |    0    |    0    |    8    |
|          |       tmp_35_fu_748      |    0    |    0    |    25   |
|          |       tmp_25_fu_762      |    0    |    0    |    27   |
|          |       tmp_42_fu_842      |    0    |    0    |    8    |
|  select  |       tmp_43_fu_850      |    0    |    0    |    8    |
|          |       tmp_49_fu_926      |    0    |    0    |    25   |
|          |       tmp_29_fu_940      |    0    |    0    |    27   |
|          |      tmp_48_fu_1020      |    0    |    0    |    8    |
|          |      tmp_50_fu_1028      |    0    |    0    |    8    |
|          |      tmp_61_fu_1099      |    0    |    0    |    25   |
|          |      tmp_34_fu_1113      |    0    |    0    |    27   |
|          |      tmp_54_fu_1189      |    0    |    0    |    8    |
|          |      tmp_56_fu_1197      |    0    |    0    |    8    |
|          |      tmp_65_fu_1273      |    0    |    0    |    25   |
|          |      tmp_38_fu_1287      |    0    |    0    |    27   |
|          |      tmp_60_fu_1367      |    0    |    0    |    8    |
|          |      tmp_62_fu_1375      |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_7_fu_466       |    0    |    0    |    21   |
|          |       tmp_19_fu_642      |    0    |    0    |    21   |
|   icmp   |       tmp_27_fu_820      |    0    |    0    |    21   |
|          |       tmp_31_fu_998      |    0    |    0    |    21   |
|          |      tmp_36_fu_1167      |    0    |    0    |    21   |
|          |      tmp_40_fu_1345      |    0    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|   read   |   kill_read_read_fu_134  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     grp_write_fu_140     |    0    |    0    |    0    |
|          |     grp_write_fu_148     |    0    |    0    |    0    |
|   write  |     grp_write_fu_156     |    0    |    0    |    0    |
|          |     grp_write_fu_164     |    0    |    0    |    0    |
|          |     grp_write_fu_172     |    0    |    0    |    0    |
|          |     grp_write_fu_180     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_4_fu_232       |    0    |    0    |    0    |
|          |      p_Val2_4_fu_244     |    0    |    0    |    0    |
|          |      p_Val2_5_fu_262     |    0    |    0    |    0    |
|          |      p_Val2_8_fu_273     |    0    |    0    |    0    |
|          |       tmp_5_fu_410       |    0    |    0    |    0    |
|bitconcatenate|       p_shl1_fu_440      |    0    |    0    |    0    |
|          |       tmp_13_fu_505      |    0    |    0    |    0    |
|          |       p_shl2_fu_616      |    0    |    0    |    0    |
|          |       p_shl3_fu_794      |    0    |    0    |    0    |
|          |       p_shl4_fu_972      |    0    |    0    |    0    |
|          |      p_shl5_fu_1141      |    0    |    0    |    0    |
|          |       p_shl_fu_1319      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      tmp_cast_fu_240     |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_252    |    0    |    0    |    0    |
|          |   p_Val2_5_cast_fu_269   |    0    |    0    |    0    |
|          |    tmp_10_cast4_fu_281   |    0    |    0    |    0    |
|          | tmp_10_cast4_cast_fu_285 |    0    |    0    |    0    |
|          |  tmp_11_cast_cast_fu_295 |    0    |    0    |    0    |
|          |    tmp_12_cast_fu_304    |    0    |    0    |    0    |
|          |     sext2_cast_fu_314    |    0    |    0    |    0    |
|          |        tmp_fu_348        |    0    |    0    |    0    |
|          |       tmp_2_fu_362       |    0    |    0    |    0    |
|          |     OP2_V_cast_fu_400    |    0    |    0    |    0    |
|          |    tmp_13_cast1_fu_418   |    0    |    0    |    0    |
|          |    tmp_13_cast_fu_422    |    0    |    0    |    0    |
|          |    tmp_14_cast_fu_426    |    0    |    0    |    0    |
|          |    OP1_V_3_cast_fu_436   |    0    |    0    |    0    |
|          |    tmp_14_cast1_fu_512   |    0    |    0    |    0    |
|          |     sext3_cast_fu_522    |    0    |    0    |    0    |
|          |       tmp_15_fu_556      |    0    |    0    |    0    |
|          |       tmp_16_fu_570      |    0    |    0    |    0    |
|          |    OP2_V_1_cast_fu_596   |    0    |    0    |    0    |
|          |    OP1_V_4_cast_fu_612   |    0    |    0    |    0    |
|          |    tmp_24_cast_fu_686    |    0    |    0    |    0    |
|          |     sext4_cast_fu_696    |    0    |    0    |    0    |
|   sext   |       tmp_30_fu_730      |    0    |    0    |    0    |
|          |       tmp_32_fu_744      |    0    |    0    |    0    |
|          |    OP2_V_2_cast_fu_770   |    0    |    0    |    0    |
|          |    tmp_26_cast_fu_780    |    0    |    0    |    0    |
|          |    OP1_V_5_cast_fu_790   |    0    |    0    |    0    |
|          |    tmp_28_cast_fu_864    |    0    |    0    |    0    |
|          |     sext9_cast_fu_874    |    0    |    0    |    0    |
|          |       tmp_44_fu_908      |    0    |    0    |    0    |
|          |       tmp_45_fu_922      |    0    |    0    |    0    |
|          |    OP2_V_3_cast_fu_948   |    0    |    0    |    0    |
|          |    tmp_30_cast_fu_958    |    0    |    0    |    0    |
|          |    OP1_V_6_cast_fu_968   |    0    |    0    |    0    |
|          |    tmp_33_cast_fu_1037   |    0    |    0    |    0    |
|          |    sext1_cast_fu_1047    |    0    |    0    |    0    |
|          |      tmp_55_fu_1081      |    0    |    0    |    0    |
|          |      tmp_57_fu_1095      |    0    |    0    |    0    |
|          |   OP2_V_4_cast_fu_1121   |    0    |    0    |    0    |
|          |   OP1_V_7_cast_fu_1137   |    0    |    0    |    0    |
|          |    tmp_37_cast_fu_1211   |    0    |    0    |    0    |
|          |     sext_cast_fu_1221    |    0    |    0    |    0    |
|          |      tmp_63_fu_1255      |    0    |    0    |    0    |
|          |      tmp_64_fu_1269      |    0    |    0    |    0    |
|          |   OP2_V_5_cast_fu_1295   |    0    |    0    |    0    |
|          |    tmp_39_cast_fu_1305   |    0    |    0    |    0    |
|          |   OP1_V_8_cast_fu_1315   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_14_fu_330      |    0    |    0    |    0    |
|          |       tmp_66_fu_454      |    0    |    0    |    0    |
|          |       tmp_68_fu_538      |    0    |    0    |    0    |
|          |       tmp_71_fu_630      |    0    |    0    |    0    |
|          |       tmp_73_fu_712      |    0    |    0    |    0    |
| bitselect|       tmp_76_fu_808      |    0    |    0    |    0    |
|          |       tmp_78_fu_890      |    0    |    0    |    0    |
|          |       tmp_81_fu_986      |    0    |    0    |    0    |
|          |      tmp_83_fu_1063      |    0    |    0    |    0    |
|          |      tmp_86_fu_1155      |    0    |    0    |    0    |
|          |      tmp_88_fu_1237      |    0    |    0    |    0    |
|          |      tmp_91_fu_1333      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_33_fu_338      |    0    |    0    |    0    |
|          |       tmp_51_fu_352      |    0    |    0    |    0    |
|          |       tmp_9_fu_472       |    0    |    0    |    0    |
|          |       tmp_69_fu_546      |    0    |    0    |    0    |
|          |       tmp_70_fu_560      |    0    |    0    |    0    |
|          |       tmp_20_fu_648      |    0    |    0    |    0    |
|          |       tmp_74_fu_720      |    0    |    0    |    0    |
|          |       tmp_75_fu_734      |    0    |    0    |    0    |
|partselect|       tmp_39_fu_826      |    0    |    0    |    0    |
|          |       tmp_79_fu_898      |    0    |    0    |    0    |
|          |       tmp_80_fu_912      |    0    |    0    |    0    |
|          |      tmp_46_fu_1004      |    0    |    0    |    0    |
|          |      tmp_84_fu_1071      |    0    |    0    |    0    |
|          |      tmp_85_fu_1085      |    0    |    0    |    0    |
|          |      tmp_52_fu_1173      |    0    |    0    |    0    |
|          |      tmp_89_fu_1245      |    0    |    0    |    0    |
|          |      tmp_90_fu_1259      |    0    |    0    |    0    |
|          |      tmp_58_fu_1351      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   OP1_V_2_cast3_fu_388   |    0    |    0    |    0    |
|   zext   |   OP1_V_2_cast2_fu_392   |    0    |    0    |    0    |
|          |    OP1_V_2_cast_fu_396   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_67_fu_462      |    0    |    0    |    0    |
|          |       tmp_72_fu_638      |    0    |    0    |    0    |
|   trunc  |       tmp_77_fu_816      |    0    |    0    |    0    |
|          |       tmp_82_fu_994      |    0    |    0    |    0    |
|          |      tmp_87_fu_1163      |    0    |    0    |    0    |
|          |      tmp_92_fu_1341      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    38   |    0    |   2591  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    kill_read_reg_1396   |    1   |
|    p_Val2_s_reg_1405    |    8   |
|         reg_228         |    8   |
|regs_in_V_addr_1_reg_1411|    2   |
|regs_in_V_addr_2_reg_1416|    2   |
|regs_in_V_addr_3_reg_1421|    2   |
| regs_in_V_addr_reg_1400 |    2   |
|     tmp_23_reg_1432     |   26   |
|      tmp_8_reg_1426     |   26   |
+-------------------------+--------+
|          Total          |   77   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_140 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_148 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_156 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_164 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_172 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_180 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_196 |  p0  |   8  |   2  |   16   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  || 12.6154 ||    95   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |    -   |    0   |  2591  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   95   |
|  Register |    -   |    -   |   77   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   12   |   77   |  2686  |
+-----------+--------+--------+--------+--------+
