---
calibre_verifs: true
repeater_name: dwc_lpddr5xphy_repeater_cells
releaseMacro: 
    dwc_lpddr5xphy_utility_blocks:
    - dwc_lpddr5xphy_decapvddq_x2_ew
    - dwc_lpddr5xphy_decapvddq_ld_x2_ew
    - dwc_lpddr5xphy_decapvddq_hd_x2_ew
    - dwc_lpddr5xphy_decapvddq_x3_ew
    - dwc_lpddr5xphy_decapvddq_ld_x3_ew
    - dwc_lpddr5xphy_decapvddq_hd_x3_ew
    - dwc_lpddr5xphy_decapvdd_x2_ew
    - dwc_lpddr5xphy_decapvdd_ld_x2_ew
    - dwc_lpddr5xphy_decapvdd_hd_x2_ew
    - dwc_lpddr5xphy_decapvdd_x3_ew
    - dwc_lpddr5xphy_decapvdd_ld_x3_ew
    - dwc_lpddr5xphy_decapvdd_hd_x3_ew
    - dwc_lpddr5xphy_decapvdd2h_x2_ew
    - dwc_lpddr5xphy_decapvdd2h_x3_ew
    - dwc_lpddr5xphy_decapvdd2h_ld_x2_ew
    - dwc_lpddr5xphy_decapvdd2h_ld_x3_ew
    - dwc_lpddr5xphy_vdd2hclamp_ew
    - dwc_lpddr5xphy_vdd2hclamp_x6_ew
    - dwc_lpddr5xphy_pclk_routing_ac_ew
    - dwc_lpddr5xphy_pclk_routing_dx_ew
    - dwc_lpddr5xphy_pclk_routing_decapvddq_ew
    - dwc_lpddr5xphy_pclk_routing_decapvdd_ew
    dwc_lpddr5xphy_repeater_cells:
    - dwc_lpddr5xphy_pclk_rptx1
    dwc_lpddr5xphy_utility_cells:
    - dwc_lpddr5xphy_decapvddq_x2_cell_ew
    - dwc_lpddr5xphy_decapvddq_hd_x2_cell_ew
    - dwc_lpddr5xphy_decapvdd2h_x2_cell_ew
    - dwc_lpddr5xphy_decapvdd_x2_cell_ew
    - dwc_lpddr5xphy_decapvdd_hd_x2_cell_ew
    - dwc_lpddr5xphy_decapvddq_x2_cell_ns
    - dwc_lpddr5xphy_decapvddq_ld_x2_cell_ns
    - dwc_lpddr5xphy_decapvddq_hd_x2_cell_ns
    - dwc_lpddr5xphy_decapvdd2h_x2_cell_ns
    - dwc_lpddr5xphy_decapvdd2h_ld_x2_cell_ns
    - dwc_lpddr5xphy_decapvdd_x2_cell_ns
    - dwc_lpddr5xphy_decapvdd_ld_x2_cell_ns
    - dwc_lpddr5xphy_decapvdd_hd_x2_cell_ns
    - dwc_lpddr5xphy_vddqclamp_x2_ew
    - dwc_lpddr5xphy_vdd2hclamp_x2_ew
releaseDefMacro: 
    - pro_hard_macro/dwc_lpddr5xphyacx2_ew
    - pro_hard_macro/dwc_lpddr5xphycmosx2_ew
    - pro_hard_macro/dwc_lpddr5xphyckx2_ew
    - pro_hard_macro/dwc_lpddr5xphycsx2_ew
    - pro_hard_macro/dwc_lpddr5xphydx4_ew
    - pro_hard_macro/dwc_lpddr5xphydx5_ew
    - pro_hard_macro/dwc_lpddr5xphymaster
    - pro_hard_macro/dwc_lpddr5xphyzcal_ew
    - pro_hard_macro/dwc_lpddr5xphydqx1_ew
    - pro_hard_macro/dwc_lpddr5xphydqsx1_ew
releasePhyvMacro: 
    - dwc_lpddr5xphy_vaaclamp_ew
    - dwc_lpddr5xphy_decapvaa_tile
    - dwc_lpddr5xphy_vddqclamp_x2_ew
    - dwc_lpddr5xphy_vdd2hclamp_x2_ew
    - dwc_lpddr5xphy_vddqclamp_dx4_ew
    - dwc_lpddr5xphy_vddqclamp_dx5_ew
    - dwc_lpddr5xphy_hbm_ew
releaseShimMacro: dwc_lpddr5xphycmosx2_top_ew_shim
releasePmMailDist: 
    golnar,akukde,pagarwal,rinshar,hossein,oscroft,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida,d930-lpddr5x-tsmc5ff-12@synopsys.com
supply_pins_override: 
    dwc_lpddr5xphycover_master_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_dx4_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_cmosx2_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_ckx2_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_csx2_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphy_utility_blocks: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_dx5_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_zcal_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_acx2_top_ew: M10 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphy_techrevision: M5
    dwc_lpddr5xphy_lcdl: M4
cdl_prune_cells: cvcp* cvpp* vflag* vsync
supply_pins: M10
releaseBranch: rel1.00_cktpcs_3.10a_rel_
layers_override: 
    dwc_lpddr5xphycover_master_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_dx4_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_cmosx2_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_ckx2_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_csx2_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphy_utility_blocks: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_dx5_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_zcal_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
    dwc_lpddr5xphycover_acx2_top_ew: M10 M11 M12 M13 M14 M15 MTOP MTOP-1
releaseMailDist: 
    golnar,akukde,pagarwal,rinshar,hossein,oscroft,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida,d930-lpddr5x-tsmc5ff-12@synopsys.com
release_gds_cdl: HIPRE
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 10M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 OVERLAP
timing_libs: lvf
layout_tag: D930 Final Release
releaseTCMacro: 
    - dwc_lpddr5xphy_thermdiode
    - dwc_lpddr5xphy_rxdqs_tc_ew
    - dwc_lpddr5xphy_txrxcs_tc_ew
    - dwc_lpddr5xphy_hbm_ew
reference_date_time: 21 days ago
rel: 3.00a
utility_name: dwc_lpddr5xphy_utility_cells dwc_lpddr5xphy_utility_blocks
vcrel: 1.00a
releaseCtlMacro: 
    - dwc_lpddr5xphy_lcdl
    - dwc_lpddr5xphy_lstx_acx2_ew
    - dwc_lpddr5xphy_lstx_dx4_ew
    - dwc_lpddr5xphy_lstx_dx5_ew
    - dwc_lpddr5xphy_lstx_zcal_ew
    - dwc_lpddr5xphy_pclk_master
    - dwc_lpddr5xphy_pclk_rxdca
    - dwc_lpddr5xphy_rxreplica_ew
    - dwc_lpddr5xphy_txrxac_ew
    - dwc_lpddr5xphy_txrxcs_ew
    - dwc_lpddr5xphy_txrxdq_ew
    - dwc_lpddr5xphy_txrxdqs_ew
ferel: 0.90a
metal_stack_cover: 
    - 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
    - 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2R
    - 16M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_4Y_vhvh_2Yy2Yx2R
    - 13M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Z
releaseTCMailDist: 
    golnar,akukde,pagarwal,rinshar,hossein,oscroft,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida,d930-lpddr5x-tsmc5ff-12@synopsys.com
p4_release_root: products/lpddr5x_ddr5_phy/lp5x/project/d930-lpddr5x-tsmc5ff12
process: tsmc5ff-12

