---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------
LEVEL: 24
PATH: 8388608
NODE: 16777215
SLOT: 67108860
BLOCK: 33554430
Z: 4
U: 0.500000
OV_TRESHOLD: 100
STASH_SIZE: 200
BK_EVICTION: 1
EMPTY_TOP: 0
TOP_CACHE: 10
TRACE_SIZE: 10
LZ: 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 
= 96 ~> oram path length
  56 ~> oram effective path length
L1: 9   Z1:4
L2: 15   Z2:4
L3: 18   Z3:4

CACHE_ENABLE: 1
WRITE_BYPASS: 0

SUBTREE_ENABLE: 0
SUBTREE_SIZE: 8192
SUBTREE_SLOT: 128
SUBTREE_BUCKET: 31
SUBTREE_LEVEL: 5

RHO_ENABLE: 0
RHO_LEVEL: 19
RHO_Z: 2
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 
= 38 ~> rho path length
  38 ~> rho effective path length
RHO_PATH: 262144
RHO_NODE: 524287
RHO_SLOT: 1048574
RHO_BLOCK: 524287
RHO_SET: 16000
RHO_WAY: 10
RHO_OV_TRESHOLD: 160
RHO_STASH_SIZE: 200
RHO_BK_EVICTION: 1
RHO_EMPTY_TOP: 0
RHO_TOP_CACHE: 0
Initializing.
Core 0: Input trace file /mnt/c/trace/comm1 : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.

cycle: 0 tick: 1	mem: 1		dummy: 1	nonmemps: 2	req: 0
main: oram just invoked @ cycle 0

cycle: 0 tick: 1	mem: 1		dummy: 1	nonmemps: 2	req: 1
cycle: 0 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 0 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 1 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 1 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 1 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 1 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 2 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 2 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 2 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 2 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 3 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 3 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 3 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 3 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 4 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 4 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 4 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 4 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 5 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 5 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 5 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 5 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 6 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 6 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 6 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 6 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 7 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 7 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 7 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 7 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 8 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 8 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 8 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 8 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 9 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 9 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 9 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 9 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 10 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 10 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 10 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 10 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 11 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 11 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 11 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 11 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 12 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 12 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 12 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 12 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 13 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 13 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 13 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 13 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 14 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 14 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 14 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 14 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 15 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 15 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 15 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 15 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 16 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 16 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 16 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 16 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 17 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 17 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 17 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 17 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 18 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 18 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 18 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 18 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 19 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 19 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 19 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 19 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 20 tick: 1	mem: 1		dummy: 0	nonmemps: -23	req: 1
cycle: 20 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 20 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 20 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 21 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 21 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 21 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 21 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 22 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 22 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 22 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 22 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 23 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 23 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 23 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 23 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 24 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 24 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 24 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 24 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 25 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 25 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 25 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 25 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 26 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 26 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 26 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 26 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 27 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 27 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 27 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 27 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 28 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 28 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 28 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 28 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 29 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 29 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 29 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 29 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 30 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 30 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 30 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 30 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 31 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 31 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 31 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 31 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 983 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 983 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 984 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 984 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 985 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 985 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 986 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 986 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 987 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 987 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 988 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 988 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 999 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 1127 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 1143 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 1159 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 1175 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 1175 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 1176 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 1176 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 1177 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 1177 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 1178 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 1178 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 1191 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 1191 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 1192 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 1192 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 1193 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 1207 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 1223 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 1239 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 1255 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 1271 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 1287 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 1303 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 1319 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 1335 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 1351 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 1367 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 1383 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 1383 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 1384 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 1384 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 1407 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 1407 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 1408 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 1408 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 1409 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 1409 tick: 0	mem: 0		dummy: 0	nonmemps: -41	req: 1
cycle: 1410 tick: 1	mem: 1		dummy: 0	nonmemps: -42	req: 1
cycle: 1410 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 1423 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 1439 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 1455 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 1471 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 1487 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 1487 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 1488 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 1488 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 1489 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 1489 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 1490 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 1490 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 1491 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 1491 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 1492 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 1492 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 1493 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 1493 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 1494 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 1494 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 1495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 1495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 1496 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 1496 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 1497 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 1497 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 1498 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 1498 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 1499 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 1499 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 1500 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 1500 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 1501 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 1501 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 1502 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 1502 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 1503 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 1503 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 1504 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 1504 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 1505 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 1505 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 1506 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 1506 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 1507 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 1507 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 1508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 1508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 1509 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 1509 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 1510 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 1510 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 1511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 1511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 1512 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 1512 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 1513 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 1513 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 1514 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 1514 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 1515 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 1515 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 1516 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 1516 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 1517 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 1517 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 1518 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 1518 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 1519 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 1519 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 1520 tick: 1	mem: 1		dummy: 0	nonmemps: -16	req: 1
cycle: 1520 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 1521 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 1521 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 1522 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 1522 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 1523 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 1523 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 1524 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 1524 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 1525 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 1525 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 1526 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 1526 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 1527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 1527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 1528 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 1528 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 1529 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 1529 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 1530 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 1530 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 1531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 1531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 1532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 1532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 1533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 1533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 1534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 1534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 1535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 1535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 1536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 1536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 1537 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 1537 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 1568 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 1584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 1600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 1616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 1632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 1648 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 1668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 1684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 1700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 1716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 1736 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 1752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 1768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 1784 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 1804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 1824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 1840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 1856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 1872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 1888 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 1904 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 1904 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 3179 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 3195 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 3211 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 3227 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 3243 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 3259 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 3275 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 3291 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 3307 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 3323 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 3323 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 3324 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 3324 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 3325 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 3325 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 3326 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 3326 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 3327 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 3339 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 3355 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 3371 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 3387 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 3387 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 3388 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 3388 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 3389 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 3403 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 3419 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 3435 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 3451 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 3467 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 3483 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 3499 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 3515 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 3531 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 3547 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 3563 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 3579 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 3579 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 3580 tick: 1	mem: 1		dummy: 0	nonmemps: -41	req: 1
cycle: 3580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 3581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 3581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 3582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 3582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 3583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 3583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 3584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 3584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 3585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 3585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 3586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 3586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 3587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 3587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 3588 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 3588 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 3589 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 3589 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 3590 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 3590 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 3591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 3591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 3592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 3592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 3593 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 3593 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 3594 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 3594 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 3595 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 3595 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 3596 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 3596 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 3597 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 3597 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 3598 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 3598 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 3599 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 3599 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 3600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 3600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 3601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 3601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 3602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 3602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 3603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 3603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 3604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 3604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 3605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 3605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 3606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 3606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 3607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 3607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 3608 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 3608 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 3609 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 3609 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 3610 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 3610 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 3611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 3611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 3612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 3612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 3613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 3613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 3614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 3614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 3615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 3615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 3616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 3616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 3617 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 3617 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 3618 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 3618 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 3619 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 3619 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 3620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 3620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 3621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 3621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 3622 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 3622 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 3623 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 3623 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 3624 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 3624 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 3625 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 3625 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 3626 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 3626 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 3627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 3627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 3628 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 3628 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 3629 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 3629 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 3630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 3630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 3631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 3631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 3632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 3632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 3660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 3676 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 3692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 3708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 3724 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 3740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 3756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 3772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 3788 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 3804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 3820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 3820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 3820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 3820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 3821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 3821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 3821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 3821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 3822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 3822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 3822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 3822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 5255 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 5271 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 5287 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 5303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 5319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 5335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 5351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 5367 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 5367 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 5368 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 5368 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 5369 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 5369 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 5370 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 5370 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 5371 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 5415 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 5431 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 5447 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 5463 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 5479 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 5495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 5511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 5527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 5527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 5528 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 5528 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 5529 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 5529 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 5530 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 5530 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 5531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 5531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 5532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 5532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 5533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 5533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 5534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 5534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 5535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 5535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 5536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 5536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 5537 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 5639 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 5655 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 5671 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 5687 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 5687 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 5688 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 5688 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 5689 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 5689 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 5690 tick: 1	mem: 1		dummy: 0	nonmemps: -9	req: 1
cycle: 5690 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 5691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 5691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 5692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 5692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 5693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 5693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 5694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 5694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 5695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 5695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 5696 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 5696 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 5697 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 5697 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 5698 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 5698 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 5699 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 5699 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 5700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 5700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 5701 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 5701 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 5702 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 5702 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 5703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 5703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 5704 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 5704 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 5705 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 5705 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 5706 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 5706 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 5707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 5707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 5708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 5708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 5709 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 5709 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 5710 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 5710 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 5711 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 5711 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 5748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 5764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 5780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 5796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 5812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 5828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 5844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 5860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 5876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 5892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 5908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 5924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 5924

cycle: 5940 tick: 1	mem: 1		dummy: 1	nonmemps: 5	req: 1
cycle: 5940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 5940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 5940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 5941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 5941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 5941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 5941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 5942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 5942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 5942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 5942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 5943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 5943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 5943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 5943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 5944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 5944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 5944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 6859 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 6875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 6891 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 6907 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 7019 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 7035 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 7051 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 7067 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 7067 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 7068 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 7068 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 7069 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 7069 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 7070 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 7070 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 7071 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 7071 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 7072 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 7072 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 7073 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 7083 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 7099 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 7115 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 7131 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 7643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 7659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 7675 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 7691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 7691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 7692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 7692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 7693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 7693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 7694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 7694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 7695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 7695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 7696 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 7696 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 7697 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 7697 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 7698 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 7698 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 7699 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 7699 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 7700 tick: 1	mem: 1		dummy: 0	nonmemps: -8	req: 1
cycle: 7700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 7701 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 7701 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 7702 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 7702 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 7703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 7703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 7704 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 7704 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 7705 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 7705 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 7706 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 7706 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 7707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 7707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 7708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 7708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 7709 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 7709 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 7710 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 7710 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 7711 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 7711 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 7712 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 7712 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 7713 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 7713 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 7714 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 7714 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 7715 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 7715 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 7716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 7716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 7717 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 7717 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 7718 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 7718 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 7719 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 7719 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 7720 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 7720 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 7721 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 7721 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 7764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 7780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 7796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 7812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 7828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 7844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 7860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 7876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 7892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 7908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 7924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 7940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 7956 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 7956 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 7956 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 7956 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 7957 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 7957 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 7957 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 7957 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 7958 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 7958 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 7958 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 7958 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 7959 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 7959 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 7959 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 7959 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 7960 tick: 1	mem: 1		dummy: 0	nonmemps: -16	req: 1
cycle: 7960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 7960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 7960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 7961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 7961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 7961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 7961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 8791 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 8807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 8823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 8839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 8999 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 9015 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 9031 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 9047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 9159 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 9175 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 9191 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 9207 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 9319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 9335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 9351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 9367 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 9531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 9547 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 9563 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 9579 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 9579 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 9580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 9580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 9581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 9581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 9582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 9582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 9583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 9583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 9584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 9584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 9585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 9585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 9586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 9586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 9587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 9691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 9707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 9723 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 9739 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 9739 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 9740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 9740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 9741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 9741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 9742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 9742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 9743 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 9743 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 9744 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 9744 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 9745 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 9745 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 9746 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 9746 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 9747 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 9747 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 9748 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 9748 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 9749 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 9749 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 9750 tick: 1	mem: 1		dummy: 0	nonmemps: -13	req: 1
cycle: 9750 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 9751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 9751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 9752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 9752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 9753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 9753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 9754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 9754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 9755 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 9755 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 9756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 9756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 9757 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 9757 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 9758 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 9758 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 9759 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 9759 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 9760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 9760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 9761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 9761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 9762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 9762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 9763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 9763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 9764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 9764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 9765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 9765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 9766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 9766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 9767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 9767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 9768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 9768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 9769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 9769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 9770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 9770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 9771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 9771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 9800 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 9820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 9836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 9852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 9868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 9884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 9900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 9916 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 9932 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 9948 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 9964 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 9980 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 10004 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 10004 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 10004 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 10004 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 10005 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 10005 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 10005 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 10005 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 10006 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 10006 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 10006 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 10006 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 10007 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 10007 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 10007 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 10007 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 10008 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 10008 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 10008 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 10008 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 10009 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 10009 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 10009 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 10009 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 10010 tick: 1	mem: 1		dummy: 0	nonmemps: -24	req: 1
cycle: 10010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 10010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 10010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 10011 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 10011 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 10011 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 11031 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 11047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 11063 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 11079 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 11079 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 11080 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 11080 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 11081 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 11081 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 11082 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 11082 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 11083 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 11083 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 11095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 11111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 11127 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 11143 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 11159 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 11175 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 11191 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 11207 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 11223 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 11239 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 11255 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 11271 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 11287 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 11303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 11319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 11319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 11320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 11320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 11321 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 11321 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 11322 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 11322 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 11323 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 11323 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 11324 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 11324 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 11325 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 11325 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 11326 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 11326 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 11327 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 11327 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 11328 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 11328 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 11329 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 11329 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 11330 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 11330 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 11331 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 11331 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 11332 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 11332 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 11333 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 11333 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 11334 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 11334 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 11335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 11335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 11336 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 11336 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 11337 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 11337 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 11338 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 11338 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 11339 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 11339 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 11340 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 11340 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 11341 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 11341 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 11342 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 11342 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 11343 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 11343 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 11344 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 11344 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 11345 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 11345 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 11346 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 11346 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 11347 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 11347 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 11348 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 11348 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 11349 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 11349 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 11350 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 11350 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 11351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 11351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 11380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 11396 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 11412 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 11428 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 11444 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 11460 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 11476 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 11492 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 11508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 11524 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 11540 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 11556 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 11556

cycle: 11572 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 11572 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 11572 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 11572 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 11573 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 11573 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 11573 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 11573 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 11574 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 11574 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 11574 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 11574 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 11575 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 11575 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 11575 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 11575 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 11576 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 11576 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 11576 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 11576 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 11577 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 11577 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 12735 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 12751 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 12751 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 12752 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 12752 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 12753 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 12753 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 12754 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 12754 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 12755 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 12755 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 12756 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 12756 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 12757 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 12757 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 12758 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 12758 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 12759 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 12759 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 12760 tick: 1	mem: 1		dummy: 0	nonmemps: -41	req: 1
cycle: 12760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 12761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 12887 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 12903 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 12919 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 12935 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 12935 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 12936 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 12936 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 12937 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 12937 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 12938 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 12938 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 12939 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 12939 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 12940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 12940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 12941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 12999 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 13015 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 13031 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 13047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 13047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 13048 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 13048 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 13049 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 13063 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 13079 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 13095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 13111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 13111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 13112 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 13112 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 13113 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 13113 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 13114 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 13114 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 13115 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 13115 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 13116 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 13116 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 13117 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 13117 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 13118 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 13118 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 13119 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 13119 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 13120 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 13120 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 13121 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 13121 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 13122 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 13122 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 13123 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 13123 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 13124 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 13124 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 13125 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 13125 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 13126 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 13126 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 13127 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 13127 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 13128 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 13128 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 13129 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 13129 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 13130 tick: 1	mem: 1		dummy: 0	nonmemps: -12	req: 1
cycle: 13130 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 13131 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 13131 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 13132 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 13132 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 13133 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 13133 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 13134 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 13134 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 13135 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 13135 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 13136 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 13136 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 13137 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 13137 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 13138 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 13138 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 13139 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 13139 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 13140 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 13140 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 13141 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 13141 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 13142 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 13142 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 13143 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 13143 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 13144 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 13144 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 13145 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 13145 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 13146 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 13146 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 13147 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 13147 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 13148 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 13148 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 13149 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 13149 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 13150 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 13150 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 13151 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 13151 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 13188 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 13204 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 13220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 13236 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 13252 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 13268 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 13284 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 13300 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 13316 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 13332 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 13348 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 13364 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 13380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 13380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 13380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 13380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 13381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 13381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 13381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 13381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 14595 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 14611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 14627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 14643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 14643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 14644 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 14644 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 14707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 14707 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 14708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 14708 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 14803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 14803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 14804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 14804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 14805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 14805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 14806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 14806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 14819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 14851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 14867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 14883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 14899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 14963 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 14979 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 14995 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 15011 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 15011 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 15012 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 15012 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 15013 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 15013 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 15014 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 15095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 15111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 15111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 15112 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 15112 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 15113 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 15113 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 15114 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 15114 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 15115 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 15115 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 15116 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 15116 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 15117 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 15117 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 15118 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 15118 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 15119 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 15119 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 15120 tick: 1	mem: 1		dummy: 0	nonmemps: -5	req: 1
cycle: 15120 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 15121 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 15121 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 15122 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 15122 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 15123 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 15123 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 15124 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 15124 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 15125 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 15125 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 15126 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 15126 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 15127 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 15127 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 15128 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 15128 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 15129 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 15129 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 15130 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 15130 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 15131 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 15131 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 15132 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 15132 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 15133 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 15133 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 15134 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 15134 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 15135 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 15135 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 15136 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 15136 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 15137 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 15137 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 15138 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 15138 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 15139 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 15139 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 15140 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 15140 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 15141 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 15141 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 15172 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 15188 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 15204 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 15220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 15236 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 15252 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 15272 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 15288 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 15308 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 15324 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 15340 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 15360 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 15376 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 15376 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 15376 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 15376 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 15377 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 15377 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 15377 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 15377 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 15378 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 15378 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 15378 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 16579 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 16595 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 16611 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 16627 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 16627 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 16628 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 16628 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 16629 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 16629 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 16630 tick: 1	mem: 1		dummy: 0	nonmemps: -20	req: 1
cycle: 16630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 16631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 16631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 16632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 16643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 16659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 16803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 16819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 16835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 16851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 16851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 16852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 16852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 16853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 16853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 16854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 16854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 16855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 16855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 16856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 16856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 16857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 16857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 16858 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 16858 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 16859 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 16867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 16883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 16899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 16915 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 16915 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 16916 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 16916 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 16917 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 16917 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 16918 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 16918 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 16919 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 16919 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 16920 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 16920 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 16921 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 16921 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 16922 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 16922 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 16923 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 16923 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 16924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 16924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 16925 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 16925 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 16926 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 16926 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 16927 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 16927 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 16928 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 16928 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 16929 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 16929 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 16930 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 16930 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 16931 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 16931 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 16932 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 16932 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 16933 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 16933 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 16934 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 16934 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 16935 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 16935 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 16936 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 16936 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 16937 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 16937 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 16938 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 16938 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 16939 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 16939 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 16940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 16940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 16941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 16941 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 16942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 16942 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 16943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 16943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 16944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 16944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 16945 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 16945 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 16946 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 16946 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 16947 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 16947 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 16948 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 16948 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 16949 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 16949 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 16950 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 16950 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 16951 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 16951 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 16976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 16996 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 17016 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 17032 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 17048 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 17064 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 17080 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 17096 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 17112 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 17128 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 17144 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 17160 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 17160

cycle: 17176 tick: 0	mem: 0		dummy: 0	nonmemps: 12	req: 1
cycle: 17176 tick: 0	mem: 0		dummy: 0	nonmemps: 11	req: 1
cycle: 17176 tick: 0	mem: 0		dummy: 0	nonmemps: 10	req: 1
cycle: 17176 tick: 0	mem: 0		dummy: 0	nonmemps: 9	req: 1
cycle: 17177 tick: 0	mem: 0		dummy: 0	nonmemps: 8	req: 1
cycle: 17177 tick: 0	mem: 0		dummy: 0	nonmemps: 7	req: 1
cycle: 17177 tick: 0	mem: 0		dummy: 0	nonmemps: 6	req: 1
cycle: 17177 tick: 0	mem: 0		dummy: 0	nonmemps: 5	req: 1
cycle: 17178 tick: 0	mem: 0		dummy: 0	nonmemps: 4	req: 1
cycle: 17178 tick: 0	mem: 0		dummy: 0	nonmemps: 3	req: 1
cycle: 17178 tick: 0	mem: 0		dummy: 0	nonmemps: 2	req: 1
cycle: 17178 tick: 0	mem: 0		dummy: 0	nonmemps: 1	req: 1
cycle: 17179 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 17179 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 17179 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 17179 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 18095 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 18111 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 18127 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 18143 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 18207 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 18223 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 18239 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 18255 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 18271 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 18287 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 18303 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 18319 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 18319 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 18320 tick: 1	mem: 1		dummy: 0	nonmemps: -17	req: 1
cycle: 18320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 18335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 18463 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 18479 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 18495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 18511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 18511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 18512 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 18512 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 18513 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 18513 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 18514 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 18514 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 18515 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 18515 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 18516 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 18516 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 18575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 18575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 18576 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 18576 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 18577 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 18577 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 18578 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 18578 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 18591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 18735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 18751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 18767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 18783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 18783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 18784 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 18784 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 18847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 18847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 18848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 18848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 18849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 18849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 18850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 18850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 18851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 18851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 18852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 18852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 18853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 18853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 18854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 18854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 18855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 18855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 18856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 18856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 18857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 18857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 18858 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 18858 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 18859 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 18859 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 18860 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 18860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 18861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 18861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 18862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 18862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 18863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 18863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 18864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 18864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 18865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 18865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 18866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 18866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 18867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 18867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 18868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 18868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 18869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 18869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 18870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 18870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 18871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 18871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 18872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 18872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 18873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 18873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 18874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 18874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 18875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 18875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 18876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 18876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 18877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 18877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 18878 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 18878 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 18879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 18879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 18880 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 18880 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 18881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 18881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 18908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 18924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 18940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 18956 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 18972 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 18988 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 19004 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 19020 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 19040 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 19060 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 19076 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 19092 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 19112 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 19112 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 19112 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 19112 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 19113 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 19113 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 19113 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 19113 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 19114 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 19114 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 19114 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 19114 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 19115 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 19115 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 19115 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 19115 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 19116 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 19116 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 19116 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 20059 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 20163 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 20179 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 20195 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 20211 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 20635 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 20651 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 20667 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 20683 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 20683 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 20684 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 20684 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 20685 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 20685 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 20686 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 20686 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 20687 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 20687 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 20688 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 20688 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 20689 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 20795 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 20811 tick: 0	mem: 0		dummy: 0	nonmemps: -41	req: 1
cycle: 20827 tick: 0	mem: 0		dummy: 0	nonmemps: -42	req: 1
cycle: 20843 tick: 0	mem: 0		dummy: 0	nonmemps: -43	req: 1
cycle: 20843 tick: 0	mem: 0		dummy: 0	nonmemps: -44	req: 1
cycle: 20844 tick: 0	mem: 0		dummy: 0	nonmemps: -45	req: 1
cycle: 20844 tick: 0	mem: 0		dummy: 0	nonmemps: -46	req: 1
cycle: 20845 tick: 0	mem: 0		dummy: 0	nonmemps: -47	req: 1
cycle: 20845 tick: 0	mem: 0		dummy: 0	nonmemps: -48	req: 1
cycle: 20846 tick: 0	mem: 0		dummy: 0	nonmemps: -49	req: 1
cycle: 20846 tick: 0	mem: 0		dummy: 0	nonmemps: -50	req: 1
cycle: 20847 tick: 0	mem: 0		dummy: 0	nonmemps: -51	req: 1
cycle: 20847 tick: 0	mem: 0		dummy: 0	nonmemps: -52	req: 1
cycle: 20848 tick: 0	mem: 0		dummy: 0	nonmemps: -53	req: 1
cycle: 20848 tick: 0	mem: 0		dummy: 0	nonmemps: -54	req: 1
cycle: 20849 tick: 0	mem: 0		dummy: 0	nonmemps: -55	req: 1
cycle: 20849 tick: 0	mem: 0		dummy: 0	nonmemps: -56	req: 1
cycle: 20850 tick: 1	mem: 1		dummy: 0	nonmemps: -57	req: 1
cycle: 20850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 20851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 20851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 20852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 20852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 20853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 20853 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 20854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 20854 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 20855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 20855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 20856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 20856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 20857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 20857 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 20858 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 20858 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 20859 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 20859 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 20860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 20860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 20861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 20861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 20862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 20862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 20863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 20863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 20864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 20864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 20865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 20865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 20866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 20866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 20867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 20867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 20868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 20868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 20869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 20869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 20870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 20870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 20871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 20871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 20872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 20872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 20873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 20873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 20874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 20874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 20875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 20875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 20876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 20876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 20877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 20877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 20878 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 20878 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 20879 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 20879 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 20880 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 20880 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 20881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 20881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 20882 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 20882 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 20883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 20883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 20884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 20884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 20885 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 20885 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 20886 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 20886 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 20887 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 20887 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 20888 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 20888 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 20889 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 20889 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 20890 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 20890 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 20891 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 20891 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 20892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 20892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 20893 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 20893 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 20894 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 20894 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 20895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 20895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 20896 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 20896 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 20897 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 20897 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 20898 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 20898 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 20899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 20899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 20900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 20900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 20901 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 20901 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 20902 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 20902 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 20903 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 20912 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 20928 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 20944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 20960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 20976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 20992 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 21008 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 21024 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 21040 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 21040

cycle: 21056 tick: 0	mem: 0		dummy: 0	nonmemps: 2	req: 1
cycle: 21056 tick: 0	mem: 0		dummy: 0	nonmemps: 1	req: 1
cycle: 21056 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 21056 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 21057 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 21057 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 21057 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 21057 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 21058 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 21058 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 21058 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 21058 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 22239 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 22255 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 22271 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 22287 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 22303 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 22319 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 22335 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 22351 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 22367 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 22383 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 22399 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 22415 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 22415 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 22416 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 22416 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 22417 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 22431 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 22447 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 22463 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 22479 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 22479 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 22480 tick: 1	mem: 1		dummy: 0	nonmemps: -31	req: 1
cycle: 22480 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 22481 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 22495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 22511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 22527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 22543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 22559 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 22575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 22591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 22607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 22623 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 22639 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 22655 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 22671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 22687 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 22703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 22719 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 22735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 22735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 22736 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 22736 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 22737 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 22737 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 22738 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 22738 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 22739 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 22739 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 22740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 22740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 22741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 22741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 22742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 22742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 22743 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 22743 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 22744 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 22744 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 22745 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 22745 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 22746 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 22746 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 22747 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 22747 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 22748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 22748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 22749 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 22749 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 22750 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 22750 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 22751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 22751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 22752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 22752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 22753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 22753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 22754 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 22754 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 22755 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 22755 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 22756 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 22756 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 22757 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 22757 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 22758 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 22758 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 22759 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 22759 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 22760 tick: 1	mem: 1		dummy: 0	nonmemps: -12	req: 1
cycle: 22760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 22761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 22761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 22762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 22762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 22763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 22763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 22764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 22764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 22765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 22765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 22766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 22766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 22767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 22767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 22768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 22768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 22769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 22769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 22770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 22770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 22771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 22771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 22772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 22772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 22773 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 22773 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 22774 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 22774 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 22775 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 22775 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 22776 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 22776 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 22777 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 22777 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 22778 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 22778 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 22779 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 22779 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 22780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 22780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 22781 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 22781 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 22812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 22828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 22844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 22860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 22876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 22892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 22908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 22924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 22940 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 22956 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 22972 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 22988 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 23004 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 23004 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 23004 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 23004 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 24031 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 24047 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 24063 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 24079 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 24079 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 24080 tick: 1	mem: 1		dummy: 0	nonmemps: -9	req: 1
cycle: 24080 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 24081 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 24081 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 24082 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 24082 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 24083 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 24095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 24111 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 24127 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 24143 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 24223 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 24239 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 24255 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 24271 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 24271 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 24272 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 24272 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 24273 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 24287 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 24303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 24319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 24335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 24335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 24336 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 24336 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 24337 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 24337 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 24338 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 24338 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 24339 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 24339 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 24340 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 24340 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 24341 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 24351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 24367 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 24383 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 24399 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 24415 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 24431 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 24447 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 24463 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 24479 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 24495 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 24511 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 24527 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 24543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 24559 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 24575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 24591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 24591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 24592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 24592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 24593 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 24593 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 24594 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 24594 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 24595 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 24595 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 24596 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 24596 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 24597 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 24597 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 24598 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 24598 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 24599 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 24599 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 24600 tick: 1	mem: 1		dummy: 0	nonmemps: -12	req: 1
cycle: 24600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 24601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 24601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 24602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 24602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 24603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 24603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 24604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 24604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 24605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 24605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 24606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 24606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 24607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 24607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 24608 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 24608 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 24609 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 24609 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 24610 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 24610 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 24611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 24611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 24612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 24612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 24613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 24613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 24614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 24614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 24615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 24615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 24616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 24616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 24617 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 24617 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 24618 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 24618 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 24619 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 24619 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 24620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 24620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 24621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 24621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 24652 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 24668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 24684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 24700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 24716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 24732 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 24748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 24764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 24780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 24796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 24812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 24828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 24844 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 24844 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 24844 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 24844 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 25879 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 25895 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 25911 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 25927 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 25975 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 25991 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 26007 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 26023 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 26023 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 26024 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 26024 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 26025 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 26025 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 26026 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 26039 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 26055 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 26135 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 26151 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 26167 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 26183 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 26183 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 26184 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 26184 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 26185 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 26231 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 26247 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 26263 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 26279 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 26391 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 26407 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 26423 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 26439 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 26551 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 26567 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 26583 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 26599 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 26711 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 26727 tick: 0	mem: 0		dummy: 0	nonmemps: -41	req: 1
cycle: 26743 tick: 0	mem: 0		dummy: 0	nonmemps: -42	req: 1
cycle: 26759 tick: 0	mem: 0		dummy: 0	nonmemps: -43	req: 1
cycle: 26759 tick: 0	mem: 0		dummy: 0	nonmemps: -44	req: 1
cycle: 26760 tick: 1	mem: 1		dummy: 0	nonmemps: -45	req: 1
cycle: 26760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 26761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 26761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 26762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 26762 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 26763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 26763 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 26764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 26764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 26765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 26765 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 26766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 26766 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 26767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 26767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 26768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 26768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 26769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 26769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 26770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 26770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 26771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 26771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 26772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 26772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 26773 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 26773 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 26774 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 26774 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 26775 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 26775 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 26776 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 26776 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 26777 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 26777 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 26778 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 26778 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 26779 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 26779 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 26780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 26780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 26781 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 26781 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 26782 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 26782 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 26783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 26783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 26784 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 26784 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 26785 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 26785 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 26786 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 26786 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 26787 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 26787 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 26788 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 26788 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 26789 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 26789 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 26790 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 26790 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 26791 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 26791 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 26792 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 26792 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 26793 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 26793 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 26794 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 26794 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 26795 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 26795 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 26796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 26796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 26797 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 26797 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 26798 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 26798 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 26799 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 26799 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 26800 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 26800 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 26801 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 26801 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 26802 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 26802 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 26803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 26803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 26804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 26804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 26805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 26805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 26806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 26806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 26807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 26807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 26808 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 26808 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 26809 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 26809 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 26810 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 26810 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 26811 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 26811 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 26812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 26812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 26844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 26860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 26876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 26896 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 26912 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 26928 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 26944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 26960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 26976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 26992 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 26992

cycle: 27008 tick: 0	mem: 0		dummy: 0	nonmemps: 8	req: 1
cycle: 27008 tick: 0	mem: 0		dummy: 0	nonmemps: 7	req: 1
cycle: 27008 tick: 0	mem: 0		dummy: 0	nonmemps: 6	req: 1
cycle: 27008 tick: 0	mem: 0		dummy: 0	nonmemps: 5	req: 1
cycle: 27009 tick: 0	mem: 0		dummy: 0	nonmemps: 4	req: 1
cycle: 27009 tick: 0	mem: 0		dummy: 0	nonmemps: 3	req: 1
cycle: 27009 tick: 0	mem: 0		dummy: 0	nonmemps: 2	req: 1
cycle: 27009 tick: 0	mem: 0		dummy: 0	nonmemps: 1	req: 1
cycle: 27010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 27010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 27010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 27010 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 27787 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 27803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 27819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 27835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 27851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 27867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 27883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 27899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 28247 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 28263 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 28279 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 28295 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 28295 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 28296 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 28296 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 28297 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 28311 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 28327 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 28343 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 28359 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 28375 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 28391 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 28407 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 28423 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 28455 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 28471 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 28487 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 28503 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 28503 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 28504 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 28504 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 28505 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 28505 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 28506 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 28506 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 28507 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 28507 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 28508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 28508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 28509 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 28509 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 28510 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 28587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 28603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 28603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 28604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 28604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 28605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 28619 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 28635 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 28651 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 28667 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 28683 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 28699 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 28715 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 28731 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 28731 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 28732 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 28732 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 28733 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 28733 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 28734 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 28734 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 28735 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 28735 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 28736 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 28736 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 28737 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 28737 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 28738 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 28738 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 28739 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 28739 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 28740 tick: 1	mem: 1		dummy: 0	nonmemps: -21	req: 1
cycle: 28740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 28741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 28741 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 28742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 28742 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 28743 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 28743 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 28744 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 28744 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 28745 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 28745 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 28746 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 28746 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 28747 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 28747 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 28748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 28748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 28749 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 28749 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 28750 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 28750 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 28751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 28751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 28752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 28752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 28753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 28753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 28754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 28754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 28755 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 28755 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 28756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 28756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 28757 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 28757 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 28758 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 28758 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 28759 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 28759 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 28760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 28760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 28761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 28761 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 28792 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 28808 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 28824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 28840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 28856 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 28872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 28888 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 28908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 28924 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 28944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 28960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 28976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 30027 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 30043 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 30059 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 30059 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 30060 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 30060 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 30061 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 30061 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 30062 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 30062 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 30063 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 30063 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 30064 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 30064 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 30123 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 30171 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 30187 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 30203 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 30219 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 30219 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 30220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 30220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 30221 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 30551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 30567 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 30583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 30599 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 30599 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 30600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 30600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 30601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 30601 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 30602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 30602 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 30603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 30603 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 30604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 30604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 30605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 30605 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 30606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 30606 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 30607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 30607 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 30608 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 30608 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 30609 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 30609 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 30610 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 30610 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 30611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 30611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 30612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 30612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 30613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 30613 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 30614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 30614 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 30615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 30615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 30616 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 30616 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 30617 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 30617 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 30618 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 30618 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 30619 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 30619 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 30620 tick: 1	mem: 1		dummy: 0	nonmemps: -8	req: 1
cycle: 30620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 30621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 30621 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 30622 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 30622 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 30623 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 30623 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 30624 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 30624 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 30625 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 30625 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 30626 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 30626 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 30627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 30627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 30628 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 30628 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 30629 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 30629 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 30630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 30630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 30631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 30631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 30632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 30632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 30633 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 30633 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 30634 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 30634 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 30635 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 30635 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 30636 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 30636 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 30637 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 30637 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 30638 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 30638 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 30639 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 30639 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 30640 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 30640 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 30641 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 30641 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 30668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 30684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 30700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 30716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 30732 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 30748 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 30764 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 30780 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 30796 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 30812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 30828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 30844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 30860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 30860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 30860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 30860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 30861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 30861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 30861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 30861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 30862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 30862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 30862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 30862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 30863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 30863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 30863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 30863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 31823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 31839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 31855 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 31871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 31871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 31959 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 31975 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 31991 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 32611 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 32627 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 32643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 32659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 32659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 32660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 32660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 32661 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 32661 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 32662 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 32662 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 32663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 32663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 32664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 32664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 32665 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 32771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 32787 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 32803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 32819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 32819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 32820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 32820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 32821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 32821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 32822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 32822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 32823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 32823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 32824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 32824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 32825 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 32825 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 32826 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 32826 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 32827 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 32827 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 32828 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 32828 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 32829 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 32829 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 32830 tick: 1	mem: 1		dummy: 0	nonmemps: -9	req: 1
cycle: 32830 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 32831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 32831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 32832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 32832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 32833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 32833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 32834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 32834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 32835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 32835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 32836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 32836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 32837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 32837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 32838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 32838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 32839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 32839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 32840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 32840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 32841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 32841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 32842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 32842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 32843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 32843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 32844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 32844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 32845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 32845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 32846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 32846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 32847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 32847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 32848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 32848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 32849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 32849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 32850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 32850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 32851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 32851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 32892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 32912 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 32928 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 32944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 32960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 32976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 32992 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 33008 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 33024 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 33040 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 33056 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 33072 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 33072

cycle: 33096 tick: 0	mem: 0		dummy: 0	nonmemps: 19	req: 1
cycle: 33096 tick: 0	mem: 0		dummy: 0	nonmemps: 18	req: 1
cycle: 33096 tick: 0	mem: 0		dummy: 0	nonmemps: 17	req: 1
cycle: 33096 tick: 0	mem: 0		dummy: 0	nonmemps: 16	req: 1
cycle: 33097 tick: 0	mem: 0		dummy: 0	nonmemps: 15	req: 1
cycle: 33097 tick: 0	mem: 0		dummy: 0	nonmemps: 14	req: 1
cycle: 33097 tick: 0	mem: 0		dummy: 0	nonmemps: 13	req: 1
cycle: 33097 tick: 0	mem: 0		dummy: 0	nonmemps: 12	req: 1
cycle: 33098 tick: 0	mem: 0		dummy: 0	nonmemps: 11	req: 1
cycle: 33098 tick: 0	mem: 0		dummy: 0	nonmemps: 10	req: 1
cycle: 33098 tick: 0	mem: 0		dummy: 0	nonmemps: 9	req: 1
cycle: 33098 tick: 0	mem: 0		dummy: 0	nonmemps: 8	req: 1
cycle: 33099 tick: 0	mem: 0		dummy: 0	nonmemps: 7	req: 1
cycle: 33099 tick: 0	mem: 0		dummy: 0	nonmemps: 6	req: 1
cycle: 33099 tick: 0	mem: 0		dummy: 0	nonmemps: 5	req: 1
cycle: 33099 tick: 0	mem: 0		dummy: 0	nonmemps: 4	req: 1
cycle: 33100 tick: 1	mem: 1		dummy: 1	nonmemps: 3	req: 1
cycle: 33100 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 33100 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 33100 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 33101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 33101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 33101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 33101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 33102 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 33102 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 33102 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 33102 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 33103 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 33103 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 33103 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 34047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 34063 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 34079 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 34095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 34095 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 34096 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 34096 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 34097 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 34097 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 34098 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 34098 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 34099 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 34099 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 34100 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 34100 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 34101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 34101 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 34207 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 34223 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 34239 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 34239 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 34240 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 34240 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 34241 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 34241 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 34242 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 34242 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 34243 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 34243 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 34255 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 34271 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 34287 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 34287 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 34288 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 34288 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 34289 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 34289 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 34290 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 34290 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 34291 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 34291 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 34292 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 34292 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 34293 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 34293 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 34294 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 34294 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 34295 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 34295 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 34296 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 34296 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 34297 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 34297 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 34298 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 34298 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 34299 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 34299 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 34300 tick: 1	mem: 1		dummy: 0	nonmemps: -16	req: 1
cycle: 34300 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 34301 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 34301 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 34302 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 34302 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 34303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 34303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 34304 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 34304 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 34305 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 34305 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 34306 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 34306 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 34307 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 34307 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 34308 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 34308 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 34309 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 34309 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 34310 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 34310 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 34311 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 34311 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 34312 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 34312 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 34313 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 34313 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 34314 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 34314 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 34315 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 34315 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 34316 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 34316 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 34317 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 34317 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 34318 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 34318 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 34319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 34319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 34320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 34320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 34321 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 34321 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 34348 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 34364 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 34380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 34396 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 34412 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 34428 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 34444 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 34460 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 34476 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 34492 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 34508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 34524 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 35311 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 35327 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 35343 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 35359 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 35375 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 35391 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 35407 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 35423 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 35491 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 35507 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 35523 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 35539 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 35971 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 35987 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 36003 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 36019 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 36131 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 36147 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 36163 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 36179 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 36179 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 36180 tick: 1	mem: 1		dummy: 0	nonmemps: -21	req: 1
cycle: 36180 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 36181 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 36181 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 36182 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 36182 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 36183 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 36183 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 36184 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 36184 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 36185 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 36185 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 36186 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 36186 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 36187 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 36187 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 36188 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 36188 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 36189 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 36189 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 36190 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 36190 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 36191 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 36191 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 36192 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 36192 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 36193 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 36193 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 36194 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 36194 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 36195 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 36195 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 36196 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 36196 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 36197 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 36197 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 36198 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 36198 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 36199 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 36199 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 36200 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 36200 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 36201 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 36201 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 36202 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 36202 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 36203 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 36203 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 36204 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 36204 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 36205 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 36205 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 36206 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 36206 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 36207 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 36207 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 36208 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 36208 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 36209 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 36209 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 36210 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 36210 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 36211 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 36211 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 36212 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 36212 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 36213 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 36213 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 36214 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 36214 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 36215 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 36215 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 36216 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 36216 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 36217 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 36217 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 36218 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 36218 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 36219 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 36219 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 36220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 36220 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 36221 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 36221 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 36222 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 36222 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 36223 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 36223 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 36224 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 36224 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 36225 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 36225 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 36226 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 36226 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 36227 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 36227 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 36228 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 36228 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 36229 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 36229 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 36230 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 36230 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 36231 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 36231 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 36232 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 36232 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 36272 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 36288 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 36304 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 36320 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 36336 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 36352 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 36368 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 36384 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 36400 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 36416 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 36416

cycle: 36432 tick: 0	mem: 0		dummy: 0	nonmemps: 24	req: 1
cycle: 36432 tick: 0	mem: 0		dummy: 0	nonmemps: 23	req: 1
cycle: 36432 tick: 0	mem: 0		dummy: 0	nonmemps: 22	req: 1
cycle: 36432 tick: 0	mem: 0		dummy: 0	nonmemps: 21	req: 1
cycle: 36433 tick: 0	mem: 0		dummy: 0	nonmemps: 20	req: 1
cycle: 36433 tick: 0	mem: 0		dummy: 0	nonmemps: 19	req: 1
cycle: 36433 tick: 0	mem: 0		dummy: 0	nonmemps: 18	req: 1
cycle: 36433 tick: 0	mem: 0		dummy: 0	nonmemps: 17	req: 1
cycle: 36434 tick: 0	mem: 0		dummy: 0	nonmemps: 16	req: 1
cycle: 36434 tick: 0	mem: 0		dummy: 0	nonmemps: 15	req: 1
cycle: 36434 tick: 0	mem: 0		dummy: 0	nonmemps: 14	req: 1
cycle: 36434 tick: 0	mem: 0		dummy: 0	nonmemps: 13	req: 1
cycle: 37491 tick: 0	mem: 0		dummy: 0	nonmemps: 12	req: 1
cycle: 37507 tick: 0	mem: 0		dummy: 0	nonmemps: 11	req: 1
cycle: 37523 tick: 0	mem: 0		dummy: 0	nonmemps: 10	req: 1
cycle: 37539 tick: 0	mem: 0		dummy: 0	nonmemps: 9	req: 1
cycle: 37539 tick: 0	mem: 0		dummy: 0	nonmemps: 8	req: 1
cycle: 37540 tick: 1	mem: 1		dummy: 1	nonmemps: 7	req: 1
cycle: 37540 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 37541 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 37639 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 37655 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 37671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 37687 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 37687 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 37688 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 37688 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 37689 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 37689 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 37690 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 37690 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 37691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 37691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 37692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 37692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 37693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 37693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 37694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 37694 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 37695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 37695 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 37703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 37719 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 37735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 37751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 37767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 37783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 37799 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 38303 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 38319 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 38335 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 38351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 38351 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 38352 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 38352 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 38353 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 38353 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 38354 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 38354 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 38355 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 38355 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 38356 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 38356 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 38357 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 38357 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 38358 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 38358 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 38359 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 38359 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 38360 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 38360 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 38361 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 38361 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 38362 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 38362 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 38363 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 38363 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 38364 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 38364 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 38365 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 38365 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 38366 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 38366 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 38367 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 38367 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 38368 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 38368 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 38369 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 38369 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 38370 tick: 1	mem: 1		dummy: 0	nonmemps: -16	req: 1
cycle: 38370 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 38371 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 38371 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 38372 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 38372 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 38373 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 38373 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 38374 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 38374 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 38375 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 38375 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 38376 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 38376 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 38377 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 38377 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 38378 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 38378 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 38379 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 38379 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 38380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 38380 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 38381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 38381 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 38382 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 38382 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 38383 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 38383 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 38384 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 38384 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 38385 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 38385 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 38386 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 38386 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 38387 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 38387 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 38388 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 38388 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 38389 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 38389 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 38390 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 38390 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 38391 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 38391 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 38428 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 38444 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 38460 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 38476 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 38492 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 38508 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 38528 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 38544 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 38560 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 38580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 38596 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 38612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 38628 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 38628 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 38628 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 38628 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 38629 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 38629 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 38629 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 38629 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 38630 tick: 1	mem: 1		dummy: 0	nonmemps: -8	req: 1
cycle: 38630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 38630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 38630 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 38631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 38631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 39407 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 39423 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 39439 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 39455 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 39471 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 39487 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 39503 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 39519 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 39535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 39551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 39551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 39552 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 39552 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 39553 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 39553 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 39554 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 39554 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 39639 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 39703 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 39719 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 39735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 39751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 39751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 39752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 39752 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 39753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 39753 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 39754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 39754 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 39767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 39783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 39799 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 39815 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 39831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 39863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 39879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 39895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 39911 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 39911 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 39927 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 39943 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 39959 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 39959 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 39960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 39960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 39961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 39961 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 39962 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 39962 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 39963 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 39963 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 39964 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 39964 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 39965 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 39965 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 39966 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 39966 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 39967 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 39967 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 39968 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 39968 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 39969 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 39969 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 39970 tick: 1	mem: 1		dummy: 0	nonmemps: -13	req: 1
cycle: 39970 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 39971 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 39971 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 39972 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 39972 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 39973 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 39973 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 39974 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 39974 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 39975 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 39975 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 39976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 39976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 39977 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 39977 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 39978 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 39978 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 39979 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 39979 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 39980 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 39980 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 39981 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 39981 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 39982 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 39982 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 39983 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 39983 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 39984 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 39984 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 39985 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 39985 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 39986 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 39986 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 39987 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 39987 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 39988 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 39988 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 39989 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 39989 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 39990 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 39990 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 39991 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 39991 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 40020 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 40036 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 40056 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 40072 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 40088 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 40104 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 40120 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 40136 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 40152 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 40168 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 40184 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 40200 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 40216 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 40216 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 40216 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 41483 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 41499 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 41515 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 41531 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 41643 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 41659 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 41675 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 41691 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 41803 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 41819 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 41835 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 41851 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 41851 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 41852 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 41852 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 41853 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 41853 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 41854 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 41854 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 41855 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 41855 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 41856 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 41856 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 41857 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 41857 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 41858 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 41858 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 41859 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 41859 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 41860 tick: 1	mem: 1		dummy: 0	nonmemps: -32	req: 1
cycle: 41860 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 41861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 41861 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 41862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 41862 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 41863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 41863 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 41864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 41864 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 41865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 41865 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 41866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 41866 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 41867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 41867 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 41868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 41868 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 41869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 41869 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 41870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 41870 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 41871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 41871 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 41872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 41872 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 41873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 41873 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 41874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 41874 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 41875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 41875 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 41876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 41876 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 41877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 41877 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 41878 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 41878 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 41879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 41879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 41880 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 41880 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 41881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 41881 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 41882 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 41882 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 41883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 41883 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 41884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 41884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 41885 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 41885 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 41886 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 41886 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 41887 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 41887 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 41888 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 41888 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 41889 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 41889 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 41890 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 41890 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 41891 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 41891 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 41892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 41892 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 41893 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 41893 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 41894 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 41894 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 41895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 41895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 41896 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 41896 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 41897 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 41897 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 41898 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 41898 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 41899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 41899 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 41900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 41900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 41901 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 41901 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 41902 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 41902 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 41903 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 41903 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 41904 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 41904 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 41905 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 41905 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 41906 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 41906 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 41907 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 41907 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 41908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 41908 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 41909 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 41909 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 41910 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 41910 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 41911 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 41911 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 41912 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 41912 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 41913 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 41944 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 41960 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 41976 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 41992 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 42008 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 42024 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 42040 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 42056 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 42072 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 42072

cycle: 42096 tick: 0	mem: 0		dummy: 0	nonmemps: 12	req: 1
cycle: 42096 tick: 0	mem: 0		dummy: 0	nonmemps: 11	req: 1
cycle: 42096 tick: 0	mem: 0		dummy: 0	nonmemps: 10	req: 1
cycle: 42096 tick: 0	mem: 0		dummy: 0	nonmemps: 9	req: 1
cycle: 42097 tick: 0	mem: 0		dummy: 0	nonmemps: 8	req: 1
cycle: 42097 tick: 0	mem: 0		dummy: 0	nonmemps: 7	req: 1
cycle: 42097 tick: 0	mem: 0		dummy: 0	nonmemps: 6	req: 1
cycle: 42097 tick: 0	mem: 0		dummy: 0	nonmemps: 5	req: 1
cycle: 42098 tick: 0	mem: 0		dummy: 0	nonmemps: 4	req: 1
cycle: 42098 tick: 0	mem: 0		dummy: 0	nonmemps: 3	req: 1
cycle: 42098 tick: 0	mem: 0		dummy: 0	nonmemps: 2	req: 1
cycle: 42098 tick: 0	mem: 0		dummy: 0	nonmemps: 1	req: 1
cycle: 42895 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 42911 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 42927 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 42943 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 43367 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 43383 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 43399 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 43415 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 43431 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 43447 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 43463 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 43479 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 43495 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 43511 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 43527 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 43543 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 43543 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 43544 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 43544 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 43545 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 43559 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 43575 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 43591 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 43607 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 43607 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 43608 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 43608 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 43609 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 43623 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 43639 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 43655 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 43671 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 43687 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 43703 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 43719 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 43735 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 43751 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 43767 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 43783 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 43799 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 43799 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 43800 tick: 1	mem: 1		dummy: 0	nonmemps: -41	req: 1
cycle: 43800 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 43801 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 43801 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 43802 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 43802 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 43803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 43803 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 43804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 43804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 43805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 43805 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 43806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 43806 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 43807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 43807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 43808 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 43808 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 43809 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 43809 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 43810 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 43810 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 43811 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 43811 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 43812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 43812 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 43813 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 43813 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 43814 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 43814 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 43815 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 43815 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 43816 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 43816 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 43817 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 43817 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 43818 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 43818 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 43819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 43819 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 43820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 43820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 43821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 43821 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 43822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 43822 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 43823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 43823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 43824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 43824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 43825 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 43825 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 43826 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 43826 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 43827 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 43827 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 43828 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 43828 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 43829 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 43829 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 43830 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 43830 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 43831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 43831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 43832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 43832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 43833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 43833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 43834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 43834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 43835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 43835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 43836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 43836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 43837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 43837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 43838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 43838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 43839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 43839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 43840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 43840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 43841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 43841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 43842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 43842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 43843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 43843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 43844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 43844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 43845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 43845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 43846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 43846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 43847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 43847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 43848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 43848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 43849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 43849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 43850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 43850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 43851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 43851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 43852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 43852 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 43884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 43900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 43916 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 43932 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 43948 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 43964 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 43980 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 43996 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 44012 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 44028 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 44048 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 44048 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 44048 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 44048 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 44049 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 44049 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 44049 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 44049 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 44050 tick: 1	mem: 1		dummy: 0	nonmemps: -8	req: 1
cycle: 44050 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 44050 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 44050 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 44923 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 44939 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 44955 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 44971 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 44987 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 45003 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 45019 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 45035 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 45615 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 45631 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 45647 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 45663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 45663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 45664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 45664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 45665 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 45665 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 45666 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 45666 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 45667 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 45667 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 45668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 45668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 45669 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 45669 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 45670 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 45670 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 45671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 45671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 45672 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 45672 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 45673 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 45673 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 45674 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 45674 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 45675 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 45775 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 45791 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 45807 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 45823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 45823 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 45824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 45824 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 45825 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 45825 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 45826 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 45826 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 45827 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 45827 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 45828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 45828 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 45829 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 45829 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 45830 tick: 1	mem: 1		dummy: 0	nonmemps: -1	req: 1
cycle: 45830 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 45831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 45831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 45832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 45832 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 45833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 45833 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 45834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 45834 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 45835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 45835 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 45836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 45836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 45837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 45837 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 45838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 45838 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 45839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 45839 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 45840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 45840 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 45841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 45841 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 45842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 45842 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 45843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 45843 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 45844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 45844 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 45845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 45845 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 45846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 45846 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 45847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 45847 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 45848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 45848 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 45849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 45849 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 45850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 45850 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 45851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 45851 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 45884 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 45900 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 45916 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 45932 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 45948 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 45964 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 45980 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 45996 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 46012 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 46032 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 46052 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 46068 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 46084 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 46084 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 46084 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 46084 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 46085 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 46085 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 46085 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 46085 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 46086 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 46086 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 46086 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 46086 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 46087 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 46087 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 46087 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 47207 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 47223 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 47239 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 47255 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 47255 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 47256 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 47256 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 47257 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 47367 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 47383 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 47399 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 47415 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 47415 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 47416 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 47416 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 47417 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 47591 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 47607 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 47623 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 47639 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 47639 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 47640 tick: 1	mem: 1		dummy: 0	nonmemps: -36	req: 1
cycle: 47640 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 47641 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 47641 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 47642 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 47642 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 47643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 47643 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 47644 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 47644 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 47645 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 47645 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 47646 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 47646 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 47647 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 47647 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 47648 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 47648 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 47649 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 47649 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 47650 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 47650 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 47651 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 47651 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 47652 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 47652 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 47653 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 47653 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 47654 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 47654 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 47655 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 47655 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 47656 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 47656 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 47657 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 47657 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 47658 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 47658 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 47659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 47659 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 47660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 47660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 47661 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 47661 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 47662 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 47662 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 47663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 47663 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 47664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 47664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 47665 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 47665 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 47666 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 47666 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 47667 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 47667 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 47668 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 47668 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 47669 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 47669 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 47670 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 47670 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 47671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 47671 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 47672 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 47672 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 47673 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 47673 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 47674 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 47674 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 47675 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 47675 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 47676 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 47676 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 47677 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 47677 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 47678 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 47678 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 47679 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 47679 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 47680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 47680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 47681 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 47681 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 47682 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 47682 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 47683 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 47683 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 47684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 47684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 47685 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 47685 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 47686 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 47686 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 47687 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 47687 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 47688 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 47688 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 47689 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 47689 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 47690 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 47690 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 47691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 47691 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 47692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 47692 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 47693 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 47704 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 47720 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 47740 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 47756 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 47772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 47788 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 47804 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 47820 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 47836 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 47836

cycle: 47852 tick: 0	mem: 0		dummy: 0	nonmemps: 7	req: 1
cycle: 47852 tick: 0	mem: 0		dummy: 0	nonmemps: 6	req: 1
cycle: 47852 tick: 0	mem: 0		dummy: 0	nonmemps: 5	req: 1
cycle: 47852 tick: 0	mem: 0		dummy: 0	nonmemps: 4	req: 1
cycle: 47853 tick: 0	mem: 0		dummy: 0	nonmemps: 3	req: 1
cycle: 47853 tick: 0	mem: 0		dummy: 0	nonmemps: 2	req: 1
cycle: 47853 tick: 0	mem: 0		dummy: 0	nonmemps: 1	req: 1
cycle: 47853 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 47854 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 47854 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 47854 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 47854 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 48723 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 48739 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 48755 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 48771 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 48907 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 48923 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 48939 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 48955 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 48971 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 48987 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 49003 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 49019 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 49035 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 49051 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 49067 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 49083 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 49083 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 49084 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 49084 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 49085 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 49099 tick: 0	mem: 0		dummy: 0	nonmemps: -25	req: 1
cycle: 49115 tick: 0	mem: 0		dummy: 0	nonmemps: -26	req: 1
cycle: 49131 tick: 0	mem: 0		dummy: 0	nonmemps: -27	req: 1
cycle: 49147 tick: 0	mem: 0		dummy: 0	nonmemps: -28	req: 1
cycle: 49163 tick: 0	mem: 0		dummy: 0	nonmemps: -29	req: 1
cycle: 49179 tick: 0	mem: 0		dummy: 0	nonmemps: -30	req: 1
cycle: 49195 tick: 0	mem: 0		dummy: 0	nonmemps: -31	req: 1
cycle: 49211 tick: 0	mem: 0		dummy: 0	nonmemps: -32	req: 1
cycle: 49227 tick: 0	mem: 0		dummy: 0	nonmemps: -33	req: 1
cycle: 49243 tick: 0	mem: 0		dummy: 0	nonmemps: -34	req: 1
cycle: 49259 tick: 0	mem: 0		dummy: 0	nonmemps: -35	req: 1
cycle: 49275 tick: 0	mem: 0		dummy: 0	nonmemps: -36	req: 1
cycle: 49275 tick: 0	mem: 0		dummy: 0	nonmemps: -37	req: 1
cycle: 49276 tick: 0	mem: 0		dummy: 0	nonmemps: -38	req: 1
cycle: 49276 tick: 0	mem: 0		dummy: 0	nonmemps: -39	req: 1
cycle: 49277 tick: 0	mem: 0		dummy: 0	nonmemps: -40	req: 1
cycle: 49277 tick: 0	mem: 0		dummy: 0	nonmemps: -41	req: 1
cycle: 49278 tick: 0	mem: 0		dummy: 0	nonmemps: -42	req: 1
cycle: 49278 tick: 0	mem: 0		dummy: 0	nonmemps: -43	req: 1
cycle: 49279 tick: 0	mem: 0		dummy: 0	nonmemps: -44	req: 1
cycle: 49291 tick: 0	mem: 0		dummy: 0	nonmemps: -45	req: 1
cycle: 49307 tick: 0	mem: 0		dummy: 0	nonmemps: -46	req: 1
cycle: 49323 tick: 0	mem: 0		dummy: 0	nonmemps: -47	req: 1
cycle: 49339 tick: 0	mem: 0		dummy: 0	nonmemps: -48	req: 1
cycle: 49355 tick: 0	mem: 0		dummy: 0	nonmemps: -49	req: 1
cycle: 49371 tick: 0	mem: 0		dummy: 0	nonmemps: -50	req: 1
cycle: 49387 tick: 0	mem: 0		dummy: 0	nonmemps: -51	req: 1
cycle: 49403 tick: 0	mem: 0		dummy: 0	nonmemps: -52	req: 1
cycle: 49419 tick: 0	mem: 0		dummy: 0	nonmemps: -53	req: 1
cycle: 49435 tick: 0	mem: 0		dummy: 0	nonmemps: -54	req: 1
cycle: 49451 tick: 0	mem: 0		dummy: 0	nonmemps: -55	req: 1
cycle: 49467 tick: 0	mem: 0		dummy: 0	nonmemps: -56	req: 1
cycle: 49483 tick: 0	mem: 0		dummy: 0	nonmemps: -57	req: 1
cycle: 49499 tick: 0	mem: 0		dummy: 0	nonmemps: -58	req: 1
cycle: 49515 tick: 0	mem: 0		dummy: 0	nonmemps: -59	req: 1
cycle: 49531 tick: 0	mem: 0		dummy: 0	nonmemps: -60	req: 1
cycle: 49531 tick: 0	mem: 0		dummy: 0	nonmemps: -61	req: 1
cycle: 49532 tick: 0	mem: 0		dummy: 0	nonmemps: -62	req: 1
cycle: 49532 tick: 0	mem: 0		dummy: 0	nonmemps: -63	req: 1
cycle: 49533 tick: 0	mem: 0		dummy: 0	nonmemps: -64	req: 1
cycle: 49533 tick: 0	mem: 0		dummy: 0	nonmemps: -65	req: 1
cycle: 49534 tick: 0	mem: 0		dummy: 0	nonmemps: -66	req: 1
cycle: 49534 tick: 0	mem: 0		dummy: 0	nonmemps: -67	req: 1
cycle: 49535 tick: 0	mem: 0		dummy: 0	nonmemps: -68	req: 1
cycle: 49535 tick: 0	mem: 0		dummy: 0	nonmemps: -69	req: 1
cycle: 49536 tick: 0	mem: 0		dummy: 0	nonmemps: -70	req: 1
cycle: 49536 tick: 0	mem: 0		dummy: 0	nonmemps: -71	req: 1
cycle: 49537 tick: 0	mem: 0		dummy: 0	nonmemps: -72	req: 1
cycle: 49537 tick: 0	mem: 0		dummy: 0	nonmemps: -73	req: 1
cycle: 49538 tick: 0	mem: 0		dummy: 0	nonmemps: -74	req: 1
cycle: 49538 tick: 0	mem: 0		dummy: 0	nonmemps: -75	req: 1
cycle: 49539 tick: 0	mem: 0		dummy: 0	nonmemps: -76	req: 1
cycle: 49539 tick: 0	mem: 0		dummy: 0	nonmemps: -77	req: 1
cycle: 49540 tick: 1	mem: 1		dummy: 0	nonmemps: -78	req: 1
cycle: 49540 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 49541 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 49541 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 49542 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 49542 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 49543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 49543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 49544 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 49544 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 49545 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 49545 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 49546 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 49546 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 49547 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 49547 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 49548 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 49548 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 49549 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 49549 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 49550 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 49550 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 49551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 49551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 49552 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 49552 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 49553 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 49553 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 49554 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 49554 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 49555 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 49555 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 49556 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 49556 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 49557 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 49557 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 49558 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 49558 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 49559 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 49559 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 49560 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 49560 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 49561 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 49561 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 49562 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 49562 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 49563 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 49563 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 49564 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 49564 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 49565 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 49565 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 49566 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 49566 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 49567 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 49567 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 49568 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 49568 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 49569 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 49569 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 49570 tick: 1	mem: 1		dummy: 0	nonmemps: -4	req: 1
cycle: 49570 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 49571 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 49571 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 49572 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 49572 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 49573 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 49573 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 49574 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 49574 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 49575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 49575 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 49576 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 49576 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 49577 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 49577 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 49578 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 49578 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 49579 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 49579 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 49580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 49580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 49581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 49581 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 49582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 49582 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 49583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 49583 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 49584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 49584 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 49585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 49585 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 49586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 49586 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 49587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 49587 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 49588 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 49588 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 49589 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 49589 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 49590 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 49590 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 49591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 49591 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 49592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 49592 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 49593 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 49604 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 49620 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 49636 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 49652 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 49668 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 49684 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 49700 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 49716 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 49732 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 49752 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 49752 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 49752 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 49752 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 49753 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 49753 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 49753 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 49753 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 49754 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 49754 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 49754 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 49754 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 50615 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 50631 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 50647 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 50663 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 50679 tick: 0	mem: 0		dummy: 0	nonmemps: -16	req: 1
cycle: 50695 tick: 0	mem: 0		dummy: 0	nonmemps: -17	req: 1
cycle: 50711 tick: 0	mem: 0		dummy: 0	nonmemps: -18	req: 1
cycle: 50727 tick: 0	mem: 0		dummy: 0	nonmemps: -19	req: 1
cycle: 50991 tick: 0	mem: 0		dummy: 0	nonmemps: -20	req: 1
cycle: 51007 tick: 0	mem: 0		dummy: 0	nonmemps: -21	req: 1
cycle: 51023 tick: 0	mem: 0		dummy: 0	nonmemps: -22	req: 1
cycle: 51039 tick: 0	mem: 0		dummy: 0	nonmemps: -23	req: 1
cycle: 51039 tick: 0	mem: 0		dummy: 0	nonmemps: -24	req: 1
cycle: 51040 tick: 1	mem: 1		dummy: 0	nonmemps: -25	req: 1
cycle: 51040 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 51041 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 51041 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 51042 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 51042 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 51043 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 51043 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 51044 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 51044 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 51045 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 51045 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 51046 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 51046 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 51047 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 51055 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 51071 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 51087 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 51103 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 51119 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 51135 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 51151 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 51167 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 51167 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 51168 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 51168 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 51169 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 51215 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 51231 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 51247 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 51263 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 51279 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 51295 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 51311 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 51327 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 51327 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 51328 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 51343 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 51359 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 51375 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 51391 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 51407 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 51423 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 51423 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 51424 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 51424 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 51425 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 51425 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 51426 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 51426 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 51427 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 51427 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 51428 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 51428 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 51429 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 51429 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 51430 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 1
cycle: 51430 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 51431 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 51431 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 51432 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 51432 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 51433 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 51433 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 51434 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 51434 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 51435 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 51435 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 51436 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 51436 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 51437 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 51437 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 51438 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 51438 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 51439 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 51439 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 51440 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 51440 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 51441 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 51441 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 51442 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 51442 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 51443 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 51443 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 51444 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 51444 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 51445 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 51445 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 51446 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 51446 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 51447 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 51447 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 51448 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 51448 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 51449 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 51449 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 51450 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 51450 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 51451 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 51451 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 51484 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 51500 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 51516 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 51532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 51548 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 51564 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 51580 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 51596 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 51612 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 51628 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 51644 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 51660 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 51676 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 51676 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 51676 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 51676 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 51677 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 51677 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 51677 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 51677 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 51678 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 51678 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 51678 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 51678 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 51679 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 51679 tick: 0	mem: 0		dummy: 0	nonmemps: -13	req: 1
cycle: 51679 tick: 0	mem: 0		dummy: 0	nonmemps: -14	req: 1
cycle: 51679 tick: 0	mem: 0		dummy: 0	nonmemps: -15	req: 1
cycle: 51680 tick: 1	mem: 1		dummy: 0	nonmemps: -16	req: 1
cycle: 51680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 51680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 51680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 51681 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 52735 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 52751 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 52767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 52767 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 52768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 52768 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 52769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 52769 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 52770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 52770 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 52771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 52771 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 52772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 52772 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 52773 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 52783 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 52799 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 52815 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 52831 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 52879 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 52895 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 52911 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 52927 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 53403 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 53419 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 53435 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 53451 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 53451 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 53452 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 53452 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 53453 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 53467 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 53483 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 53499 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 53515 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 53515 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 53516 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 53516 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 53517 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 53517 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 53518 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 53518 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 53519 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 53519 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 53520 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 53520 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 53521 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 53521 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 53522 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 53522 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 53523 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
cycle: 53523 tick: 0	mem: 0		dummy: 0	nonmemps: 0	req: 1
cycle: 53524 tick: 0	mem: 0		dummy: 0	nonmemps: -1	req: 1
cycle: 53524 tick: 0	mem: 0		dummy: 0	nonmemps: -2	req: 1
cycle: 53525 tick: 0	mem: 0		dummy: 0	nonmemps: -3	req: 1
cycle: 53525 tick: 0	mem: 0		dummy: 0	nonmemps: -4	req: 1
cycle: 53526 tick: 0	mem: 0		dummy: 0	nonmemps: -5	req: 1
cycle: 53526 tick: 0	mem: 0		dummy: 0	nonmemps: -6	req: 1
cycle: 53527 tick: 0	mem: 0		dummy: 0	nonmemps: -7	req: 1
cycle: 53527 tick: 0	mem: 0		dummy: 0	nonmemps: -8	req: 1
cycle: 53528 tick: 0	mem: 0		dummy: 0	nonmemps: -9	req: 1
cycle: 53528 tick: 0	mem: 0		dummy: 0	nonmemps: -10	req: 1
cycle: 53529 tick: 0	mem: 0		dummy: 0	nonmemps: -11	req: 1
cycle: 53529 tick: 0	mem: 0		dummy: 0	nonmemps: -12	req: 1
cycle: 53530 tick: 1	mem: 1		dummy: 0	nonmemps: -13	req: 1
cycle: 53530 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 2
cycle: 53531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 3
cycle: 53531 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 4
cycle: 53532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 5
cycle: 53532 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 6
cycle: 53533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 7
cycle: 53533 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 8
cycle: 53534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 9
cycle: 53534 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 10
cycle: 53535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 11
cycle: 53535 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 12
cycle: 53536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 13
cycle: 53536 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 14
cycle: 53537 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 15
cycle: 53537 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 16
cycle: 53538 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 17
cycle: 53538 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 18
cycle: 53539 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 19
cycle: 53539 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 20
cycle: 53540 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 21
cycle: 53540 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 22
cycle: 53541 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 23
cycle: 53541 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 24
cycle: 53542 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 25
cycle: 53542 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 26
cycle: 53543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 27
cycle: 53543 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 28
cycle: 53544 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 29
cycle: 53544 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 30
cycle: 53545 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 31
cycle: 53545 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 32
cycle: 53546 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 33
cycle: 53546 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 34
cycle: 53547 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 35
cycle: 53547 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 36
cycle: 53548 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 37
cycle: 53548 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 38
cycle: 53549 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 39
cycle: 53549 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 40
cycle: 53550 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 41
cycle: 53550 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 42
cycle: 53551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 43
cycle: 53551 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 44
cycle: 53600 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 45
cycle: 53616 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 46
cycle: 53632 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 47
cycle: 53648 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 48
cycle: 53664 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 49
cycle: 53680 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 50
cycle: 53696 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 51
cycle: 53712 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 52
cycle: 53728 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 53
cycle: 53744 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 54
cycle: 53760 tick: 1	mem: 1		dummy: 0	nonmemps: 0	req: 55
cycle: 53776 tick: 0	mem: 1		dummy: 0	nonmemps: 0	req: 56
main: oram just invoked @ cycle 53776
Done with loop. Printing stats.
Cycles 53777
Done: Core 0: Fetched 4182 : Committed 4073 : At time : 53777
Sum of execution times for all programs: 53777
Num reads merged: 0
Num writes merged: 0
-------- Channel 0 Stats-----------
Total Reads Serviced :          1590   
Total Writes Serviced :         1560   
Average Read Latency :          1426.25409
Average Read Queue Latency :    1366.25409
Average Write Latency :         1185.79615
Average Write Queue Latency :   1121.79615
Read Page Hit Rate :            0.68994
Write Page Hit Rate :           0.63013
------------------------------------

#-----------------------------Simulated Cycles Break-Up-------------------------------------------
Note:  1.(Read Cycles + Write Cycles + Read Other + Write Other) should add up to % cycles during which
          the channel is busy. This should be the same for all Ranks on a Channel
       2.(PRE_PDN_FAST + PRE_PDN_SLOW + ACT_PDN + ACT_STBY + PRE_STBY) should add up to 100%
       3.Power Down means Clock Enable, CKE = 0. In Standby mode, CKE = 1
#-------------------------------------------------------------------------------------------------
Total Simulation Cycles                            53777
---------------------------------------------------------------

Channel 0 Rank 0 Read Cycles(%)                0.28 # % cycles the Rank performed a Read
Channel 0 Rank 0 Write Cycles(%)               0.27 # % cycles the Rank performed a Write
Channel 0 Rank 0 Read Other(%)                 0.19 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 0 Write Other(%)                0.19 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 0 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 0 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 0 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 0 ACT_STBY(%)                   1.00 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 0 PRE_STBY(%)                   0.00 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------

Channel 0 Rank 1 Read Cycles(%)                0.19 # % cycles the Rank performed a Read
Channel 0 Rank 1 Write Cycles(%)               0.19 # % cycles the Rank performed a Write
Channel 0 Rank 1 Read Other(%)                 0.28 # % cycles other Ranks on the channel performed a Read
Channel 0 Rank 1 Write Other(%)                0.27 # % cycles other Ranks on the channel performed a Write
Channel 0 Rank 1 PRE_PDN_FAST(%)               0.00 # % cycles the Rank was in Fast Power Down and all Banks were Precharged
Channel 0 Rank 1 PRE_PDN_SLOW(%)               0.00 # % cycles the Rank was in Slow Power Down and all Banks were Precharged
Channel 0 Rank 1 ACT_PDN(%)                    0.00 # % cycles the Rank was in Active Power Down and atleast one Bank was Active
Channel 0 Rank 1 ACT_STBY(%)                   1.00 # % cycles the Rank was in Standby and atleast one bank was Active
Channel 0 Rank 1 PRE_STBY(%)                   0.00 # % cycles the Rank was in Standby and all Banks were Precharged
---------------------------------------------------------------


#-------------------------------------- Power Stats ----------------------------------------------
Note:  1. termRoth/termWoth is the power dissipated in the ODT resistors when Read/Writes terminate 
          in other ranks on the same channel
#-------------------------------------------------------------------------------------------------

Channel 0 Rank 0 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 0 Act(mW)                     62.24 # power spend bringing data to the row buffer
Channel 0 Rank 0 Read(mW)                    39.85 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 0 Write(mW)                   41.24 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 0 Read Terminate(mW)           8.95 # power dissipated in ODT resistors during Read
Channel 0 Rank 0 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 0 termRoth(mW)                48.15 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 0 termWoth(mW)                43.29 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 0 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 0 Total Rank Power(mW)      5022.03 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------

Channel 0 Rank 1 Background(mw)              67.50 # depends only on Power Down time and time all banks were precharged
Channel 0 Rank 1 Act(mW)                     54.28 # power spend bringing data to the row buffer
Channel 0 Rank 1 Read(mW)                    27.56 # power spent doing a Read  after the Row Buffer is open
Channel 0 Rank 1 Write(mW)                   28.38 # power spent doing a Write after the Row Buffer is open
Channel 0 Rank 1 Read Terminate(mW)           6.19 # power dissipated in ODT resistors during Read
Channel 0 Rank 1 Write Terminate(mW)          0.00 # power dissipated in ODT resistors during Write
Channel 0 Rank 1 termRoth(mW)                69.64 # power dissipated in ODT resistors during Reads  in other ranks
Channel 0 Rank 1 termWoth(mW)                62.90 # power dissipated in ODT resistors during Writes in other ranks
Channel 0 Rank 1 Refresh(mW)                  2.64 # depends on frequency of Refresh (tREFI)
---------------------------------------------------------------
Channel 0 Rank 1 Total Rank Power(mW)      5105.56 # (Sum of above components)*(num chips in each Rank)
---------------------------------------------------------------


#-------------------------------------------------------------------------------------------------
Total memory system power = 10.127588 W
Miscellaneous system power = 10 W  # Processor uncore power, disk, I/O, cooling, etc.
Processor core power = 5.000000 W  # Assuming that each core consumes 5 W
Total system power = 25.127588 W # Sum of the previous three lines
Energy Delay product (EDP) = 0.000000007 J.s

............... ORAM Stats ...............
total time: 0.359375 s
trace ctr: 10
invoke ctr: 	11
oram ctr: 	31
bk evict rate: 0.000000%
cache hit rate: 0.000000%
cache evict rate wrt # miss: 0.000000%
rho hit rate: 0.000000%
rho bk evict rate: -nan%
