FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VTT\G";
2"ECL_IN\I";
3"VBB_TRANS\G";
4"UN$1$10H125$I49$Y";
5"VCC\G";
6"LVDS_OUT\I";
%"RSMD0805"
"1","(-1800,3300)","1","resistors","I47";
;
$LOCATION"R232"
CDS_LOCATION"R232"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"2;
%"DS90LV019"
"1","(-700,3700)","0","misc","I48";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175"
CDS_LIB"misc";
"ROUT"
$PN"4"0;
"RE"
$PN"8"0;
"RI* \B"
$PN"9"0;
"RI"
$PN"10"0;
"DOUT* \B"
$PN"11"0;
"DOUT"
$PN"12"6;
"DE"
$PN"1"5;
"DIN"
$PN"2"4;
%"10H125"
"1","(-1425,3800)","0","ecl","I49";
SECTION"1";
$LOCATION"U29"
CDS_LOCATION"U29"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"PLCC"
CDS_LIB"ecl";
"A <SIZE-1..0>"
$PN"19"2;
"B <SIZE-1..0>* \B"
$PN"18"3;
"V"
$PN"2"3;
"Y <SIZE-1..0>"
$PN"17"4;
END.
