#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 19 19:19:00 2022
# Process ID: 13572
# Current directory: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2300 D:\FPGA\ZYNQ_7010_FPGA\18_hs_ad_da\hs_ad_da.xpr
# Log file: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/vivado.log
# Journal file: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/18_hs_ad_da' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 826.172 ; gain = 202.312
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: hs_ad_da
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1101.867 ; gain = 87.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hs_ad_da' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
INFO: [Synth 8-6157] synthesizing module 'da_wave_send' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
	Parameter FREQ_ADJ bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'da_wave_send' (1#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/da_wave_send.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_256x8b' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-13572-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_256x8b' (2#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-13572-DESKTOP-T0O4NS9/realtime/rom_256x8b_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ad_wave_rec' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ad_wave_rec' (3#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/ad_wave_rec.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:70]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-13572-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/.Xil/Vivado-13572-DESKTOP-T0O4NS9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ad_wave_rec'. This will prevent further optimization [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:61]
INFO: [Synth 8-6155] done synthesizing module 'hs_ad_da' (5#1) [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/new/hs_ad_da.v:23]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[7]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[6]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[5]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[4]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[3]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[2]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[1]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_data[0]
WARNING: [Synth 8-3331] design ad_wave_rec has unconnected port ad_otr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1101.867 ; gain = 87.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1101.867 ; gain = 87.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1101.867 ; gain = 87.379
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/rom_256x8b_1/rom_256x8b.dcp' for cell 'u_rom_256x8b'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila_0'
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_data_IBUF[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_data_IBUF[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: ad_otr
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets ad_otr]
INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [d:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Finished Parsing XDC File [D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.srcs/constrs_1/new/hs_ad_da.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1363.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 36 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.000 ; gain = 379.512
23 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1394.000 ; gain = 379.512
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1394.891 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Sat Feb 19 19:31:46 2022] Launched impl_2...
Run output will be captured here: D:/FPGA/ZYNQ_7010_FPGA/18_hs_ad_da/hs_ad_da.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 2041.172 ; gain = 0.000
open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2041.172 ; gain = 646.281
INFO: [Common 17-344] 'open_run' was cancelled
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
