<stg><name>CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14</name>


<trans_list>

<trans id="50" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %existLen_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="existLen_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %zext_ln561_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln561_2

]]></Node>
<StgValue><ssdm name="zext_ln561_2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %BypassTile_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %BypassTile

]]></Node>
<StgValue><ssdm name="BypassTile_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load

]]></Node>
<StgValue><ssdm name="shape_idx_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %CGRA_NumTiles_shapes_values_load_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load_1

]]></Node>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %inc23826_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %inc23826

]]></Node>
<StgValue><ssdm name="inc23826_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %zext_ln561_2_cast = zext i4 %zext_ln561_2_read

]]></Node>
<StgValue><ssdm name="zext_ln561_2_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 %inc23826_read, i8 %existLen_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_28 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 12, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln562 = icmp_eq  i4 %i_28, i4 %CGRA_NumTiles_shapes_values_load_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln562"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %i_29 = add i4 %i_28, i4 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln562 = br i1 %icmp_ln562, void %.split24, void %._crit_edge71.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.split24:1 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %i_28

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
.split24:2 %zext_ln563 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln563"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:3 %allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln563

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="9">
<![CDATA[
.split24:4 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split24._crit_edge:0 %store_ln562 = store i4 %i_29, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.split24._crit_edge:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge71.loopexit.exitStub:0 %existLen_2_load_1 = load i8 %existLen_2

]]></Node>
<StgValue><ssdm name="existLen_2_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge71.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %existLen_2_out, i8 %existLen_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
._crit_edge71.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln562 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln562"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="9">
<![CDATA[
.split24:4 %allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr

]]></Node>
<StgValue><ssdm name="allocated_tiles_shapes_values_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split24:5 %icmp_ln563 = icmp_eq  i4 %allocated_tiles_shapes_values_load, i4 %BypassTile_read

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split24:6 %br_ln563 = br i1 %icmp_ln563, void %.split24._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %existLen_2_load = load i8 %existLen_2

]]></Node>
<StgValue><ssdm name="existLen_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln564 = zext i8 %existLen_2_load

]]></Node>
<StgValue><ssdm name="zext_ln564"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln564

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="4">
<![CDATA[
:3 %store_ln564 = store i5 %zext_ln561_2_cast, i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="store_ln564"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %add_ln565 = add i8 %existLen_2_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln566 = store i8 %add_ln565, i8 %existLen_2

]]></Node>
<StgValue><ssdm name="store_ln566"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln566 = br void %.split24._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="inc23826" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inc23826"/></StgValue>
</port>
<port id="52" name="CGRA_NumTiles_shapes_values_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="CGRA_NumTiles_shapes_values_load_1"/></StgValue>
</port>
<port id="53" name="shape_idx_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shape_idx_load"/></StgValue>
</port>
<port id="54" name="BypassTile" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="BypassTile"/></StgValue>
</port>
<port id="55" name="zext_ln561_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln561_2"/></StgValue>
</port>
<port id="56" name="existLen_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="existLen_2_out"/></StgValue>
</port>
<port id="57" name="allocated_tiles_shapes_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="curOptPotentialPlacement" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="i" fromId="59" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_59" to="existLen_2" fromId="59" toId="6">
</dataflow>
<dataflow id="63" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln561_2_read" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="zext_ln561_2" to="zext_ln561_2_read" fromId="55" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i4" to="BypassTile_read" fromId="62" toId="8">
</dataflow>
<dataflow id="66" from="BypassTile" to="BypassTile_read" fromId="54" toId="8">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i5" to="shape_idx_load_read" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="shape_idx_load" to="shape_idx_load_read" fromId="53" toId="9">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i4" to="CGRA_NumTiles_shapes_values_load_1_read" fromId="62" toId="10">
</dataflow>
<dataflow id="71" from="CGRA_NumTiles_shapes_values_load_1" to="CGRA_NumTiles_shapes_values_load_1_read" fromId="52" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i8" to="inc23826_read" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="inc23826" to="inc23826_read" fromId="51" toId="11">
</dataflow>
<dataflow id="75" from="zext_ln561_2_read" to="zext_ln561_2_cast" fromId="7" toId="12">
</dataflow>
<dataflow id="76" from="inc23826_read" to="store_ln0" fromId="11" toId="13">
</dataflow>
<dataflow id="77" from="existLen_2" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="i" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="81" from="i" to="i_28" fromId="5" toId="16">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="82" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="17">
</dataflow>
<dataflow id="91" from="p_str" to="specpipeline_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="empty" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_96" to="empty" fromId="96" toId="18">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="i_28" to="icmp_ln562" fromId="16" toId="19">
</dataflow>
<dataflow id="101" from="CGRA_NumTiles_shapes_values_load_1_read" to="icmp_ln562" fromId="10" toId="19">
</dataflow>
<dataflow id="102" from="i_28" to="i_29" fromId="16" toId="20">
</dataflow>
<dataflow id="104" from="StgValue_103" to="i_29" fromId="103" toId="20">
</dataflow>
<dataflow id="105" from="icmp_ln562" to="br_ln562" fromId="19" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_s" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="shape_idx_load_read" to="tmp_s" fromId="9" toId="22">
</dataflow>
<dataflow id="109" from="i_28" to="tmp_s" fromId="16" toId="22">
</dataflow>
<dataflow id="110" from="tmp_s" to="zext_ln563" fromId="22" toId="23">
</dataflow>
<dataflow id="111" from="allocated_tiles_shapes_values" to="allocated_tiles_shapes_values_addr" fromId="57" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_98" to="allocated_tiles_shapes_values_addr" fromId="98" toId="24">
</dataflow>
<dataflow id="113" from="zext_ln563" to="allocated_tiles_shapes_values_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="114" from="allocated_tiles_shapes_values_addr" to="allocated_tiles_shapes_values_load" fromId="24" toId="25">
</dataflow>
<dataflow id="115" from="i_29" to="store_ln562" fromId="20" toId="26">
</dataflow>
<dataflow id="116" from="i" to="store_ln562" fromId="5" toId="26">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln562" fromId="117" toId="28">
</dataflow>
<dataflow id="120" from="empty_30" to="specloopname_ln562" fromId="119" toId="28">
</dataflow>
<dataflow id="121" from="allocated_tiles_shapes_values_addr" to="allocated_tiles_shapes_values_load" fromId="24" toId="29">
</dataflow>
<dataflow id="122" from="allocated_tiles_shapes_values_load" to="icmp_ln563" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="BypassTile_read" to="icmp_ln563" fromId="8" toId="30">
</dataflow>
<dataflow id="124" from="icmp_ln563" to="br_ln563" fromId="30" toId="31">
</dataflow>
<dataflow id="125" from="existLen_2" to="existLen_2_load" fromId="6" toId="32">
</dataflow>
<dataflow id="126" from="existLen_2_load" to="zext_ln564" fromId="32" toId="33">
</dataflow>
<dataflow id="127" from="curOptPotentialPlacement" to="curOptPotentialPlacement_addr" fromId="58" toId="34">
</dataflow>
<dataflow id="128" from="StgValue_98" to="curOptPotentialPlacement_addr" fromId="98" toId="34">
</dataflow>
<dataflow id="129" from="zext_ln564" to="curOptPotentialPlacement_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="130" from="zext_ln561_2_cast" to="store_ln564" fromId="12" toId="35">
</dataflow>
<dataflow id="131" from="curOptPotentialPlacement_addr" to="store_ln564" fromId="34" toId="35">
</dataflow>
<dataflow id="132" from="existLen_2_load" to="add_ln565" fromId="32" toId="36">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln565" fromId="133" toId="36">
</dataflow>
<dataflow id="135" from="add_ln565" to="store_ln566" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="existLen_2" to="store_ln566" fromId="6" toId="37">
</dataflow>
<dataflow id="137" from="existLen_2" to="existLen_2_load_1" fromId="6" toId="39">
</dataflow>
<dataflow id="139" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="138" toId="40">
</dataflow>
<dataflow id="140" from="existLen_2_out" to="write_ln0" fromId="56" toId="40">
</dataflow>
<dataflow id="141" from="existLen_2_load_1" to="write_ln0" fromId="39" toId="40">
</dataflow>
<dataflow id="142" from="icmp_ln562" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="143" from="icmp_ln563" to="StgValue_3" fromId="30" toId="3">
</dataflow>
</dataflows>


</stg>
