#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar  7 16:14:57 2022
# Process ID: 11204
# Current directory: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14964 D:\Rohit BITS Data\3_Third Year\Second Sem\Comp Arch\Assignment\Assignment 1\fpu_comparch\fpu_comparch.xpr
# Log file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/vivado.log
# Journal file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch'
INFO: [Project 1-313] Project file moved from 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Vivado/fpu_comparch' since last save.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addDiffSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addSameSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/checkMultExponent.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/controlUnit.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/flipFlop.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/inputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multLeftShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShiftUn.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multiplier.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux4_1.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/outputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/preAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/shiftEquExp.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/signAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/main.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/fpu_tb1.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/fpu_tb1.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/inputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/preAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/shiftEquExp.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/signAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addDiffSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addSameSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/controlUnit.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/outputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multiplier.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multLeftShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/flipFlop.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux4_1.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShiftUn.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/checkMultExponent.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/main.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/inputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/preAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/shiftEquExp.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/signAdder.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addDiffSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/addSameSign.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/controlUnit.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/outputStage.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multiplier.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multLeftShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShift.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/flipFlop.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/mux4_1.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/multRightShiftUn.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/checkMultExponent.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment/Assignment 1/Code_v1/main.v'; using path 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.375 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.srcs/sources_1/bd/fpu/fpu.bd}}] -no_script -reset -force -quiet
remove_files  {{D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.srcs/sources_1/bd/fpu/fpu.bd}}
delete_ip_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1190.375 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
remove_files: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 1190.375 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fpu_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fpu_tb1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addDiffSign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addSameSign
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module checkMultExponent
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputStage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multLeftShift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multRightShift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multRightShiftUn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputStage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftEquExp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/fpu_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_tb1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.sim/sim_1/behav/xsim'
"xelab -wto 3f6b9c0bf97e48faa3b2a5d46e9640ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fpu_tb1_behav xil_defaultlib.fpu_tb1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f6b9c0bf97e48faa3b2a5d46e9640ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fpu_tb1_behav xil_defaultlib.fpu_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v" Line 15. Module inputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v" Line 7. Module preAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v" Line 3. Module shiftEquExp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v" Line 1. Module signAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v" Line 5. Module addDiffSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v" Line 3. Module addSameSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v" Line 1. Module multLeftShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v" Line 1. Module multRightShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v" Line 1. Module multRightShiftUn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v" Line 1. Module checkMultExponent doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v" Line 1. Module controlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v" Line 1. Module outputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v" Line 15. Module inputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v" Line 7. Module preAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v" Line 3. Module shiftEquExp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v" Line 1. Module signAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v" Line 5. Module addDiffSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v" Line 3. Module addSameSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v" Line 1. Module multLeftShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v" Line 1. Module multRightShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v" Line 1. Module multRightShiftUn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v" Line 1. Module checkMultExponent doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v" Line 1. Module controlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v" Line 1. Module outputStage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inputStage
Compiling module xil_defaultlib.preAdder
Compiling module xil_defaultlib.shiftEquExp
Compiling module xil_defaultlib.signAdder
Compiling module xil_defaultlib.addDiffSign
Compiling module xil_defaultlib.addSameSign
Compiling module xil_defaultlib.mux(Width=1)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux(Width=8)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.flipFlop
Compiling module xil_defaultlib.multLeftShift
Compiling module xil_defaultlib.multRightShift
Compiling module xil_defaultlib.multRightShiftUn
Compiling module xil_defaultlib.checkMultExponent
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux4_1(Width=8)
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.outputStage
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.fpu_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpu_tb1_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Rohit -notrace
couldn't read file "D:/Rohit": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  7 16:19:35 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/fpu_comparch/fpu_comparch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fpu_tb1_behav -key {Behavioral:sim_1:Functional:fpu_tb1} -tclbatch {fpu_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fpu_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
3.25 + 1.125 = 01000000100011000000000000000000 (1)
100 + 14 = 01000010111001000000000000000000 (1)
-71 + 63 = 11000001000000000000000000000000 (1)
4 + -4 = 00000000000000000000000000000000 (1)
4 + 0 = 01000000100000000000000000000000 (1)
0.5x2^(-126) + 0.5x2^(-126) = 00000000100000000000000000000000 (1)
1.9999998807907104 * 2^127 + 1.9999998807907104 * 2^127 = 01111111111111111111111111111111 (1)
5 * 3 = 01000001011100000000000000000000 (1)
5.32 * 0.44 = 01000000000101011100111110101011 (1)
0.5*2^(-126) * 7.5 = 00000001011100000000000000000000 (1)
23 * 7 = 01000011001000010000000000000000 (1)
0.3125x2^-126 * -0.8125x2^-126 = 10000000000000000000000000000000 (1)
$stop called at time : 11600 ps : File "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/fpu_tb1.v" Line 208
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fpu_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.375 ; gain = 0.000
add_force {/fpu_tb1/Data_1} -radix bin {01000000001001010001111010111000 0ns}
add_force {/fpu_tb1/Data_2} -radix bin {00111111101000000000000000000000 0ns}
run 100 ps
add_force {/fpu_tb1/In_Data_Valid} -radix bin {1 0ns}
run 100 ps
add_force {/fpu_tb1/In_Data_Valid} -radix bin {0 0ns}
run 100 ps
run 100 ps
run 100 ps
add_force {/fpu_tb1/Op} -radix bin {1 0ns}
run 100 ps
add_force {/fpu_tb1/In_Data_Valid} -radix bin {1 0ns}
run 100 ps
add_force {/fpu_tb1/In_Data_Valid} -radix hex {0 0ns}
run 100 ps
add_force {/fpu_tb1/Op} -radix bin {0 0ns}
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 17:33:49 2022...
