{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@196:206@HdlIdDef", "wire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\n"], "Clone Blocks": [["hdl/library/axi_fan_control/axi_fan_control.v@191:201", "wire          drp_eos;\n\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@194:204", "wire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@192:202", "\nwire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@197:207", "wire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@193:203", "wire          pwm_change_done_int;\nwire          pulse_gen_out;\nwire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@195:205", "wire          up_clk;\nwire          up_rreq_s;\nwire  [7:0]   up_raddr_s;\nwire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_fan_control/axi_fan_control.v@198:208", "wire          up_wreq_s;\nwire  [7:0]   up_waddr_s;\nwire  [31:0]  up_wdata_s;\nwire  [3:0]   up_irq_pending;\nwire  [3:0]   up_irq_trigger;\nwire  [3:0]   up_irq_source_clear;\n\nassign up_clk = s_axi_aclk;\nassign pwm = ~pulse_gen_out & up_resetn; //reverse polarity because the board is also reversing it\nassign pwm_change_done_int = counter_overflow & !pwm_change_done;\n\n"]], "Diff Content": {"Delete": [[201, "wire  [3:0]   up_irq_pending;\n"]], "Add": []}}