--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx25,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 438307 paths analyzed, 43404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.940ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000008c5 (SLICE_X26Y93.BX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to tfm_inst/inst_mulfp/blk000008c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.XQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux_1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X43Y49.G1      net (fanout=2)        0.593   tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X29Y80.F2      net (fanout=43)       2.515   tfm_inst/N309
    SLICE_X29Y80.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<20>
                                                       tfm_inst/mulfpb<28>66
    SLICE_X28Y87.G3      net (fanout=1)        0.594   tfm_inst/mulfpb<28>66
    SLICE_X28Y87.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW0
    SLICE_X28Y87.F2      net (fanout=1)        0.525   tfm_inst/mulfpb<28>93_SW0/O
    SLICE_X28Y87.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW1
    SLICE_X26Y88.F1      net (fanout=1)        0.992   N4293
    SLICE_X26Y88.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/mulfpb<31>
                                                       tfm_inst/mulfpb<28>93
    SLICE_X26Y92.G4      net (fanout=3)        0.591   tfm_inst/mulfpb<28>
    SLICE_X26Y92.COUT    Topcyg                0.561   tfm_inst/inst_calculateTa/XLXI_1/o_ee2410<13>
                                                       tfm_inst/inst_mulfp/blk00000994
                                                       tfm_inst/inst_mulfp/blk000008c9
    SLICE_X26Y93.BX      net (fanout=1)        0.558   tfm_inst/inst_mulfp/sig00000022
    SLICE_X26Y93.CLK     Tdick                 0.279   tfm_inst/inst_mulfp/sig00000086
                                                       tfm_inst/inst_mulfp/blk000008c5
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.367ns logic, 7.573ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.848ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk000008c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X43Y49.G2      net (fanout=2)        0.521   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X29Y80.F2      net (fanout=43)       2.515   tfm_inst/N309
    SLICE_X29Y80.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<20>
                                                       tfm_inst/mulfpb<28>66
    SLICE_X28Y87.G3      net (fanout=1)        0.594   tfm_inst/mulfpb<28>66
    SLICE_X28Y87.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW0
    SLICE_X28Y87.F2      net (fanout=1)        0.525   tfm_inst/mulfpb<28>93_SW0/O
    SLICE_X28Y87.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW1
    SLICE_X26Y88.F1      net (fanout=1)        0.992   N4293
    SLICE_X26Y88.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/mulfpb<31>
                                                       tfm_inst/mulfpb<28>93
    SLICE_X26Y92.G4      net (fanout=3)        0.591   tfm_inst/mulfpb<28>
    SLICE_X26Y92.COUT    Topcyg                0.561   tfm_inst/inst_calculateTa/XLXI_1/o_ee2410<13>
                                                       tfm_inst/inst_mulfp/blk00000994
                                                       tfm_inst/inst_mulfp/blk000008c9
    SLICE_X26Y93.BX      net (fanout=1)        0.558   tfm_inst/inst_mulfp/sig00000022
    SLICE_X26Y93.CLK     Tdick                 0.279   tfm_inst/inst_mulfp/sig00000086
                                                       tfm_inst/inst_mulfp/blk000008c5
    -------------------------------------------------  ---------------------------
    Total                                      9.848ns (2.347ns logic, 7.501ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to tfm_inst/inst_mulfp/blk000008c5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.XQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X43Y49.G3      net (fanout=2)        0.420   tfm_inst/CalculateTo_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X29Y80.F2      net (fanout=43)       2.515   tfm_inst/N309
    SLICE_X29Y80.X       Tilo                  0.194   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<20>
                                                       tfm_inst/mulfpb<28>66
    SLICE_X28Y87.G3      net (fanout=1)        0.594   tfm_inst/mulfpb<28>66
    SLICE_X28Y87.Y       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW0
    SLICE_X28Y87.F2      net (fanout=1)        0.525   tfm_inst/mulfpb<28>93_SW0/O
    SLICE_X28Y87.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/subfpb<9>
                                                       tfm_inst/mulfpb<28>93_SW1
    SLICE_X26Y88.F1      net (fanout=1)        0.992   N4293
    SLICE_X26Y88.X       Tilo                  0.195   tfm_inst/inst_calculateTa/XLXI_1/mulfpb<31>
                                                       tfm_inst/mulfpb<28>93
    SLICE_X26Y92.G4      net (fanout=3)        0.591   tfm_inst/mulfpb<28>
    SLICE_X26Y92.COUT    Topcyg                0.561   tfm_inst/inst_calculateTa/XLXI_1/o_ee2410<13>
                                                       tfm_inst/inst_mulfp/blk00000994
                                                       tfm_inst/inst_mulfp/blk000008c9
    SLICE_X26Y93.BX      net (fanout=1)        0.558   tfm_inst/inst_mulfp/sig00000022
    SLICE_X26Y93.CLK     Tdick                 0.279   tfm_inst/inst_mulfp/sig00000086
                                                       tfm_inst/inst_mulfp/blk000008c5
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (2.347ns logic, 7.400ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000008c8 (SLICE_X31Y89.BX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.927ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux_1 to tfm_inst/inst_mulfp/blk000008c8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.XQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_mux_1
                                                       tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X43Y49.G1      net (fanout=2)        0.593   tfm_inst/CalculateAlphaComp_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X28Y80.F4      net (fanout=43)       3.431   tfm_inst/N309
    SLICE_X28Y80.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<13>
                                                       tfm_inst/mulfpa<26>67
    SLICE_X35Y86.F3      net (fanout=1)        0.862   tfm_inst/mulfpa<26>67
    SLICE_X35Y86.X       Tilo                  0.194   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<13>
                                                       tfm_inst/mulfpa<26>89
    SLICE_X31Y88.F1      net (fanout=3)        0.881   tfm_inst/mulfpa<26>
    SLICE_X31Y88.COUT    Topcyf                0.573   tfm_inst/inst_calculateVdd/XLXI_1/mulfp_wait<0>
                                                       tfm_inst/inst_mulfp/blk0000099b
                                                       tfm_inst/inst_mulfp/blk000008d0
                                                       tfm_inst/inst_mulfp/blk000008cf
    SLICE_X31Y89.BX      net (fanout=1)        0.964   tfm_inst/inst_mulfp/sig00000012
    SLICE_X31Y89.CLK     Tdick                 0.281   tfm_inst/inst_mulfp/sig00000079
                                                       tfm_inst/inst_mulfp/blk000008c8
    -------------------------------------------------  ---------------------------
    Total                                      9.927ns (1.991ns logic, 7.936ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to tfm_inst/inst_mulfp/blk000008c8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.YQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X43Y49.G2      net (fanout=2)        0.521   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X28Y80.F4      net (fanout=43)       3.431   tfm_inst/N309
    SLICE_X28Y80.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<13>
                                                       tfm_inst/mulfpa<26>67
    SLICE_X35Y86.F3      net (fanout=1)        0.862   tfm_inst/mulfpa<26>67
    SLICE_X35Y86.X       Tilo                  0.194   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<13>
                                                       tfm_inst/mulfpa<26>89
    SLICE_X31Y88.F1      net (fanout=3)        0.881   tfm_inst/mulfpa<26>
    SLICE_X31Y88.COUT    Topcyf                0.573   tfm_inst/inst_calculateVdd/XLXI_1/mulfp_wait<0>
                                                       tfm_inst/inst_mulfp/blk0000099b
                                                       tfm_inst/inst_mulfp/blk000008d0
                                                       tfm_inst/inst_mulfp/blk000008cf
    SLICE_X31Y89.BX      net (fanout=1)        0.964   tfm_inst/inst_mulfp/sig00000012
    SLICE_X31Y89.CLK     Tdick                 0.281   tfm_inst/inst_mulfp/sig00000079
                                                       tfm_inst/inst_mulfp/blk000008c8
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (1.971ns logic, 7.864ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008c8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.734ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to tfm_inst/inst_mulfp/blk000008c8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y48.XQ      Tcko                  0.340   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X43Y49.G3      net (fanout=2)        0.420   tfm_inst/CalculateTo_mux_1
    SLICE_X43Y49.Y       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>142
    SLICE_X43Y49.F3      net (fanout=86)       1.205   tfm_inst/N302
    SLICE_X43Y49.X       Tilo                  0.194   tfm_inst/addfpr<22>
                                                       tfm_inst/mulfpa<0>162
    SLICE_X28Y80.F4      net (fanout=43)       3.431   tfm_inst/N309
    SLICE_X28Y80.X       Tilo                  0.195   tfm_inst/inst_CalculateAlphaCP/XLXI_1/mulfpa_internal<13>
                                                       tfm_inst/mulfpa<26>67
    SLICE_X35Y86.F3      net (fanout=1)        0.862   tfm_inst/mulfpa<26>67
    SLICE_X35Y86.X       Tilo                  0.194   tfm_inst/inst_calculateTa/XLXI_1/vptat25_ft<13>
                                                       tfm_inst/mulfpa<26>89
    SLICE_X31Y88.F1      net (fanout=3)        0.881   tfm_inst/mulfpa<26>
    SLICE_X31Y88.COUT    Topcyf                0.573   tfm_inst/inst_calculateVdd/XLXI_1/mulfp_wait<0>
                                                       tfm_inst/inst_mulfp/blk0000099b
                                                       tfm_inst/inst_mulfp/blk000008d0
                                                       tfm_inst/inst_mulfp/blk000008cf
    SLICE_X31Y89.BX      net (fanout=1)        0.964   tfm_inst/inst_mulfp/sig00000012
    SLICE_X31Y89.CLK     Tdick                 0.281   tfm_inst/inst_mulfp/sig00000079
                                                       tfm_inst/inst_mulfp/blk000008c8
    -------------------------------------------------  ---------------------------
    Total                                      9.734ns (1.971ns logic, 7.763ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000050 (SLICE_X41Y8.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/XLXI_32/divfpce_internal (FF)
  Destination:          tfm_inst/inst_divfp/blk00000050 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (1.704 - 1.855)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/XLXI_32/divfpce_internal to tfm_inst/inst_divfp/blk00000050
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.YQ      Tcko                  0.340   tfm_inst/inst_CalculateTo/XLXI_32/divfpce_internal
                                                       tfm_inst/inst_CalculateTo/XLXI_32/divfpce_internal
    SLICE_X47Y56.F4      net (fanout=2)        1.414   tfm_inst/inst_CalculateTo/XLXI_32/divfpce_internal
    SLICE_X47Y56.X       Tilo                  0.194   tfm_inst/inst_calculateVdd/XLXI_1/addfpa<8>
                                                       tfm_inst/divfpond4
    SLICE_X53Y89.G3      net (fanout=1)        1.327   tfm_inst/divfpond4
    SLICE_X53Y89.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/mulfpa_internal<26>
                                                       tfm_inst/divfpce42
    SLICE_X53Y89.F4      net (fanout=1)        0.159   tfm_inst/divfpce42/O
    SLICE_X53Y89.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/mulfpa_internal<26>
                                                       tfm_inst/divfpce48
    SLICE_X41Y8.CE       net (fanout=791)      5.394   tfm_inst/divfpce
    SLICE_X41Y8.CLK      Tceck                 0.553   tfm_inst/inst_divfp/sig0000072d
                                                       tfm_inst/inst_divfp/blk00000050
    -------------------------------------------------  ---------------------------
    Total                                      9.769ns (1.475ns logic, 8.294ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux_1 (FF)
  Destination:          tfm_inst/inst_divfp/blk00000050 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 4)
  Clock Path Skew:      -0.208ns (1.704 - 1.912)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux_1 to tfm_inst/inst_divfp/blk00000050
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.YQ      Tcko                  0.340   tfm_inst/inst_calculateTa/XLXI_1/fttmp2<16>
                                                       tfm_inst/CalculateTa_mux_1
    SLICE_X56Y91.G2      net (fanout=5)        0.925   tfm_inst/CalculateTa_mux_1
    SLICE_X56Y91.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcKGain_proc0/o_KGain<10>
                                                       tfm_inst/fixed2floata<0>31_1
    SLICE_X52Y96.G4      net (fanout=2)        0.791   tfm_inst/fixed2floata<0>31
    SLICE_X52Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/fixed2floata_internal<40>
                                                       tfm_inst/divfpond39
    SLICE_X52Y96.F4      net (fanout=1)        0.159   tfm_inst/divfpce7
    SLICE_X52Y96.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/fixed2floata_internal<40>
                                                       tfm_inst/divfpce17
    SLICE_X53Y89.F3      net (fanout=1)        0.594   tfm_inst/divfpce17
    SLICE_X53Y89.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/mulfpa_internal<26>
                                                       tfm_inst/divfpce48
    SLICE_X41Y8.CE       net (fanout=791)      5.394   tfm_inst/divfpce
    SLICE_X41Y8.CLK      Tceck                 0.553   tfm_inst/inst_divfp/sig0000072d
                                                       tfm_inst/inst_divfp/blk00000050
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (1.672ns logic, 7.863ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_calculateVdd/XLXI_1/divfpce (FF)
  Destination:          tfm_inst/inst_divfp/blk00000050 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.121ns (1.704 - 1.825)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_calculateVdd/XLXI_1/divfpce to tfm_inst/inst_divfp/blk00000050
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y103.XQ     Tcko                  0.360   tfm_inst/inst_calculateVdd/XLXI_1/divfpce
                                                       tfm_inst/inst_calculateVdd/XLXI_1/divfpce
    SLICE_X51Y103.G3     net (fanout=2)        1.292   tfm_inst/inst_calculateVdd/XLXI_1/divfpce
    SLICE_X51Y103.Y      Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/XLXI_1/divfpb_internal<25>
                                                       tfm_inst/divfpce4
    SLICE_X52Y96.F2      net (fanout=1)        0.779   tfm_inst/divfpce4
    SLICE_X52Y96.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/fixed2floata_internal<40>
                                                       tfm_inst/divfpce17
    SLICE_X53Y89.F3      net (fanout=1)        0.594   tfm_inst/divfpce17
    SLICE_X53Y89.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalcPixGain/inst_CalcPixGain_proc0/mulfpa_internal<26>
                                                       tfm_inst/divfpce48
    SLICE_X41Y8.CE       net (fanout=791)      5.394   tfm_inst/divfpce
    SLICE_X41Y8.CLK      Tceck                 0.553   tfm_inst/inst_divfp/sig0000072d
                                                       tfm_inst/inst_divfp/blk00000050
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (1.496ns logic, 8.059ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateVdd/XLXI_6/MEM_KVDD_VDD25 (RAMB16_X4Y14.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/address_vdd25_8 (FF)
  Destination:          tfm_inst/inst_calculateVdd/XLXI_6/MEM_KVDD_VDD25 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.689 - 0.827)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/address_vdd25_8 to tfm_inst/inst_calculateVdd/XLXI_6/MEM_KVDD_VDD25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y117.XQ     Tcko                  0.313   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/address_vdd25<8>
                                                       tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/address_vdd25_8
    RAMB16_X4Y14.ADDRB8  net (fanout=1)        0.308   tfm_inst/inst_calculateVdd/XLXI_6/XLXI_197/address_vdd25<8>
    RAMB16_X4Y14.CLKB    Trckc_ADDRB (-Th)     0.322   tfm_inst/inst_calculateVdd/XLXI_6/MEM_KVDD_VDD25
                                                       tfm_inst/inst_calculateVdd/XLXI_6/MEM_KVDD_VDD25
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (-0.009ns logic, 0.308ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y4.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.141ns (0.879 - 1.020)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y37.XQ      Tcko                  0.313   dualmem_addra<7>
                                                       dualmem_addra_7
    RAMB16_X6Y4.ADDRA11  net (fanout=2)        0.314   dualmem_addra<7>
    RAMB16_X6Y4.CLKA     Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.009ns logic, 0.314ns route)
                                                       (-3.0% logic, 103.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC (RAMB16_X3Y10.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_0 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (0.806 - 0.936)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_0 to tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y82.XQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address<0>
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address_0
    RAMB16_X3Y10.ADDRA5  net (fanout=1)        0.329   tfm_inst/inst_CalculateAlphaComp/XLXI_33/XLXI_8/o_address<0>
    RAMB16_X3Y10.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
                                                       tfm_inst/inst_CalculateAlphaComp/XLXI_33/ROM_TGC
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X5Y7.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 438307 paths, 0 nets, and 70509 connections

Design statistics:
   Minimum period:   9.940ns{1}   (Maximum frequency: 100.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  1 15:24:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



