

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_8u_relu_config3_s'
================================================================
* Date:           Sat Apr  2 23:58:12 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.171 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028| 5.140 us | 5.140 us |  1028|  1028|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1026|     1026|         4|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    442|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        0|      -|     597|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     597|    684|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_139_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op57          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_189_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_2_fu_201_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_3_fu_213_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_4_fu_225_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_5_fu_237_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_6_fu_249_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_7_fu_261_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln1494_fu_177_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln60_fu_133_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_data_0_V_fu_182_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_1_V_fu_194_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_2_V_fu_206_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_3_V_fu_218_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_4_V_fu_230_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_5_V_fu_242_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_6_V_fu_254_p3            |  select  |      0|  0|  32|           1|          32|
    |tmp_data_7_V_fu_266_p3            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 442|         295|         286|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_122              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   32|         66|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_122              |  11|   0|   11|          0|
    |icmp_ln60_reg_273        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_reg_330     |  32|   0|   32|          0|
    |tmp_data_1_V_reg_335     |  32|   0|   32|          0|
    |tmp_data_2_V_reg_340     |  32|   0|   32|          0|
    |tmp_data_3_V_reg_345     |  32|   0|   32|          0|
    |tmp_data_4_V_reg_350     |  32|   0|   32|          0|
    |tmp_data_5_V_reg_355     |  32|   0|   32|          0|
    |tmp_data_6_V_reg_360     |  32|   0|   32|          0|
    |tmp_data_7_V_reg_365     |  32|   0|   32|          0|
    |tmp_data_V_0_reg_282     |  32|   0|   32|          0|
    |tmp_data_V_1_reg_288     |  32|   0|   32|          0|
    |tmp_data_V_2_reg_294     |  32|   0|   32|          0|
    |tmp_data_V_3_reg_300     |  32|   0|   32|          0|
    |tmp_data_V_4_reg_306     |  32|   0|   32|          0|
    |tmp_data_V_5_reg_312     |  32|   0|   32|          0|
    |tmp_data_V_6_reg_318     |  32|   0|   32|          0|
    |tmp_data_V_7_reg_324     |  32|   0|   32|          0|
    |icmp_ln60_reg_273        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 597|  32|  534|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,8u>,relu_config3> | return value |
|data_V_data_0_V_dout     |  in |   32|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |               data_V_data_0_V               |    pointer   |
|data_V_data_1_V_dout     |  in |   32|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |               data_V_data_1_V               |    pointer   |
|data_V_data_2_V_dout     |  in |   32|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |               data_V_data_2_V               |    pointer   |
|data_V_data_3_V_dout     |  in |   32|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |               data_V_data_3_V               |    pointer   |
|data_V_data_4_V_dout     |  in |   32|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |               data_V_data_4_V               |    pointer   |
|data_V_data_5_V_dout     |  in |   32|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |               data_V_data_5_V               |    pointer   |
|data_V_data_6_V_dout     |  in |   32|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |               data_V_data_6_V               |    pointer   |
|data_V_data_7_V_dout     |  in |   32|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |               data_V_data_7_V               |    pointer   |
|res_V_data_0_V_din       | out |   32|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                res_V_data_0_V               |    pointer   |
|res_V_data_1_V_din       | out |   32|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                res_V_data_1_V               |    pointer   |
|res_V_data_2_V_din       | out |   32|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                res_V_data_2_V               |    pointer   |
|res_V_data_3_V_din       | out |   32|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                res_V_data_3_V               |    pointer   |
|res_V_data_4_V_din       | out |   32|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                res_V_data_4_V               |    pointer   |
|res_V_data_5_V_din       | out |   32|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                res_V_data_5_V               |    pointer   |
|res_V_data_6_V_din       | out |   32|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                res_V_data_6_V               |    pointer   |
|res_V_data_7_V_din       | out |   32|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                res_V_data_7_V               |    pointer   |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln60 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 25 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%empty_104 = call { i32, i32, i32, i32, i32, i32, i32, i32 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %data_V_data_0_V, i32* %data_V_data_1_V, i32* %data_V_data_2_V, i32* %data_V_data_3_V, i32* %data_V_data_4_V, i32* %data_V_data_5_V, i32* %data_V_data_6_V, i32* %data_V_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 29 'read' 'empty_104' <Predicate = (!icmp_ln60)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 0" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 30 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 1" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 31 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 2" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 32 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 3" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 33 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 4" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 34 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 5" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 35 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 6" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 36 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %empty_104, 7" [firmware/nnet_utils/nnet_activation_stream.h:63]   --->   Operation 37 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 38 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.69ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i32 %tmp_data_V_0, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 39 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln1494_1 = icmp sgt i32 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 40 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i32 %tmp_data_V_1, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 41 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln1494_2 = icmp sgt i32 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 42 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.69ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i32 %tmp_data_V_2, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 43 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln1494_3 = icmp sgt i32 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 44 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.69ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i32 %tmp_data_V_3, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 45 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln1494_4 = icmp sgt i32 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 46 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i32 %tmp_data_V_4, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 47 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln1494_5 = icmp sgt i32 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 48 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.69ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i32 %tmp_data_V_5, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 49 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln1494_6 = icmp sgt i32 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 50 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.69ns)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i32 %tmp_data_V_6, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 51 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln1494_7 = icmp sgt i32 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 52 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln60)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.69ns)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i32 %tmp_data_V_7, i32 0" [firmware/nnet_utils/nnet_activation_stream.h:69]   --->   Operation 53 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:61]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P(i32* %res_V_data_0_V, i32* %res_V_data_1_V, i32* %res_V_data_2_V, i32* %res_V_data_3_V, i32* %res_V_data_4_V, i32* %res_V_data_5_V, i32* %res_V_data_6_V, i32* %res_V_data_7_V, i32 %tmp_data_0_V, i32 %tmp_data_1_V, i32 %tmp_data_2_V, i32 %tmp_data_3_V, i32 %tmp_data_4_V, i32 %tmp_data_5_V, i32 %tmp_data_6_V, i32 %tmp_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:73]   --->   Operation 57 'write' <Predicate = (!icmp_ln60)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:74]   --->   Operation 58 'specregionend' 'empty_105' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:60]   --->   Operation 59 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:75]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln60           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln60         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln60           (br               ) [ 0000000]
empty_104         (read             ) [ 0000000]
tmp_data_V_0      (extractvalue     ) [ 0010100]
tmp_data_V_1      (extractvalue     ) [ 0010100]
tmp_data_V_2      (extractvalue     ) [ 0010100]
tmp_data_V_3      (extractvalue     ) [ 0010100]
tmp_data_V_4      (extractvalue     ) [ 0010100]
tmp_data_V_5      (extractvalue     ) [ 0010100]
tmp_data_V_6      (extractvalue     ) [ 0010100]
tmp_data_V_7      (extractvalue     ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
tmp_data_0_V      (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
tmp_data_1_V      (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
tmp_data_2_V      (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
tmp_data_3_V      (select           ) [ 0010010]
icmp_ln1494_4     (icmp             ) [ 0000000]
tmp_data_4_V      (select           ) [ 0010010]
icmp_ln1494_5     (icmp             ) [ 0000000]
tmp_data_5_V      (select           ) [ 0010010]
icmp_ln1494_6     (icmp             ) [ 0000000]
tmp_data_6_V      (select           ) [ 0010010]
icmp_ln1494_7     (icmp             ) [ 0000000]
tmp_data_7_V      (select           ) [ 0010010]
specloopname_ln60 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln61 (specpipeline     ) [ 0000000]
write_ln73        (write            ) [ 0000000]
empty_105         (specregionend    ) [ 0000000]
br_ln60           (br               ) [ 0111110]
ret_ln75          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P.i32P.i32P.i32P.i32P.i32P.i32P.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_104_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="256" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="0" index="6" bw="32" slack="0"/>
<pin id="82" dir="0" index="7" bw="32" slack="0"/>
<pin id="83" dir="0" index="8" bw="32" slack="0"/>
<pin id="84" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_104/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln73_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="1"/>
<pin id="105" dir="0" index="10" bw="32" slack="1"/>
<pin id="106" dir="0" index="11" bw="32" slack="1"/>
<pin id="107" dir="0" index="12" bw="32" slack="1"/>
<pin id="108" dir="0" index="13" bw="32" slack="1"/>
<pin id="109" dir="0" index="14" bw="32" slack="1"/>
<pin id="110" dir="0" index="15" bw="32" slack="1"/>
<pin id="111" dir="0" index="16" bw="32" slack="1"/>
<pin id="112" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/5 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="1"/>
<pin id="124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln60_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="11" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_data_V_0_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="256" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_data_V_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="256" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_data_V_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="256" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_data_V_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="256" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_data_V_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="256" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_data_V_5_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="256" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_data_V_6_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="256" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_data_V_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln1494_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_data_0_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln1494_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_data_1_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln1494_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_data_2_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln1494_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_data_3_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln1494_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_data_4_V_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln1494_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_data_5_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln1494_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_data_6_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="1"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln1494_7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_data_7_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln60_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_data_V_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_data_V_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_data_V_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_data_V_3_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_data_V_4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_data_V_5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_data_V_6_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_data_V_7_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_data_0_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_data_1_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_data_2_V_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_data_3_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_data_4_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_data_5_V_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_data_6_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_data_7_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="54" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="126" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="126" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="74" pin="9"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="74" pin="9"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="74" pin="9"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="74" pin="9"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="74" pin="9"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="74" pin="9"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="74" pin="9"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="74" pin="9"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="133" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="139" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="285"><net_src comp="145" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="291"><net_src comp="149" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="297"><net_src comp="153" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="303"><net_src comp="157" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="309"><net_src comp="161" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="315"><net_src comp="165" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="321"><net_src comp="169" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="327"><net_src comp="173" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="333"><net_src comp="182" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="94" pin=9"/></net>

<net id="338"><net_src comp="194" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="94" pin=10"/></net>

<net id="343"><net_src comp="206" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="94" pin=11"/></net>

<net id="348"><net_src comp="218" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="94" pin=12"/></net>

<net id="353"><net_src comp="230" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="94" pin=13"/></net>

<net id="358"><net_src comp="242" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="94" pin=14"/></net>

<net id="363"><net_src comp="254" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="94" pin=15"/></net>

<net id="368"><net_src comp="266" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="94" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: res_V_data_5_V | {5 }
	Port: res_V_data_6_V | {5 }
	Port: res_V_data_7_V | {5 }
 - Input state : 
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_0_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_1_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_2_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_3_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_4_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_5_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_6_V | {3 }
	Port: relu<array,array<ap_fixed,8u>,relu_config3> : data_V_data_7_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln60 : 1
		i : 1
		br_ln60 : 2
	State 3
	State 4
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
	State 5
		empty_105 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_182  |    0    |    32   |
|          |   tmp_data_1_V_fu_194  |    0    |    32   |
|          |   tmp_data_2_V_fu_206  |    0    |    32   |
|  select  |   tmp_data_3_V_fu_218  |    0    |    32   |
|          |   tmp_data_4_V_fu_230  |    0    |    32   |
|          |   tmp_data_5_V_fu_242  |    0    |    32   |
|          |   tmp_data_6_V_fu_254  |    0    |    32   |
|          |   tmp_data_7_V_fu_266  |    0    |    32   |
|----------|------------------------|---------|---------|
|          |    icmp_ln60_fu_133    |    0    |    13   |
|          |   icmp_ln1494_fu_177   |    0    |    18   |
|          |  icmp_ln1494_1_fu_189  |    0    |    18   |
|          |  icmp_ln1494_2_fu_201  |    0    |    18   |
|   icmp   |  icmp_ln1494_3_fu_213  |    0    |    18   |
|          |  icmp_ln1494_4_fu_225  |    0    |    18   |
|          |  icmp_ln1494_5_fu_237  |    0    |    18   |
|          |  icmp_ln1494_6_fu_249  |    0    |    18   |
|          |  icmp_ln1494_7_fu_261  |    0    |    18   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_139        |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |  empty_104_read_fu_74  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln73_write_fu_94 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_V_0_fu_145  |    0    |    0    |
|          |   tmp_data_V_1_fu_149  |    0    |    0    |
|          |   tmp_data_V_2_fu_153  |    0    |    0    |
|extractvalue|   tmp_data_V_3_fu_157  |    0    |    0    |
|          |   tmp_data_V_4_fu_161  |    0    |    0    |
|          |   tmp_data_V_5_fu_165  |    0    |    0    |
|          |   tmp_data_V_6_fu_169  |    0    |    0    |
|          |   tmp_data_V_7_fu_173  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   426   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_0_reg_122    |   11   |
|      i_reg_277     |   11   |
|  icmp_ln60_reg_273 |    1   |
|tmp_data_0_V_reg_330|   32   |
|tmp_data_1_V_reg_335|   32   |
|tmp_data_2_V_reg_340|   32   |
|tmp_data_3_V_reg_345|   32   |
|tmp_data_4_V_reg_350|   32   |
|tmp_data_5_V_reg_355|   32   |
|tmp_data_6_V_reg_360|   32   |
|tmp_data_7_V_reg_365|   32   |
|tmp_data_V_0_reg_282|   32   |
|tmp_data_V_1_reg_288|   32   |
|tmp_data_V_2_reg_294|   32   |
|tmp_data_V_3_reg_300|   32   |
|tmp_data_V_4_reg_306|   32   |
|tmp_data_V_5_reg_312|   32   |
|tmp_data_V_6_reg_318|   32   |
|tmp_data_V_7_reg_324|   32   |
+--------------------+--------+
|        Total       |   535  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   426  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   535  |    -   |
+-----------+--------+--------+
|   Total   |   535  |   426  |
+-----------+--------+--------+
