
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#read file
read_verilog "../01_RTL/MEMC.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/SRAM/sram_512x8/sram_512x8_slow_syn.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'typical'
  Loading link library 'fast'
  Loading link library 'sram_512x8'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:58: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:57: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:70: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:405: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:406: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:410: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:426: A unnamed generate block with an LRM-defined name 'genblk4' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:150: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:168: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:205: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:234: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:264: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v:276: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine MEMC line 189 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     write_w_reg     | Latch |   8   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine MEMC line 292 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| current_pixel_r_reg | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|  current_row_r_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| current_frame_r_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEMC line 306 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  target_frame_r_reg   | Flip-flop | 8160  |  Y  | N  | Y  | N  | N  | N  | N  |
| reference_frame_r_reg | Flip-flop | 8704  |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine MEMC line 334 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cen_r_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     write_r_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     addr_r_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wen_r_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEMC line 354 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    box_ref_r_reg    | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|    box_tar_r_reg    | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
|     start_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Box line 479 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mv_row_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mv_row_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mv_col_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mv_col_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     stage1_reg      | Flip-flop |  128  |  Y  | N  | N  | Y  | N  | N  | N  |
|      mv_o_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     stage2_reg      | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|      MAE1_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
|      MAE2_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
|   start_i_buf_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      best_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Output line 572 in file
		'/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mv_row_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mv_col_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     buffer_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.db:MEMC'
Loaded 5 designs.
Current design is 'MEMC'.
MEMC Box MAX2 MAX4 Output
#current design
current_design [get_designs MEMC]
Current design is 'MEMC'.
{MEMC}
#resolve design reference
link

  Linking design 'MEMC'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/01_RTL/MEMC.db, etc
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  typical (library)           /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db
  fast (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db
  sram_512x8 (library)        /home/raid7_2/user07/r07158/finalproject/final_project_ST_v4/SRAM/sram_512x8/sram_512x8_slow_syn.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

Information: Building the design 'MAX2' instantiated from design 'MAX4' with
	the parameters "WIDTH=8". (HDL-193)
Presto compilation completed successfully.
1
check_design [get_designs MEMC]
1
#constrains
source MEMC_DC.sdc
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
#Get gate level circuit
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'MEMC'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: The trip points for the library named sram_512x8 differ from those in the library named slow. (TIM-164)
Warning: Operating condition slow set on design MEMC has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Output'
  Processing 'MAX2_0'
  Processing 'MAX2_WIDTH8_0'
  Processing 'MAX4_0'
  Processing 'Box_0'
  Processing 'MEMC'
