// Seed: 4034829354
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4
    , id_10,
    output supply1 id_5,
    output supply0 id_6
    , id_11,
    input supply1 id_7,
    output wand id_8
);
  assign id_6 = id_4;
  assign id_5 = 1'b0;
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    output wire id_3,
    output wor id_4
);
  always @(id_1 or negedge 1);
  buf (id_3, id_1);
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_3, id_0, id_1, id_3
  );
  wire id_6;
endmodule
