Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate K:\SVN\de10-standard\test\mtlc2\dee\vip\DE10_Standard_Qsys.qsys --block-symbol-file --output-directory=K:\SVN\de10-standard\test\mtlc2\dee\vip\DE10_Standard_Qsys --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading vip/DE10_Standard_Qsys.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_clp_1 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_cl_clp_1
Progress: Adding alt_vip_cl_cps_0 [alt_vip_cl_cps 16.1]
Progress: Parameterizing module alt_vip_cl_cps_0
Progress: Adding alt_vip_cl_crs_0 [alt_vip_cl_crs 16.1]
Progress: Parameterizing module alt_vip_cl_crs_0
Progress: Adding alt_vip_cl_csc_0 [alt_vip_cl_csc 16.1]
Progress: Parameterizing module alt_vip_cl_csc_0
Progress: Adding alt_vip_cl_cvi_0 [alt_vip_cl_cvi 16.1]
Progress: Parameterizing module alt_vip_cl_cvi_0
Progress: Adding alt_vip_cl_dil_0 [alt_vip_cl_dil 16.1]
Progress: Parameterizing module alt_vip_cl_dil_0
Progress: Adding alt_vip_cl_mixer_0 [alt_vip_cl_mixer 16.1]
Progress: Parameterizing module alt_vip_cl_mixer_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 16.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding alt_vip_clip_0 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_clip_0
Progress: Adding alt_vip_clip_1 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_clip_1
Progress: Adding alt_vip_cts_0 [alt_vip_cts 14.0]
Progress: Parameterizing module alt_vip_cts_0
Progress: Adding alt_vip_itc_mtlc [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_mtlc
Progress: Adding alt_vip_scl_0 [alt_vip_cl_scl 16.1]
Progress: Parameterizing module alt_vip_scl_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding audio_avalon_controller [audio_avalon_controller 2.0]
Progress: Parameterizing module audio_avalon_controller
Progress: Adding av_i2c_clk_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module av_i2c_clk_pio
Progress: Adding av_i2c_data_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module av_i2c_data_pio
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding c1 [altera_clock_bridge 16.1]
Progress: Parameterizing module c1
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 16.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding td_reset_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module td_reset_pio
Progress: Adding touch_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module touch_i2c_opencores
Progress: Adding touch_int_n [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_int_n
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0: In composed mode interface edi_read_master must be an export of an internal interface
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0: In composed mode interface write_master must be an export of an internal interface
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0.dil_algo.din_weave: dil_algo.din_weave must be connected to an Avalon-ST source
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0.dil_algo.din_motion: dil_algo.din_motion must be connected to an Avalon-ST source
Warning: DE10_Standard_Qsys.alt_vip_cl_mixer_0: The MixerII register map changed in ACDS v16.0. Please refer to the VIP User Guide for details.
Info: DE10_Standard_Qsys.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2025 kB (0x01000000 to 0x011fa400)
Warning: DE10_Standard_Qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE10_Standard_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Standard_Qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_Qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Standard_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Standard_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE10_Standard_Qsys.touch_int_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate K:\SVN\de10-standard\test\mtlc2\dee\vip\DE10_Standard_Qsys.qsys --synthesis=VERILOG --output-directory=K:\SVN\de10-standard\test\mtlc2\dee\vip\DE10_Standard_Qsys\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading vip/DE10_Standard_Qsys.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_clp_1 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_cl_clp_1
Progress: Adding alt_vip_cl_cps_0 [alt_vip_cl_cps 16.1]
Progress: Parameterizing module alt_vip_cl_cps_0
Progress: Adding alt_vip_cl_crs_0 [alt_vip_cl_crs 16.1]
Progress: Parameterizing module alt_vip_cl_crs_0
Progress: Adding alt_vip_cl_csc_0 [alt_vip_cl_csc 16.1]
Progress: Parameterizing module alt_vip_cl_csc_0
Progress: Adding alt_vip_cl_cvi_0 [alt_vip_cl_cvi 16.1]
Progress: Parameterizing module alt_vip_cl_cvi_0
Progress: Adding alt_vip_cl_dil_0 [alt_vip_cl_dil 16.1]
Progress: Parameterizing module alt_vip_cl_dil_0
Progress: Adding alt_vip_cl_mixer_0 [alt_vip_cl_mixer 16.1]
Progress: Parameterizing module alt_vip_cl_mixer_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 16.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding alt_vip_clip_0 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_clip_0
Progress: Adding alt_vip_clip_1 [alt_vip_cl_clp 16.1]
Progress: Parameterizing module alt_vip_clip_1
Progress: Adding alt_vip_cts_0 [alt_vip_cts 14.0]
Progress: Parameterizing module alt_vip_cts_0
Progress: Adding alt_vip_itc_mtlc [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_mtlc
Progress: Adding alt_vip_scl_0 [alt_vip_cl_scl 16.1]
Progress: Parameterizing module alt_vip_scl_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding audio_avalon_controller [audio_avalon_controller 2.0]
Progress: Parameterizing module audio_avalon_controller
Progress: Adding av_i2c_clk_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module av_i2c_clk_pio
Progress: Adding av_i2c_data_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module av_i2c_data_pio
Progress: Adding button_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module button_pio
Progress: Adding c1 [altera_clock_bridge 16.1]
Progress: Parameterizing module c1
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 16.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 16.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid
Progress: Adding td_reset_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module td_reset_pio
Progress: Adding touch_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module touch_i2c_opencores
Progress: Adding touch_int_n [altera_avalon_pio 16.1]
Progress: Parameterizing module touch_int_n
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0: In composed mode interface edi_read_master must be an export of an internal interface
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0: In composed mode interface write_master must be an export of an internal interface
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0.dil_algo.din_weave: dil_algo.din_weave must be connected to an Avalon-ST source
Warning: DE10_Standard_Qsys.alt_vip_cl_dil_0.dil_algo.din_motion: dil_algo.din_motion must be connected to an Avalon-ST source
Warning: DE10_Standard_Qsys.alt_vip_cl_mixer_0: The MixerII register map changed in ACDS v16.0. Please refer to the VIP User Guide for details.
Info: DE10_Standard_Qsys.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2025 kB (0x01000000 to 0x011fa400)
Warning: DE10_Standard_Qsys.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, J:/intelfpga/16.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE10_Standard_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Standard_Qsys.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: DE10_Standard_Qsys.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: DE10_Standard_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Standard_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Standard_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE10_Standard_Qsys.touch_int_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Standard_Qsys: Generating DE10_Standard_Qsys "DE10_Standard_Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src17 and cmd_mux_017.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_001.sink15
Info: Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux_001.sink17
Warning: DE10_Standard_Qsys: "No matching role found for audio_avalon_controller:s1:avs_s1_dataavailable (dataavailable)"
Warning: DE10_Standard_Qsys: "No matching role found for audio_avalon_controller:s1:avs_s1_readyfordata (readyfordata)"
Info: alt_vip_cl_clp_1: "DE10_Standard_Qsys" instantiated alt_vip_cl_clp "alt_vip_cl_clp_1"
Info: alt_vip_cl_cps_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_cps "alt_vip_cl_cps_0"
Info: alt_vip_cl_crs_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_crs "alt_vip_cl_crs_0"
Info: alt_vip_cl_csc_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_csc "alt_vip_cl_csc_0"
Info: alt_vip_cl_cvi_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_cvi "alt_vip_cl_cvi_0"
Info: alt_vip_cl_dil_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_dil "alt_vip_cl_dil_0"
Info: alt_vip_cl_mixer_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_mixer "alt_vip_cl_mixer_0"
Info: alt_vip_cl_vfb_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: alt_vip_clip_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_clp "alt_vip_clip_0"
Info: alt_vip_clip_1: "DE10_Standard_Qsys" instantiated alt_vip_cl_clp "alt_vip_clip_1"
Info: alt_vip_cts_0: "DE10_Standard_Qsys" instantiated alt_vip_cts "alt_vip_cts_0"
Info: alt_vip_itc_mtlc: "DE10_Standard_Qsys" instantiated alt_vip_itc "alt_vip_itc_mtlc"
Info: alt_vip_scl_0: "DE10_Standard_Qsys" instantiated alt_vip_cl_scl "alt_vip_scl_0"
Info: alt_vip_vfr_0: "DE10_Standard_Qsys" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: audio_avalon_controller: "DE10_Standard_Qsys" instantiated audio_avalon_controller "audio_avalon_controller"
Info: av_i2c_clk_pio: Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'
Info: av_i2c_clk_pio:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_clk_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0009_av_i2c_clk_pio_gen//DE10_Standard_Qsys_av_i2c_clk_pio_component_configuration.pl  --do_build_sim=0  ]
Info: av_i2c_clk_pio: Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_clk_pio'
Info: av_i2c_clk_pio: "DE10_Standard_Qsys" instantiated altera_avalon_pio "av_i2c_clk_pio"
Info: av_i2c_data_pio: Starting RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'
Info: av_i2c_data_pio:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_av_i2c_data_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0010_av_i2c_data_pio_gen//DE10_Standard_Qsys_av_i2c_data_pio_component_configuration.pl  --do_build_sim=0  ]
Info: av_i2c_data_pio: Done RTL generation for module 'DE10_Standard_Qsys_av_i2c_data_pio'
Info: av_i2c_data_pio: "DE10_Standard_Qsys" instantiated altera_avalon_pio "av_i2c_data_pio"
Info: button_pio: Starting RTL generation for module 'DE10_Standard_Qsys_button_pio'
Info: button_pio:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_button_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0011_button_pio_gen//DE10_Standard_Qsys_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'DE10_Standard_Qsys_button_pio'
Info: button_pio: "DE10_Standard_Qsys" instantiated altera_avalon_pio "button_pio"
Info: jtag_uart: Starting RTL generation for module 'DE10_Standard_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Standard_Qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0012_jtag_uart_gen//DE10_Standard_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE10_Standard_Qsys_jtag_uart'
Info: jtag_uart: "DE10_Standard_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'DE10_Standard_Qsys_led_pio'
Info: led_pio:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_led_pio --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0013_led_pio_gen//DE10_Standard_Qsys_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'DE10_Standard_Qsys_led_pio'
Info: led_pio: "DE10_Standard_Qsys" instantiated altera_avalon_pio "led_pio"
Info: nios2_gen2_0: "DE10_Standard_Qsys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_Standard_Qsys_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0014_onchip_memory2_0_gen//DE10_Standard_Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'DE10_Standard_Qsys_onchip_memory2_0'
Info: onchip_memory2_0: "DE10_Standard_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "DE10_Standard_Qsys" instantiated altera_pll "pll_0"
Info: sdram: Starting RTL generation for module 'DE10_Standard_Qsys_sdram'
Info: sdram:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Standard_Qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0016_sdram_gen//DE10_Standard_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE10_Standard_Qsys_sdram'
Info: sdram: "DE10_Standard_Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_clk_timer: Starting RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//perl/bin/perl.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Standard_Qsys_sys_clk_timer --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0017_sys_clk_timer_gen//DE10_Standard_Qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'DE10_Standard_Qsys_sys_clk_timer'
Info: sys_clk_timer: "DE10_Standard_Qsys" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "DE10_Standard_Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: touch_i2c_opencores: "DE10_Standard_Qsys" instantiated i2c_opencores "touch_i2c_opencores"
Info: touch_int_n: Starting RTL generation for module 'DE10_Standard_Qsys_touch_int_n'
Info: touch_int_n:   Generation command is [exec J:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I J:/intelfpga/16.1/quartus/bin64/perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- J:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Standard_Qsys_touch_int_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen/ --quartus_dir=J:/intelfpga/16.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0020_touch_int_n_gen//DE10_Standard_Qsys_touch_int_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_int_n: Done RTL generation for module 'DE10_Standard_Qsys_touch_int_n'
Info: touch_int_n: "DE10_Standard_Qsys" instantiated altera_avalon_pio "touch_int_n"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_Standard_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE10_Standard_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE10_Standard_Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE10_Standard_Qsys" instantiated altera_reset_controller "rst_controller"
Info: video_in_resp: "alt_vip_cl_clp_1" instantiated alt_vip_video_input_bridge_resp "video_in_resp"
Info: video_out: "alt_vip_cl_clp_1" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in_cmd: "alt_vip_cl_clp_1" instantiated alt_vip_video_input_bridge_cmd "video_in_cmd"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: clipper_core: "alt_vip_cl_clp_1" instantiated alt_vip_clipper_alg_core "clipper_core"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_clp_1" instantiated alt_vip_clipper_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: user_packet_demux: "alt_vip_cl_clp_1" instantiated alt_vip_packet_demux "user_packet_demux"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: user_packet_mux: "alt_vip_cl_clp_1" instantiated alt_vip_packet_mux "user_packet_mux"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cps_core: "alt_vip_cl_cps_0" instantiated alt_vip_cps_alg_core "cps_core"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cps_scheduler: "alt_vip_cl_cps_0" instantiated alt_vip_cps_scheduler "cps_scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: input_0_user_pkt_conv: "alt_vip_cl_cps_0" instantiated alt_vip_cpp_converter "input_0_user_pkt_conv"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: inst_crs_int: "alt_vip_cl_crs_0" instantiated alt_vip_cl_crs_422_to_var "inst_crs_int"
Info: scheduler: "alt_vip_cl_crs_0" instantiated alt_vip_crs_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: csc_core: "alt_vip_cl_csc_0" instantiated alt_vip_csc_alg_core "csc_core"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_csc_0" instantiated alt_vip_csc_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: bps_converter: "alt_vip_cl_csc_0" instantiated alt_vip_bps_converter "bps_converter"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: guard_band_in: "alt_vip_cl_csc_0" instantiated alt_vip_guard_bands_alg_core "guard_band_in"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cvi_core: "alt_vip_cl_cvi_0" instantiated alt_vip_cvi_core "cvi_core"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in: "alt_vip_cl_dil_0" instantiated alt_vip_video_input_bridge "video_in"
Info: dil_algo: "alt_vip_cl_dil_0" instantiated alt_vip_dil_algorithm "dil_algo"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_dil_0" instantiated alt_vip_dil_bob_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: edi_line_buffer: "alt_vip_cl_dil_0" instantiated alt_vip_line_buffer "edi_line_buffer"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: video_in_duplicator: "alt_vip_cl_dil_0" instantiated alt_vip_packet_duplicator "video_in_duplicator"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: video_in_op0_pipNto1: "alt_vip_cl_dil_0" instantiated alt_vip_pip_converter_core "video_in_op0_pipNto1"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: tpg: "alt_vip_cl_mixer_0" instantiated alt_vip_tpg_alg_core "tpg"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: mixer_core: "alt_vip_cl_mixer_0" instantiated alt_vip_mix_alg_core "mixer_core"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv
Info: scheduler: "alt_vip_cl_mixer_0" instantiated alt_vip_mix_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: control: "alt_vip_cl_mixer_0" instantiated alt_vip_control_slave "control"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cmd_mux_term: "alt_vip_cl_mixer_0" instantiated alt_vip_message_sink_terminator "cmd_mux_term"
Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_scl_0" instantiated alt_vip_scaler_scheduler "scheduler"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: kernel_creator: "alt_vip_scl_0" instantiated alt_vip_scaler_kernel_creator "kernel_creator"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scaler_core_0: "alt_vip_scl_0" instantiated alt_vip_scaler_alg_core "scaler_core_0"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv
Info: cpu: Starting RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec J:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I J:/intelFPGA/16.1/quartus/bin64//perl/lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I J:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I J:/intelfpga/16.1/quartus/sopc_builder/bin -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- J:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Standard_Qsys_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen/ --quartus_bindir=J:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7203_6382213355496161316.dir/0057_cpu_gen//DE10_Standard_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.02.06 13:58:39 (*) Starting Nios II generation
Info: cpu: # 2017.02.06 13:58:39 (*)   Checking for plaintext license.
Info: cpu: # 2017.02.06 13:58:41 (*)   Plaintext license not found.
Info: cpu: # 2017.02.06 13:58:41 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.02.06 13:58:42 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.02.06 13:58:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.02.06 13:58:42 (*)   Creating all objects for CPU
Info: cpu: # 2017.02.06 13:58:42 (*)     Testbench
Info: cpu: # 2017.02.06 13:58:43 (*)     Instruction decoding
Info: cpu: # 2017.02.06 13:58:43 (*)       Instruction fields
Info: cpu: # 2017.02.06 13:58:43 (*)       Instruction decodes
Info: cpu: # 2017.02.06 13:58:43 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.02.06 13:58:43 (*)       Instruction controls
Info: cpu: # 2017.02.06 13:58:43 (*)     Pipeline frontend
Info: cpu: # 2017.02.06 13:58:43 (*)     Pipeline backend
Info: cpu: # 2017.02.06 13:58:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.02.06 13:58:47 (*)   Creating encrypted RTL
Info: cpu: # 2017.02.06 13:58:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_Standard_Qsys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_016: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_016"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_016: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_016"
Info: horiz_upsample: "inst_crs_int" instantiated alt_vip_crs_h_up_core "horiz_upsample"
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: Reusing file K:/SVN/de10-standard/test/mtlc2/dee/vip/DE10_Standard_Qsys/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_016" instantiated error_adapter "error_adapter_0"
Info: DE10_Standard_Qsys: Done "DE10_Standard_Qsys" with 106 modules, 285 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
