Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bcd' [E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/top_module.sv:147]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bcd' [E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/top_module.sv:155]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'bcd' [E:/github/pruebas_ipd432/reloj_alarma/reloj_alarma.srcs/sources_1/new/top_module.sv:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PB_Debouncer_FSM(DELAY=1000)
Compiling module xil_defaultlib.divisor_frec(fout=1000000)
Compiling module xil_defaultlib.divisor_frec(fout=10000000)
Compiling module xil_defaultlib.ContadorN(N=6)
Compiling module xil_defaultlib.FSM_botones_default
Compiling module xil_defaultlib.FSM_tiempo
Compiling module xil_defaultlib.RTC
Compiling module xil_defaultlib.ContadorN
Compiling module xil_defaultlib.unsigned_to_bcd
Compiling module xil_defaultlib.led7segmentos
Compiling module xil_defaultlib.top_module_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
