$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 4 % NOT_OUT [3:0] $end
   $var wire 4 & OR_OUT [3:0] $end
   $var wire 4 ' AND_OUT [3:0] $end
   $var wire 4 ( XOR_OUT [3:0] $end
   $scope module and_gate $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 4 ' OUT [3:0] $end
   $upscope $end
   $scope module not_gate $end
    $var wire 4 # A [3:0] $end
    $var wire 4 % OUT [3:0] $end
   $upscope $end
   $scope module or_gate $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 4 & OUT [3:0] $end
   $upscope $end
   $scope module xor_gate $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 4 ( OUT [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1011 #
b0101 $
b0100 %
b1111 &
b0001 '
b1110 (
#1
b1111 #
b0000 $
b0000 %
b0000 '
b1111 (
#2
b0101 #
b1011 $
b1010 %
b0001 '
b1110 (
#3
