run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6slx150tfgg676-3
-top clock_generator_0_wrapper
-ifmt MIXED
-ifn clock_generator_0_wrapper_xst.prj
-ofn ../implementation/clock_generator_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/home/daniw/data/studium/sem6/add/edk/IVK_HW/t01_hello/pcores/" "/opt/Xilinx/13.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
