/* Generated by Yosys 0.15+31 (git sha1 a502570c2, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1647048242657/work=/usr/local/src/conda/yosys-0.15_32_ga502570c2 -fdebug-prefix-map=/home/bojorge/miniconda3/envs/ambiente_verilog=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

(* top =  1  *)
(* src = "ejercicio_30.v:1.1-7.10" *)
module ejercicio_30(A, B, C, D, Y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "ejercicio_30.v:3.11-3.12" *)
  input A;
  wire A;
  (* src = "ejercicio_30.v:3.14-3.15" *)
  input B;
  wire B;
  (* src = "ejercicio_30.v:3.17-3.18" *)
  input C;
  wire C;
  (* src = "ejercicio_30.v:3.20-3.21" *)
  input D;
  wire D;
  (* src = "ejercicio_30.v:4.12-4.13" *)
  output Y;
  wire Y;
  assign _24_ = B | A;
  assign _25_ = _24_ | C;
  assign _26_ = D & ~(_25_);
  assign _27_ = ~C;
  assign _00_ = _24_ | _27_;
  assign _01_ = D & ~(_00_);
  assign _02_ = _01_ | _26_;
  assign _03_ = A | ~(B);
  assign _04_ = _03_ | C;
  assign _05_ = D & ~(_04_);
  assign _06_ = _05_ | _02_;
  assign _07_ = _03_ | _27_;
  assign _08_ = D & ~(_07_);
  assign _09_ = _08_ | _06_;
  assign _10_ = ~D;
  assign _11_ = B | ~(A);
  assign _12_ = _11_ | C;
  assign _13_ = _10_ & ~(_12_);
  assign _14_ = _13_ | _09_;
  assign _15_ = _11_ | _27_;
  assign _16_ = _10_ & ~(_15_);
  assign _17_ = _16_ | _14_;
  assign _18_ = ~(B & A);
  assign _19_ = _18_ | C;
  assign _20_ = _10_ & ~(_19_);
  assign _21_ = _20_ | _17_;
  assign _22_ = _18_ | _27_;
  assign _23_ = _10_ & ~(_22_);
  assign Y = _23_ | _21_;
endmodule
