   1               		.file	"uart.c"
   2               		.arch atmega16
   3               	__SREG__ = 0x3f
   4               	__SP_H__ = 0x3e
   5               	__SP_L__ = 0x3d
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.global __do_copy_data
   9               		.global __do_clear_bss
  17               	.Ltext0:
  18               		.data
  19               	.LC0:
  20 0000 0D55 6172 		.string	"\rUart wurde richtig initialisiert"
  20      7420 7775 
  20      7264 6520 
  20      7269 6368 
  20      7469 6720 
  21               		.text
  22               	.global	uart_init
  24               	uart_init:
  25               	.LFB4:
  26               	.LM1:
  27               	/* prologue: frame size=0 */
  28 0000 CF93      		push r28
  29 0002 DF93      		push r29
  30 0004 CDB7      		in r28,__SP_L__
  31 0006 DEB7      		in r29,__SP_H__
  32               	/* prologue end (size=4) */
  33               	.LM2:
  34 0008 1092 4000 		sts 64,__zero_reg__
  35               	.LM3:
  36 000c 85E0      		ldi r24,lo8(5)
  37 000e 8093 2900 		sts 41,r24
  38               	.LM4:
  39 0012 88E9      		ldi r24,lo8(-104)
  40 0014 8093 2A00 		sts 42,r24
  41               	.LM5:
  42 0018 86E8      		ldi r24,lo8(-122)
  43 001a 8093 4000 		sts 64,r24
  44               	.LM6:
  45 001e 80E0      		ldi r24,lo8(.LC0)
  46 0020 90E0      		ldi r25,hi8(.LC0)
  47 0022 0E94 0000 		call uart_puts
  48               	/* epilogue: frame size=0 */
  49 0026 DF91      		pop r29
  50 0028 CF91      		pop r28
  51 002a 0895      		ret
  52               	/* epilogue end (size=3) */
  53               	/* function uart_init size 22 (15) */
  54               	.LFE4:
  56               	.global	uart_putc
  58               	uart_putc:
  59               	.LFB5:
  60               	.LM7:
  61               	/* prologue: frame size=1 */
  62 002c CF93      		push r28
  63 002e DF93      		push r29
  64 0030 CDB7      		in r28,__SP_L__
  65 0032 DEB7      		in r29,__SP_H__
  66 0034 2197      		sbiw r28,1
  67 0036 0FB6      		in __tmp_reg__,__SREG__
  68 0038 F894      		cli
  69 003a DEBF      		out __SP_H__,r29
  70 003c 0FBE      		out __SREG__,__tmp_reg__
  71 003e CDBF      		out __SP_L__,r28
  72               	/* prologue end (size=10) */
  73 0040 8983      		std Y+1,r24
  74               	.L3:
  75               	.LM8:
  76 0042 8091 2B00 		lds r24,43
  77 0046 9927      		clr r25
  78 0048 8072      		andi r24,lo8(32)
  79 004a 9070      		andi r25,hi8(32)
  80 004c 0097      		sbiw r24,0
  81 004e 09F4      		brne .L4
  82 0050 F8CF      		rjmp .L3
  83               	.L4:
  84               	.LM9:
  85 0052 8981      		ldd r24,Y+1
  86 0054 8093 2C00 		sts 44,r24
  87               	/* epilogue: frame size=1 */
  88 0058 2196      		adiw r28,1
  89 005a 0FB6      		in __tmp_reg__,__SREG__
  90 005c F894      		cli
  91 005e DEBF      		out __SP_H__,r29
  92 0060 0FBE      		out __SREG__,__tmp_reg__
  93 0062 CDBF      		out __SP_L__,r28
  94 0064 DF91      		pop r29
  95 0066 CF91      		pop r28
  96 0068 0895      		ret
  97               	/* epilogue end (size=9) */
  98               	/* function uart_putc size 31 (12) */
  99               	.LFE5:
 101               	.global	uart_puts
 103               	uart_puts:
 104               	.LFB6:
 105               	.LM10:
 106               	/* prologue: frame size=2 */
 107 006a CF93      		push r28
 108 006c DF93      		push r29
 109 006e CDB7      		in r28,__SP_L__
 110 0070 DEB7      		in r29,__SP_H__
 111 0072 2297      		sbiw r28,2
 112 0074 0FB6      		in __tmp_reg__,__SREG__
 113 0076 F894      		cli
 114 0078 DEBF      		out __SP_H__,r29
 115 007a 0FBE      		out __SREG__,__tmp_reg__
 116 007c CDBF      		out __SP_L__,r28
 117               	/* prologue end (size=10) */
 118 007e 9A83      		std Y+2,r25
 119 0080 8983      		std Y+1,r24
 120               	.L6:
 121               	.LM11:
 122 0082 E981      		ldd r30,Y+1
 123 0084 FA81      		ldd r31,Y+2
 124 0086 8081      		ld r24,Z
 125 0088 8823      		tst r24
 126 008a 59F0      		breq .L7
 127               	.LM12:
 128 008c E981      		ldd r30,Y+1
 129 008e FA81      		ldd r31,Y+2
 130 0090 8081      		ld r24,Z
 131 0092 0E94 0000 		call uart_putc
 132               	.LM13:
 133 0096 8981      		ldd r24,Y+1
 134 0098 9A81      		ldd r25,Y+2
 135 009a 0196      		adiw r24,1
 136 009c 9A83      		std Y+2,r25
 137 009e 8983      		std Y+1,r24
 138 00a0 F0CF      		rjmp .L6
 139               	.L7:
 140               	.LM14:
 141 00a2 8DE0      		ldi r24,lo8(13)
 142 00a4 0E94 0000 		call uart_putc
 143               	/* epilogue: frame size=2 */
 144 00a8 2296      		adiw r28,2
 145 00aa 0FB6      		in __tmp_reg__,__SREG__
 146 00ac F894      		cli
 147 00ae DEBF      		out __SP_H__,r29
 148 00b0 0FBE      		out __SREG__,__tmp_reg__
 149 00b2 CDBF      		out __SP_L__,r28
 150 00b4 DF91      		pop r29
 151 00b6 CF91      		pop r28
 152 00b8 0895      		ret
 153               	/* epilogue end (size=9) */
 154               	/* function uart_puts size 40 (21) */
 155               	.LFE6:
 157               	.global	uart_puti
 159               	uart_puti:
 160               	.LFB7:
 161               	.LM15:
 162               	/* prologue: frame size=7 */
 163 00ba CF93      		push r28
 164 00bc DF93      		push r29
 165 00be CDB7      		in r28,__SP_L__
 166 00c0 DEB7      		in r29,__SP_H__
 167 00c2 2797      		sbiw r28,7
 168 00c4 0FB6      		in __tmp_reg__,__SREG__
 169 00c6 F894      		cli
 170 00c8 DEBF      		out __SP_H__,r29
 171 00ca 0FBE      		out __SREG__,__tmp_reg__
 172 00cc CDBF      		out __SP_L__,r28
 173               	/* prologue end (size=10) */
 174 00ce 9A83      		std Y+2,r25
 175 00d0 8983      		std Y+1,r24
 176               	.LM16:
 177 00d2 9E01      		movw r18,r28
 178 00d4 2D5F      		subi r18,lo8(-(3))
 179 00d6 3F4F      		sbci r19,hi8(-(3))
 180 00d8 E981      		ldd r30,Y+1
 181 00da FA81      		ldd r31,Y+2
 182 00dc 8081      		ld r24,Z
 183 00de 9927      		clr r25
 184 00e0 4AE0      		ldi r20,lo8(10)
 185 00e2 50E0      		ldi r21,hi8(10)
 186 00e4 B901      		movw r22,r18
 187 00e6 0E94 0000 		call itoa
 188               	.LM17:
 189 00ea CE01      		movw r24,r28
 190 00ec 0396      		adiw r24,3
 191 00ee 0E94 0000 		call uart_puts
 192               	/* epilogue: frame size=7 */
 193 00f2 2796      		adiw r28,7
 194 00f4 0FB6      		in __tmp_reg__,__SREG__
 195 00f6 F894      		cli
 196 00f8 DEBF      		out __SP_H__,r29
 197 00fa 0FBE      		out __SREG__,__tmp_reg__
 198 00fc CDBF      		out __SP_L__,r28
 199 00fe DF91      		pop r29
 200 0100 CF91      		pop r28
 201 0102 0895      		ret
 202               	/* epilogue end (size=9) */
 203               	/* function uart_puti size 37 (18) */
 204               	.LFE7:
 206               	.global	__vector_11
 208               	__vector_11:
 209               	.LFB8:
 210               	.LM18:
 211               	/* prologue: frame size=1 */
 212 0104 1F92      		push __zero_reg__
 213 0106 0F92      		push __tmp_reg__
 214 0108 0FB6      		in __tmp_reg__,__SREG__
 215 010a 0F92      		push __tmp_reg__
 216 010c 1124      		clr __zero_reg__
 217 010e 8F93      		push r24
 218 0110 9F93      		push r25
 219 0112 CF93      		push r28
 220 0114 DF93      		push r29
 221 0116 CDB7      		in r28,__SP_L__
 222 0118 DEB7      		in r29,__SP_H__
 223 011a 2197      		sbiw r28,1
 224 011c DEBF      		out __SP_H__,r29
 225 011e CDBF      		out __SP_L__,r28
 226               	/* prologue end (size=14) */
 227               	.LM19:
 228 0120 8091 2C00 		lds r24,44
 229 0124 8983      		std Y+1,r24
 230               	.L10:
 231               	.LM20:
 232 0126 8091 2B00 		lds r24,43
 233 012a 9927      		clr r25
 234 012c 8072      		andi r24,lo8(32)
 235 012e 9070      		andi r25,hi8(32)
 236 0130 0097      		sbiw r24,0
 237 0132 09F4      		brne .L11
 238 0134 F8CF      		rjmp .L10
 239               	.L11:
 240               	.LM21:
 241 0136 8981      		ldd r24,Y+1
 242 0138 8093 2C00 		sts 44,r24
 243               	/* epilogue: frame size=1 */
 244 013c 2196      		adiw r28,1
 245 013e F894      		cli
 246 0140 DEBF      		out __SP_H__,r29
 247 0142 CDBF      		out __SP_L__,r28
 248 0144 DF91      		pop r29
 249 0146 CF91      		pop r28
 250 0148 9F91      		pop r25
 251 014a 8F91      		pop r24
 252 014c 0F90      		pop __tmp_reg__
 253 014e 0FBE      		out __SREG__,__tmp_reg__
 254 0150 0F90      		pop __tmp_reg__
 255 0152 1F90      		pop __zero_reg__
 256 0154 1895      		reti
 257               	/* epilogue end (size=13) */
 258               	/* function __vector_11 size 41 (14) */
 259               	.LFE8:
 261               	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:3      *ABS*:0000003f __SREG__
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:4      *ABS*:0000003e __SP_H__
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:5      *ABS*:0000003d __SP_L__
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:6      *ABS*:00000000 __tmp_reg__
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:7      *ABS*:00000001 __zero_reg__
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:24     .text:00000000 uart_init
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:103    .text:0000006a uart_puts
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:58     .text:0000002c uart_putc
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:159    .text:000000ba uart_puti
C:\DOKUME~1\Olaf\LOKALE~1\Temp/cc0Eaaaa.s:208    .text:00000104 __vector_11

UNDEFINED SYMBOLS
__do_copy_data
__do_clear_bss
itoa
