`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/12/19 10:38:47
// Design Name: 
// Module Name: exec
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "defs.v"
//! ç”¨äºåˆ†æ”¯åˆ¤æ–­
module exec(
    input [31:0] instr,
    input signed [31:0] addr, //! è¯·æ¥å…¥PCå½“å‰åœ°å€
    input signed [31:0] imm, //! è¯·æ¥å…?32ä½ç«‹å³æ•°æ‰©å±•å™?
    input [31:0] din1, //! è¯·æ¥å…¥å¯„å­˜å™¨ 
    input [31:0] din2, //! è¯·æ¥å…¥å¯„å­˜å™¨
    output reg signed [31:0] offset //! è¯·æ¥å…¥PC offsetç«?
    );    
    
     always@(*)
    begin
        if ((instr&`BLT_MASK)==`BLT)  offset<=(din1<din2)?(imm+addr):(addr+4);
        else if ((instr&`BGE_MASK)==`BGE)  offset<= (din1>=din2)? (imm+addr):(addr+4);
        else if ((instr&`BEQ_MASK)==`BEQ)  offset<= (din1==din2)? (imm+addr):(addr+4);
        else if ((instr&`BNE_MASK)==`BNE)  offset<= (din1!=din2)? (imm+addr):(addr+4);        
    end
endmodule
