
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)


-- Parsing `iceriver/catboard.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `iceriver/catboard.v' to AST representation.
Generating RTLIL representation for module `\catboard'.
Warning: System task `$display' outside initial block is unsupported at iceriver/catboard.v:328.
Warning: System task `$display' outside initial block is unsupported at iceriver/catboard.v:574.
Warning: System task `$display' outside initial block is unsupported at iceriver/catboard.v:650.
Warning: System task `$display' outside initial block is unsupported at iceriver/catboard.v:726.
Note: Assuming pure combinatorial block at iceriver/catboard.v:516 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at iceriver/catboard.v:743 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -blif iceriver/catboard.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: catboard            
Automatically selected catboard as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \catboard

2.2.3. Analyzing design hierarchy..
Top module:  \catboard
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\catboard.$proc$iceriver/catboard.v:582$215'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:526$210'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:280$105'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:110$52'.
Cleaned up 7 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$iceriver/catboard.v:217$88 in module catboard.
Removed a total of 1 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:753$289'.
     1/2: $0\led[3:0]
     2/2: $0\tone[7:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:743$286'.
     1/2: $1\memmap_read_data[31:0]
     2/2: $0\memmap_read_data[31:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:735$281'.
     1/2: $0\memmap_done[0:0]
     2/2: $0\ledreg[7:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:582$215'.
     1/80: $5\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
     2/80: $4\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
     3/80: $5\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
     4/80: $5\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
     5/80: $4\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
     6/80: $4\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
     7/80: $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
     8/80: $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
     9/80: $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
    10/80: $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
    11/80: $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
    12/80: $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
    13/80: $1\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
    14/80: $1\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
    15/80: $1\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
    16/80: $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]
    17/80: $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]
    18/80: $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]
    19/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN[7:0]$218
    20/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA[7:0]$217
    21/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR[31:0]$216
    22/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_EN[7:0]$221
    23/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_DATA[7:0]$220
    24/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_ADDR[31:0]$219
    25/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_EN[7:0]$224
    26/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_DATA[7:0]$223
    27/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_ADDR[31:0]$222
    28/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_EN[7:0]$227
    29/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_DATA[7:0]$226
    30/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_ADDR[31:0]$225
    31/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_EN[7:0]$230
    32/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_DATA[7:0]$229
    33/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_ADDR[31:0]$228
    34/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_EN[7:0]$233
    35/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_DATA[7:0]$232
    36/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_ADDR[31:0]$231
    37/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_EN[7:0]$236
    38/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_DATA[7:0]$235
    39/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_ADDR[31:0]$234
    40/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_EN[7:0]$239
    41/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_DATA[7:0]$238
    42/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_ADDR[31:0]$237
    43/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_EN[7:0]$242
    44/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_DATA[7:0]$241
    45/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_ADDR[31:0]$240
    46/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_EN[7:0]$245
    47/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_DATA[7:0]$244
    48/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_ADDR[31:0]$243
    49/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_EN[7:0]$248
    50/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_DATA[7:0]$247
    51/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_ADDR[31:0]$246
    52/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_EN[7:0]$251
    53/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_DATA[7:0]$250
    54/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_ADDR[31:0]$249
    55/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254
    56/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_DATA[7:0]$253
    57/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_ADDR[7:0]$252
    58/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257
    59/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_DATA[7:0]$256
    60/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_ADDR[31:0]$255
    61/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260
    62/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_DATA[7:0]$259
    63/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_ADDR[31:0]$258
    64/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263
    65/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_DATA[7:0]$262
    66/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_ADDR[31:0]$261
    67/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266
    68/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_DATA[7:0]$265
    69/80: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_ADDR[31:0]$264
    70/80: $0\command_bridge0_error[0:0]
    71/80: $0\command_bridge0_bb_per_addr[3:0]
    72/80: $0\command_bridge0_bytemon[7:0]
    73/80: $0\command_bridge0_state[3:0]
    74/80: $0\command_bridge0_ready[0:0]
    75/80: $0\uartlite0_fifobus_write_data[7:0]
    76/80: $0\uartlite0_fifobus_write[0:0]
    77/80: $0\memmap_read[0:0]
    78/80: $0\memmap_write[0:0]
    79/80: $0\memmap_write_data[31:0]
    80/80: $0\memmap_mem_addr[27:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:526$210'.
     1/2: $0\command_bridge0_controller_basic0_state[2:0]
     2/2: $0\command_bridge0_controller_basic0_tocnt[5:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:516$207'.
     1/2: $1\uartlite0_fifobus_read[0:0]
     2/2: $0\uartlite0_fifobus_read[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:493$187'.
     1/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190
     2/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_DATA[7:0]$189
     3/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_ADDR[31:0]$188
     4/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193
     5/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_DATA[7:0]$192
     6/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_ADDR[31:0]$191
     7/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196
     8/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_DATA[7:0]$195
     9/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_ADDR[31:0]$194
    10/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199
    11/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_DATA[7:0]$198
    12/12: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_ADDR[31:0]$197
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:459$176'.
     1/3: $0\uartlite0_fifo_fast1_fbus_full[0:0]
     2/3: $0\uartlite0_fifo_fast1_addr[1:0]
     3/3: $0\uartlite0_fbusrx_empty[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:437$166'.
     1/2: $0\uartlite0_fifo_fast1_ntenant[2:0]
     2/2: $0\uartlite0_fifo_fast1_nvacant[2:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:424$153'.
     1/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_EN[0:0]$162
     2/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_DATA[0:0]$161
     3/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_ADDR[31:0]$160
     4/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_EN[0:0]$159
     5/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_DATA[0:0]$158
     6/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_ADDR[31:0]$157
     7/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN[0:0]$156
     8/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_DATA[0:0]$155
     9/9: $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_ADDR[31:0]$154
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:396$134'.
     1/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137
     2/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_DATA[7:0]$136
     3/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_ADDR[31:0]$135
     4/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140
     5/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_DATA[7:0]$139
     6/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_ADDR[31:0]$138
     7/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143
     8/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_DATA[7:0]$142
     9/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_ADDR[31:0]$141
    10/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146
    11/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_DATA[7:0]$145
    12/12: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_ADDR[31:0]$144
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:362$123'.
     1/3: $0\uartlite0_fifo_fast0_addr[1:0]
     2/3: $0\uartlite0_uarttx0_fbustx_empty[0:0]
     3/3: $0\uartlite0_fbustx_full[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:340$113'.
     1/2: $0\uartlite0_fifo_fast0_ntenant[2:0]
     2/2: $0\uartlite0_fifo_fast0_nvacant[2:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:280$105'.
     1/5: $0\uartlite0_uarttx0_state[2:0]
     2/5: $0\uartlite0_uarttx0_bitcnt[3:0]
     3/5: $0\uartlite0_uarttx0_fbustx_read[0:0]
     4/5: $0\uartlite0_uarttx0_txbyte[7:0]
     5/5: $0\uartlite0_tx[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:259$94'.
     1/4: $0\uartlite0_uartrx0_rxd[0:0]
     2/4: $0\uartlite0_uartrx0_mcnt[3:0]
     3/4: $0\uartlite0_uartrx0_rxinprog[0:0]
     4/4: $0\uartlite0_uartrx0_midbit[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:217$88'.
     1/12: $0\uartlite0_uartrx0_rxbyte[7:0] [7]
     2/12: $0\uartlite0_uartrx0_rxbyte[7:0] [6]
     3/12: $0\uartlite0_uartrx0_rxbyte[7:0] [5]
     4/12: $0\uartlite0_uartrx0_rxbyte[7:0] [4]
     5/12: $0\uartlite0_uartrx0_rxbyte[7:0] [3]
     6/12: $0\uartlite0_uartrx0_rxbyte[7:0] [2]
     7/12: $0\uartlite0_uartrx0_rxbyte[7:0] [1]
     8/12: $0\uartlite0_uartrx0_rxbyte[7:0] [0]
     9/12: $0\uartlite0_uartrx0_bitcnt[3:0]
    10/12: $0\uartlite0_uartrx0_state[1:0]
    11/12: $0\uartlite0_uartrx0_fbusrx_write_data[7:0]
    12/12: $0\uartlite0_uartrx0_fbusrx_write[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:199$83'.
     1/2: $0\uartlite0_uartbaud0_cnt[14:0]
     2/2: $0\uartlite0_baudce16[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:177$79'.
     1/2: $0\uartlite0_uartbaud0_cnt16[3:0]
     2/2: $0\uartlite0_baudce[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:168$67'.
     1/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_EN[0:0]$76
     2/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_DATA[0:0]$75
     3/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_ADDR[31:0]$74
     4/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_EN[0:0]$73
     5/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_DATA[0:0]$72
     6/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_ADDR[31:0]$71
     7/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_EN[0:0]$70
     8/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_DATA[0:0]$69
     9/9: $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_ADDR[31:0]$68
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:154$63'.
     1/1: $0\glbl_tick_sec[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:137$59'.
     1/1: $0\glbl_timer_ticks0_seccnt[9:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:127$56'.
     1/1: $0\glbl_timer_ticks0_timer_counter0_overflow[0:0]
Creating decoders for process `\catboard.$proc$iceriver/catboard.v:110$52'.
     1/1: $0\glbl_timer_ticks0_mscnt[16:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\catboard.\memmap_read_data' from process `\catboard.$proc$iceriver/catboard.v:743$286'.
No latch inferred for signal `\catboard.\uartlite0_fifobus_read' from process `\catboard.$proc$iceriver/catboard.v:516$207'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\catboard.\led' using process `\catboard.$proc$iceriver/catboard.v:753$289'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `\catboard.\tone' using process `\catboard.$proc$iceriver/catboard.v:753$289'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `\catboard.\ledreg' using process `\catboard.$proc$iceriver/catboard.v:735$281'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\catboard.\memmap_done' using process `\catboard.$proc$iceriver/catboard.v:735$281'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\catboard.\memmap_mem_addr' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\catboard.\memmap_write_data' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\catboard.\memmap_write' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\catboard.\memmap_read' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifobus_write' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifobus_write_data' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_ready' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_state' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_bytemon' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_bb_per_addr' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_error' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\catboard.\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\catboard.\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\catboard.\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1690' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1691' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1692' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1693' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1694' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1695' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1696' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1697' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1698' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1699' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1700' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1701' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1702' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1703' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1704' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1705' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1706' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1707' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1708' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1709' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1710' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1711' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1712' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1713' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1714' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1715' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1716' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1717' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1718' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1719' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1720' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1721' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1722' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1723' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1724' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1725' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1726' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1727' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1728' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1729' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1730' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1731' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1732' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1733' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1734' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_ADDR' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1735' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_DATA' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1736' with positive edge clock.
Creating register for signal `\catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN' using process `\catboard.$proc$iceriver/catboard.v:582$215'.
  created $dff cell `$procdff$1737' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_controller_basic0_tocnt' using process `\catboard.$proc$iceriver/catboard.v:526$210'.
  created $dff cell `$procdff$1738' with positive edge clock.
Creating register for signal `\catboard.\command_bridge0_controller_basic0_state' using process `\catboard.$proc$iceriver/catboard.v:526$210'.
  created $dff cell `$procdff$1739' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_ADDR' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1740' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_DATA' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1741' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1742' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_ADDR' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1743' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_DATA' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1744' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1745' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_ADDR' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1746' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_DATA' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1747' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1748' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_ADDR' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1749' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_DATA' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1750' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN' using process `\catboard.$proc$iceriver/catboard.v:493$187'.
  created $dff cell `$procdff$1751' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fbusrx_empty' using process `\catboard.$proc$iceriver/catboard.v:459$176'.
  created $dff cell `$procdff$1752' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast1_addr' using process `\catboard.$proc$iceriver/catboard.v:459$176'.
  created $dff cell `$procdff$1753' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast1_fbus_full' using process `\catboard.$proc$iceriver/catboard.v:459$176'.
  created $dff cell `$procdff$1754' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast1_nvacant' using process `\catboard.$proc$iceriver/catboard.v:437$166'.
  created $dff cell `$procdff$1755' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast1_ntenant' using process `\catboard.$proc$iceriver/catboard.v:437$166'.
  created $dff cell `$procdff$1756' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_ADDR' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1757' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_DATA' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1758' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1759' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_ADDR' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1760' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_DATA' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1761' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_EN' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1762' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_ADDR' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1763' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_DATA' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1764' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_EN' using process `\catboard.$proc$iceriver/catboard.v:424$153'.
  created $dff cell `$procdff$1765' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_ADDR' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1766' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_DATA' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1767' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1768' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_ADDR' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1769' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_DATA' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1770' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1771' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_ADDR' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1772' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_DATA' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1773' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1774' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_ADDR' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1775' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_DATA' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1776' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN' using process `\catboard.$proc$iceriver/catboard.v:396$134'.
  created $dff cell `$procdff$1777' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fbustx_full' using process `\catboard.$proc$iceriver/catboard.v:362$123'.
  created $dff cell `$procdff$1778' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uarttx0_fbustx_empty' using process `\catboard.$proc$iceriver/catboard.v:362$123'.
  created $dff cell `$procdff$1779' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast0_addr' using process `\catboard.$proc$iceriver/catboard.v:362$123'.
  created $dff cell `$procdff$1780' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast0_nvacant' using process `\catboard.$proc$iceriver/catboard.v:340$113'.
  created $dff cell `$procdff$1781' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_fifo_fast0_ntenant' using process `\catboard.$proc$iceriver/catboard.v:340$113'.
  created $dff cell `$procdff$1782' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_tx' using process `\catboard.$proc$iceriver/catboard.v:280$105'.
  created $dff cell `$procdff$1783' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uarttx0_txbyte' using process `\catboard.$proc$iceriver/catboard.v:280$105'.
  created $dff cell `$procdff$1784' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uarttx0_fbustx_read' using process `\catboard.$proc$iceriver/catboard.v:280$105'.
  created $dff cell `$procdff$1785' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uarttx0_bitcnt' using process `\catboard.$proc$iceriver/catboard.v:280$105'.
  created $dff cell `$procdff$1786' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uarttx0_state' using process `\catboard.$proc$iceriver/catboard.v:280$105'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_midbit' using process `\catboard.$proc$iceriver/catboard.v:259$94'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_rxinprog' using process `\catboard.$proc$iceriver/catboard.v:259$94'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_rxd' using process `\catboard.$proc$iceriver/catboard.v:259$94'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_mcnt' using process `\catboard.$proc$iceriver/catboard.v:259$94'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_rxbyte' using process `\catboard.$proc$iceriver/catboard.v:217$88'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_fbusrx_write_data' using process `\catboard.$proc$iceriver/catboard.v:217$88'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_state' using process `\catboard.$proc$iceriver/catboard.v:217$88'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_bitcnt' using process `\catboard.$proc$iceriver/catboard.v:217$88'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartrx0_fbusrx_write' using process `\catboard.$proc$iceriver/catboard.v:217$88'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_baudce16' using process `\catboard.$proc$iceriver/catboard.v:199$83'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartbaud0_cnt' using process `\catboard.$proc$iceriver/catboard.v:199$83'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_baudce' using process `\catboard.$proc$iceriver/catboard.v:177$79'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\catboard.\uartlite0_uartbaud0_cnt16' using process `\catboard.$proc$iceriver/catboard.v:177$79'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_ADDR' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_DATA' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_EN' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_ADDR' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_DATA' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_EN' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_ADDR' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_DATA' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_EN' using process `\catboard.$proc$iceriver/catboard.v:168$67'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\catboard.\glbl_tick_sec' using process `\catboard.$proc$iceriver/catboard.v:154$63'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\catboard.\glbl_timer_ticks0_seccnt' using process `\catboard.$proc$iceriver/catboard.v:137$59'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\catboard.\glbl_timer_ticks0_timer_counter0_overflow' using process `\catboard.$proc$iceriver/catboard.v:127$56'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\catboard.\glbl_timer_ticks0_mscnt' using process `\catboard.$proc$iceriver/catboard.v:110$52'.
  created $dff cell `$procdff$1813' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:753$289'.
Removing empty process `catboard.$proc$iceriver/catboard.v:753$289'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:743$286'.
Removing empty process `catboard.$proc$iceriver/catboard.v:743$286'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:735$281'.
Removing empty process `catboard.$proc$iceriver/catboard.v:735$281'.
Found and cleaned up 18 empty switches in `\catboard.$proc$iceriver/catboard.v:582$215'.
Removing empty process `catboard.$proc$iceriver/catboard.v:582$215'.
Found and cleaned up 10 empty switches in `\catboard.$proc$iceriver/catboard.v:526$210'.
Removing empty process `catboard.$proc$iceriver/catboard.v:526$210'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:516$207'.
Removing empty process `catboard.$proc$iceriver/catboard.v:516$207'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:493$187'.
Removing empty process `catboard.$proc$iceriver/catboard.v:493$187'.
Found and cleaned up 7 empty switches in `\catboard.$proc$iceriver/catboard.v:459$176'.
Removing empty process `catboard.$proc$iceriver/catboard.v:459$176'.
Found and cleaned up 4 empty switches in `\catboard.$proc$iceriver/catboard.v:437$166'.
Removing empty process `catboard.$proc$iceriver/catboard.v:437$166'.
Removing empty process `catboard.$proc$iceriver/catboard.v:424$153'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:396$134'.
Removing empty process `catboard.$proc$iceriver/catboard.v:396$134'.
Found and cleaned up 7 empty switches in `\catboard.$proc$iceriver/catboard.v:362$123'.
Removing empty process `catboard.$proc$iceriver/catboard.v:362$123'.
Found and cleaned up 4 empty switches in `\catboard.$proc$iceriver/catboard.v:340$113'.
Removing empty process `catboard.$proc$iceriver/catboard.v:340$113'.
Found and cleaned up 8 empty switches in `\catboard.$proc$iceriver/catboard.v:280$105'.
Removing empty process `catboard.$proc$iceriver/catboard.v:280$105'.
Found and cleaned up 4 empty switches in `\catboard.$proc$iceriver/catboard.v:259$94'.
Removing empty process `catboard.$proc$iceriver/catboard.v:259$94'.
Found and cleaned up 7 empty switches in `\catboard.$proc$iceriver/catboard.v:217$88'.
Removing empty process `catboard.$proc$iceriver/catboard.v:217$88'.
Found and cleaned up 2 empty switches in `\catboard.$proc$iceriver/catboard.v:199$83'.
Removing empty process `catboard.$proc$iceriver/catboard.v:199$83'.
Found and cleaned up 3 empty switches in `\catboard.$proc$iceriver/catboard.v:177$79'.
Removing empty process `catboard.$proc$iceriver/catboard.v:177$79'.
Removing empty process `catboard.$proc$iceriver/catboard.v:168$67'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:154$63'.
Removing empty process `catboard.$proc$iceriver/catboard.v:154$63'.
Found and cleaned up 3 empty switches in `\catboard.$proc$iceriver/catboard.v:137$59'.
Removing empty process `catboard.$proc$iceriver/catboard.v:137$59'.
Found and cleaned up 1 empty switch in `\catboard.$proc$iceriver/catboard.v:127$56'.
Removing empty process `catboard.$proc$iceriver/catboard.v:127$56'.
Found and cleaned up 2 empty switches in `\catboard.$proc$iceriver/catboard.v:110$52'.
Removing empty process `catboard.$proc$iceriver/catboard.v:110$52'.
Cleaned up 87 empty switches.

2.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing SYNTH pass.

2.7.1. Executing PROC pass (convert processes to netlists).

2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.7.1.3. Executing PROC_INIT pass (extract init attributes).

2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$iceriver/catboard.v:111$53' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:111$53_Y = \glbl_timer_ticks0_reset'.
Replacing $logic_and cell `$logic_and$iceriver/catboard.v:128$58' (and_or_buffer) in module `\catboard' with constant driver `$logic_and$iceriver/catboard.v:128$58_Y = $eq$iceriver/catboard.v:128$57_Y'.
Replacing $eq cell `$eq$iceriver/catboard.v:138$60' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:138$60_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:178$80' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:178$80_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:185$82' in module `catboard' with $logic_not.
Replacing $eq cell `$eq$iceriver/catboard.v:200$84' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:200$84_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:218$89' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:218$89_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:261$97' in module `catboard' with $logic_not.
Replacing $eq cell `$eq$iceriver/catboard.v:281$106' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:281$106_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:341$114' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:341$114_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:363$124' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:363$124_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:376$127' in module `catboard' with $logic_not.
Replacing $eq cell `$eq$iceriver/catboard.v:438$167' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:438$167_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:460$177' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:460$177_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:473$180' in module `catboard' with $logic_not.
Replacing $eq cell `$eq$iceriver/catboard.v:527$211' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:527$211_Y = \glbl_timer_ticks0_reset'.
Replacing $eq cell `$eq$iceriver/catboard.v:587$267' (1) in module `\catboard' with constant driver `$eq$iceriver/catboard.v:587$267_Y = \glbl_timer_ticks0_reset'.
Replacing $mux cell `$procmux$433' (0) in module `\catboard' with constant driver `$procmux$433_Y = $procmux$430_Y'.
Replacing $mux cell `$procmux$415' (0) in module `\catboard' with constant driver `$procmux$415_Y = $procmux$412_Y'.
Replacing $mux cell `$procmux$397' (0) in module `\catboard' with constant driver `$procmux$397_Y = $procmux$394_Y'.
Replacing $mux cell `$procmux$378' (0) in module `\catboard' with constant driver `$procmux$378_Y = $procmux$375_Y'.
Replacing $mux cell `$procmux$451' (0) in module `\catboard' with constant driver `$procmux$451_Y = $procmux$448_Y'.
Optimizing away select inverter for $mux cell `$procmux$340' in module `catboard'.
Replacing $mux cell `$procmux$347' (0) in module `\catboard' with constant driver `$procmux$347_Y = $procmux$344_Y'.
Replacing $mux cell `$procmux$359' (0) in module `\catboard' with constant driver `$procmux$359_Y = $procmux$356_Y'.
Replacing $mux cell `$procmux$469' (0) in module `\catboard' with constant driver `$procmux$469_Y = $procmux$466_Y'.
Replacing $mux cell `$procmux$487' (0) in module `\catboard' with constant driver `$procmux$487_Y = $procmux$484_Y'.
Replacing $eq cell `$procmux$497_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$499' (0) in module `\catboard' with constant driver `$procmux$499_Y = $procmux$493_Y'.
Replacing $mux cell `$procmux$514' (0) in module `\catboard' with constant driver `$procmux$514_Y = $procmux$511_Y'.
Replacing $mux cell `$procmux$529' (0) in module `\catboard' with constant driver `$procmux$529_Y = $procmux$526_Y'.
Replacing $mux cell `$procmux$532' (0) in module `\catboard' with constant driver `$procmux$532_Y = $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]'.
Replacing $mux cell `$procmux$535' (0) in module `\catboard' with constant driver `$procmux$535_Y = $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx[31:0]'.
Replacing $mux cell `$procmux$538' (0) in module `\catboard' with constant driver `$procmux$538_Y = $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val[31:0]'.
Replacing $mux cell `$procmux$541' (0) in module `\catboard' with constant driver `$procmux$541_Y = 8'00000000'.
Replacing $mux cell `$procmux$544' (0) in module `\catboard' with constant driver `$procmux$544_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$547' (0) in module `\catboard' with constant driver `$procmux$547_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$550' (0) in module `\catboard' with constant driver `$procmux$550_Y = 8'00000000'.
Replacing $mux cell `$procmux$553' (0) in module `\catboard' with constant driver `$procmux$553_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$556' (0) in module `\catboard' with constant driver `$procmux$556_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$559' (0) in module `\catboard' with constant driver `$procmux$559_Y = 8'00000000'.
Replacing $mux cell `$procmux$562' (0) in module `\catboard' with constant driver `$procmux$562_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$565' (0) in module `\catboard' with constant driver `$procmux$565_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$568' (0) in module `\catboard' with constant driver `$procmux$568_Y = 8'00000000'.
Replacing $mux cell `$procmux$571' (0) in module `\catboard' with constant driver `$procmux$571_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$574' (0) in module `\catboard' with constant driver `$procmux$574_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$577' (0) in module `\catboard' with constant driver `$procmux$577_Y = 8'00000000'.
Replacing $mux cell `$procmux$580' (0) in module `\catboard' with constant driver `$procmux$580_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$583' (0) in module `\catboard' with constant driver `$procmux$583_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$586' (0) in module `\catboard' with constant driver `$procmux$586_Y = 8'00000000'.
Replacing $mux cell `$procmux$589' (0) in module `\catboard' with constant driver `$procmux$589_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$592' (0) in module `\catboard' with constant driver `$procmux$592_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$595' (0) in module `\catboard' with constant driver `$procmux$595_Y = 8'00000000'.
Replacing $mux cell `$procmux$598' (0) in module `\catboard' with constant driver `$procmux$598_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$601' (0) in module `\catboard' with constant driver `$procmux$601_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$604' (0) in module `\catboard' with constant driver `$procmux$604_Y = 8'00000000'.
Replacing $mux cell `$procmux$607' (0) in module `\catboard' with constant driver `$procmux$607_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$610' (0) in module `\catboard' with constant driver `$procmux$610_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$613' (0) in module `\catboard' with constant driver `$procmux$613_Y = 8'00000000'.
Replacing $mux cell `$procmux$616' (0) in module `\catboard' with constant driver `$procmux$616_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$619' (0) in module `\catboard' with constant driver `$procmux$619_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$622' (0) in module `\catboard' with constant driver `$procmux$622_Y = 8'00000000'.
Replacing $mux cell `$procmux$625' (0) in module `\catboard' with constant driver `$procmux$625_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$628' (0) in module `\catboard' with constant driver `$procmux$628_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$631' (0) in module `\catboard' with constant driver `$procmux$631_Y = 8'00000000'.
Replacing $mux cell `$procmux$634' (0) in module `\catboard' with constant driver `$procmux$634_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$637' (0) in module `\catboard' with constant driver `$procmux$637_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$640' (0) in module `\catboard' with constant driver `$procmux$640_Y = 8'00000000'.
Replacing $mux cell `$procmux$643' (0) in module `\catboard' with constant driver `$procmux$643_Y = 8'xxxxxxxx'.
Replacing $mux cell `$procmux$646' (0) in module `\catboard' with constant driver `$procmux$646_Y = 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx'.
Replacing $mux cell `$procmux$664' (0) in module `\catboard' with constant driver `$procmux$664_Y = $procmux$661_Y'.
Replacing $mux cell `$procmux$682' (0) in module `\catboard' with constant driver `$procmux$682_Y = $procmux$679_Y'.
Replacing $mux cell `$procmux$700' (0) in module `\catboard' with constant driver `$procmux$700_Y = $procmux$697_Y'.
Replacing $mux cell `$procmux$713' (0) in module `\catboard' with constant driver `$procmux$713_Y = $procmux$710_Y'.
Replacing $mux cell `$procmux$726' (0) in module `\catboard' with constant driver `$procmux$726_Y = $procmux$723_Y'.
Replacing $mux cell `$procmux$739' (0) in module `\catboard' with constant driver `$procmux$739_Y = $procmux$736_Y'.
Replacing $mux cell `$procmux$752' (0) in module `\catboard' with constant driver `$procmux$752_Y = $procmux$749_Y'.
Replacing $mux cell `$procmux$765' (0) in module `\catboard' with constant driver `$procmux$765_Y = $procmux$762_Y'.
Replacing $mux cell `$procmux$778' (0) in module `\catboard' with constant driver `$procmux$778_Y = $procmux$775_Y'.
Replacing $mux cell `$procmux$791' (0) in module `\catboard' with constant driver `$procmux$791_Y = $procmux$788_Y'.
Replacing $mux cell `$procmux$804' (0) in module `\catboard' with constant driver `$procmux$804_Y = $procmux$801_Y'.
Replacing $mux cell `$procmux$817' (0) in module `\catboard' with constant driver `$procmux$817_Y = $procmux$814_Y'.
Replacing $mux cell `$procmux$830' (0) in module `\catboard' with constant driver `$procmux$830_Y = $procmux$827_Y'.
Replacing $mux cell `$procmux$843' (0) in module `\catboard' with constant driver `$procmux$843_Y = $procmux$840_Y'.
Replacing $mux cell `$procmux$856' (0) in module `\catboard' with constant driver `$procmux$856_Y = $procmux$853_Y'.
Replacing $mux cell `$procmux$883' (0) in module `\catboard' with constant driver `$procmux$883_Y = $procmux$859_Y'.
Replacing $mux cell `$procmux$897' (0) in module `\catboard' with constant driver `$procmux$897_Y = $procmux$894_Y'.
Replacing $mux cell `$procmux$900' (0) in module `\catboard' with constant driver `$procmux$900_Y = $2\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0]'.
Optimizing away select inverter for $mux cell `$procmux$906' in module `catboard'.
Replacing $eq cell `$procmux$954_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$956' (0) in module `\catboard' with constant driver `$procmux$956_Y = $procmux$903_Y'.
Optimizing away select inverter for $mux cell `$procmux$962' in module `catboard'.
Replacing $eq cell `$procmux$969_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$971' (0) in module `\catboard' with constant driver `$procmux$971_Y = $procmux$959_Y'.
Optimizing away select inverter for $mux cell `$procmux$979' in module `catboard'.
Replacing $mux cell `$procmux$986' (0) in module `\catboard' with constant driver `$procmux$986_Y = $procmux$983_Y'.
Optimizing away select inverter for $mux cell `$procmux$995' in module `catboard'.
Replacing $mux cell `$procmux$1001' (0) in module `\catboard' with constant driver `$procmux$1001_Y = $procmux$991_Y'.
Replacing $mux cell `$procmux$1015' (0) in module `\catboard' with constant driver `$procmux$1015_Y = $procmux$1008_Y'.
Replacing $mux cell `$procmux$1031' (0) in module `\catboard' with constant driver `$procmux$1031_Y = $procmux$1024_Y'.
Replacing $mux cell `$procmux$1048' (0) in module `\catboard' with constant driver `$procmux$1048_Y = $procmux$1045_Y'.
Replacing $mux cell `$procmux$1062' (0) in module `\catboard' with constant driver `$procmux$1062_Y = $procmux$1059_Y'.
Optimizing away select inverter for $mux cell `$procmux$1066' in module `catboard'.
Optimizing away select inverter for $mux cell `$procmux$1093' in module `catboard'.
Replacing $eq cell `$procmux$1095_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1097' (0) in module `\catboard' with constant driver `$procmux$1097_Y = $procmux$1068_Y'.
Replacing $mux cell `$procmux$1110' (0) in module `\catboard' with constant driver `$procmux$1110_Y = $procmux$1103_Y'.
Replacing $mux cell `$procmux$1161' (0) in module `\catboard' with constant driver `$procmux$1161_Y = $procmux$1158_Y'.
Replacing $mux cell `$procmux$1164' (0) in module `\catboard' with constant driver `$procmux$1164_Y = $procmux$1161_Y'.
Optimizing away select inverter for $mux cell `$procmux$1168' in module `catboard'.
Replacing $mux cell `$procmux$1179' (0) in module `\catboard' with constant driver `$procmux$1179_Y = $procmux$1176_Y'.
Replacing $mux cell `$procmux$1182' (0) in module `\catboard' with constant driver `$procmux$1182_Y = $procmux$1179_Y'.
Replacing $mux cell `$procmux$1194' (0) in module `\catboard' with constant driver `$procmux$1194_Y = $procmux$1191_Y'.
Replacing $mux cell `$procmux$1197' (0) in module `\catboard' with constant driver `$procmux$1197_Y = $procmux$1194_Y'.
Replacing $mux cell `$procmux$1206' (0) in module `\catboard' with constant driver `$procmux$1206_Y = $procmux$1203_Y'.
Replacing $mux cell `$procmux$1209' (0) in module `\catboard' with constant driver `$procmux$1209_Y = $procmux$1206_Y'.
Replacing $mux cell `$procmux$1218' (0) in module `\catboard' with constant driver `$procmux$1218_Y = $procmux$1215_Y'.
Replacing $mux cell `$procmux$1221' (0) in module `\catboard' with constant driver `$procmux$1221_Y = $procmux$1218_Y'.
Optimizing away select inverter for $mux cell `$procmux$1261' in module `catboard'.
Replacing $mux cell `$procmux$1272' (0) in module `\catboard' with constant driver `$procmux$1272_Y = $procmux$1269_Y'.
Replacing $mux cell `$procmux$1275' (0) in module `\catboard' with constant driver `$procmux$1275_Y = $procmux$1272_Y'.
Replacing $mux cell `$procmux$1287' (0) in module `\catboard' with constant driver `$procmux$1287_Y = $procmux$1284_Y'.
Replacing $mux cell `$procmux$1290' (0) in module `\catboard' with constant driver `$procmux$1290_Y = $procmux$1287_Y'.
Replacing $mux cell `$procmux$1302' (0) in module `\catboard' with constant driver `$procmux$1302_Y = $procmux$1299_Y'.
Replacing $mux cell `$procmux$1305' (0) in module `\catboard' with constant driver `$procmux$1305_Y = $procmux$1302_Y'.
Replacing $mux cell `$procmux$1314' (0) in module `\catboard' with constant driver `$procmux$1314_Y = $procmux$1311_Y'.
Replacing $mux cell `$procmux$1317' (0) in module `\catboard' with constant driver `$procmux$1317_Y = $procmux$1314_Y'.
Replacing $mux cell `$procmux$1326' (0) in module `\catboard' with constant driver `$procmux$1326_Y = $procmux$1323_Y'.
Replacing $mux cell `$procmux$1329' (0) in module `\catboard' with constant driver `$procmux$1329_Y = $procmux$1326_Y'.
Replacing $eq cell `$procmux$1355_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1357' (0) in module `\catboard' with constant driver `$procmux$1357_Y = $procmux$1335_Y'.
Replacing $mux cell `$procmux$1375' (0) in module `\catboard' with constant driver `$procmux$1375_Y = $procmux$1368_Y'.
Replacing $eq cell `$procmux$1386_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1388' (0) in module `\catboard' with constant driver `$procmux$1388_Y = $procmux$1385_Y'.
Replacing $eq cell `$procmux$1399_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1401' (0) in module `\catboard' with constant driver `$procmux$1401_Y = $procmux$1398_Y'.
Replacing $mux cell `$procmux$1419' (0) in module `\catboard' with constant driver `$procmux$1419_Y = $procmux$1408_Y'.
Replacing $mux cell `$procmux$1450' (0) in module `\catboard' with constant driver `$procmux$1450_Y = $procmux$1447_Y'.
Replacing $mux cell `$procmux$1464' (0) in module `\catboard' with constant driver `$procmux$1464_Y = $procmux$1461_Y'.
Replacing $mux cell `$procmux$1479' (0) in module `\catboard' with constant driver `$procmux$1479_Y = $procmux$1476_Y'.
Replacing $mux cell `$procmux$1495' (0) in module `\catboard' with constant driver `$procmux$1495_Y = $procmux$1492_Y'.
Replacing $mux cell `$procmux$1512' (0) in module `\catboard' with constant driver `$procmux$1512_Y = $procmux$1509_Y'.
Replacing $mux cell `$procmux$1530' (0) in module `\catboard' with constant driver `$procmux$1530_Y = $procmux$1527_Y'.
Replacing $mux cell `$procmux$1549' (0) in module `\catboard' with constant driver `$procmux$1549_Y = $procmux$1546_Y'.
Replacing $eq cell `$procmux$1563_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1569' (0) in module `\catboard' with constant driver `$procmux$1569_Y = $procmux$1566_Y'.
Replacing $mux cell `$procmux$1581' (0) in module `\catboard' with constant driver `$procmux$1581_Y = $procmux$1571_Y'.
Replacing $eq cell `$procmux$1599_CMP0' in module `catboard' with $logic_not.
Replacing $mux cell `$procmux$1601' (0) in module `\catboard' with constant driver `$procmux$1601_Y = $procmux$1583_Y'.
Replacing $mux cell `$procmux$1610' (0) in module `\catboard' with constant driver `$procmux$1610_Y = $procmux$1607_Y'.
Replacing $mux cell `$procmux$1619' (0) in module `\catboard' with constant driver `$procmux$1619_Y = $procmux$1616_Y'.
Replacing $mux cell `$procmux$1625' (0) in module `\catboard' with constant driver `$procmux$1625_Y = $procmux$1622_Y'.
Replacing $mux cell `$procmux$1631' (0) in module `\catboard' with constant driver `$procmux$1631_Y = $procmux$1628_Y'.
Replacing $mux cell `$procmux$1637' (0) in module `\catboard' with constant driver `$procmux$1637_Y = $procmux$1634_Y'.
Replacing $mux cell `$procmux$1646' (0) in module `\catboard' with constant driver `$procmux$1646_Y = $procmux$1643_Y'.
Replacing $mux cell `$procmux$1658' (0) in module `\catboard' with constant driver `$procmux$1658_Y = $procmux$1655_Y'.
Replacing $mux cell `$procmux$1667' (0) in module `\catboard' with constant driver `$procmux$1667_Y = $procmux$1664_Y'.

2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing buffer cell `$extend$iceriver/catboard.v:755$290': $extend$iceriver/catboard.v:755$290_Y = \tone
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:350$115'.
  removing unused `$logic_and' cell `$logic_and$iceriver/catboard.v:350$116'.
  removing unused `$add' cell `$add$iceriver/catboard.v:351$117'.
  removing unused `$sub' cell `$sub$iceriver/catboard.v:352$118'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:354$119'.
  removing unused `$logic_and' cell `$logic_and$iceriver/catboard.v:354$120'.
  removing unused `$sub' cell `$sub$iceriver/catboard.v:355$121'.
  removing unused `$add' cell `$add$iceriver/catboard.v:356$122'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:385$131'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:408$150'.
  removing unused `$logic_and' cell `$logic_and$iceriver/catboard.v:408$151'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:447$168'.
  removing unused `$logic_and' cell `$logic_and$iceriver/catboard.v:447$169'.
  removing unused `$add' cell `$add$iceriver/catboard.v:448$170'.
  removing unused `$sub' cell `$sub$iceriver/catboard.v:449$171'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:451$172'.
  removing unused `$logic_and' cell `$logic_and$iceriver/catboard.v:451$173'.
  removing unused `$sub' cell `$sub$iceriver/catboard.v:452$174'.
  removing unused `$add' cell `$add$iceriver/catboard.v:453$175'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:482$184'.
  removing unused `$eq' cell `$eq$iceriver/catboard.v:485$186'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:534$212'.
  removing unused `$logic_or' cell `$logic_or$iceriver/catboard.v:568$213'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:568$214'.
  removing unused `$nex' cell `$nex$iceriver/catboard.v:649$274'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:698$277'.
  removing unused `$logic_not' cell `$logic_not$iceriver/catboard.v:714$280'.
  removing unused `$mux' cell `$procmux$464'.
  removing unused `$eq' cell `$procmux$467_CMP0'.
  removing unused `$mux' cell `$procmux$466'.
  removing unused `$mux' cell `$procmux$482'.
  removing unused `$eq' cell `$procmux$485_CMP0'.
  removing unused `$mux' cell `$procmux$484'.
  removing unused `$eq' cell `$procmux$512_CMP0'.
  removing unused `$mux' cell `$procmux$511'.
  removing unused `$eq' cell `$procmux$527_CMP0'.
  removing unused `$mux' cell `$procmux$526'.
  removing unused `$eq' cell `$procmux$860_CMP0'.
  removing unused `$pmux' cell `$procmux$859'.
  removing unused `$eq' cell `$procmux$863_CMP0'.
  removing unused `$pmux' cell `$procmux$862'.
  removing unused `$eq' cell `$procmux$864_CMP0'.
  removing unused `$eq' cell `$procmux$865_CMP0'.
  removing unused `$mux' cell `$procmux$869'.
  removing unused `$mux' cell `$procmux$871'.
  removing unused `$mux' cell `$procmux$875'.
  removing unused `$mux' cell `$procmux$877'.
  removing unused `$mux' cell `$procmux$879'.
  removing unused `$eq' cell `$procmux$881_CMP0'.
  removing unused `$eq' cell `$procmux$895_CMP0'.
  removing unused `$mux' cell `$procmux$894'.
  removing unused `$mux' cell `$procmux$1066'.
  removing unused `$eq' cell `$procmux$1069_CMP0'.
  removing unused `$pmux' cell `$procmux$1068'.
  removing unused `$mux' cell `$procmux$1071'.
  removing unused `$eq' cell `$procmux$1073_CMP0'.
  removing unused `$eq' cell `$procmux$1074_CMP0'.
  removing unused `$eq' cell `$procmux$1075_CMP0'.
  removing unused `$mux' cell `$procmux$1078'.
  removing unused `$mux' cell `$procmux$1081'.
  removing unused `$mux' cell `$procmux$1083'.
  removing unused `$eq' cell `$procmux$1085_CMP0'.
  removing unused `$mux' cell `$procmux$1087'.
  removing unused `$mux' cell `$procmux$1090'.
  removing unused `$mux' cell `$procmux$1093'.
  removing unused `$logic_not' cell `$procmux$1095_CMP0'.
  removing unused `$eq' cell `$procmux$1104_CMP0'.
  removing unused `$pmux' cell `$procmux$1103'.
  removing unused `$mux' cell `$procmux$1106'.
  removing unused `$eq' cell `$procmux$1108_CMP0'.
  removing unused `$mux' cell `$procmux$1153'.
  removing unused `$mux' cell `$procmux$1155'.
  removing unused `$mux' cell `$procmux$1158'.
  removing unused `$mux' cell `$procmux$1200'.
  removing unused `$mux' cell `$procmux$1203'.
  removing unused `$mux' cell `$procmux$1212'.
  removing unused `$mux' cell `$procmux$1215'.
  removing unused `$mux' cell `$procmux$1308'.
  removing unused `$mux' cell `$procmux$1311'.
  removing unused `$mux' cell `$procmux$1320'.
  removing unused `$mux' cell `$procmux$1323'.
  removing unused `$dff' cell `$procdff$1681'.
  removing unused `$dff' cell `$procdff$1682'.
  removing unused `$dff' cell `$procdff$1683'.
  removing unused `$dff' cell `$procdff$1685'.
  removing unused `$dff' cell `$procdff$1686'.
  removing unused `$dff' cell `$procdff$1738'.
  removing unused `$dff' cell `$procdff$1739'.
  removing unused `$dff' cell `$procdff$1754'.
  removing unused `$dff' cell `$procdff$1755'.
  removing unused `$dff' cell `$procdff$1756'.
  removing unused `$dff' cell `$procdff$1781'.
  removing unused `$dff' cell `$procdff$1782'.
  removing unused non-port wire \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.idx.
  removing unused non-port wire \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.val.
  removing unused non-port wire \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.ii.
  removing unused non-port wire \CATBOARD_UARTLITE0_FIFO_FAST1_BEH_SRL_IN.jj.
  removing unused non-port wire \CATBOARD_UARTLITE0_SYNCRO1_BEH_SYNC_STAGES.ii.
  removing unused non-port wire \CATBOARD_UARTLITE0_FIFO_FAST0_BEH_SRL_IN.jj.
  removing unused non-port wire \CATBOARD_UARTLITE0_SYNCRO0_BEH_SYNC_STAGES.ii.
  removing unused non-port wire \command_bridge0_controller_basic0_state.
  removing unused non-port wire \command_bridge0_controller_basic0_tocnt.
  removing unused non-port wire \command_bridge0_error.
  removing unused non-port wire \command_bridge0_bb_per_addr.
  removing unused non-port wire \command_bridge0_bytemon.
  removing unused non-port wire \uartlite0_fifo_fast1_fbus_clear.
  removing unused non-port wire \uartlite0_fifo_fast1_fbus_full.
  removing unused non-port wire \uartlite0_fifo_fast1_ntenant.
  removing unused non-port wire \uartlite0_fifo_fast1_nvacant.
  removing unused non-port wire \uartlite0_fifo_fast0_fbus_read_valid.
  removing unused non-port wire \uartlite0_fifo_fast0_fbus_clear.
  removing unused non-port wire \uartlite0_fifo_fast0_ntenant.
  removing unused non-port wire \uartlite0_fifo_fast0_nvacant.
  removing unused non-port wire \glbl_timer_ticks0_reset.
  removed 707 unused temporary wires.
Removed 93 unused cells and 707 unused wires.

2.7.4. Executing CHECK pass (checking for obvious problems).
checking module catboard..
found and reported 0 problems.

2.7.5. Executing OPT pass (performing simple optimizations).

2.7.5.1. Executing OPT_EXPR pass (perform const folding).

2.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$add$iceriver/catboard.v:701$279' is identical to cell `$add$iceriver/catboard.v:639$272'.
    Redirecting output \Y: $add$iceriver/catboard.v:701$279_Y = $add$iceriver/catboard.v:639$272_Y
    Removing $add cell `$add$iceriver/catboard.v:701$279' from module `\catboard'.
  Cell `$eq$iceriver/catboard.v:744$287' is identical to cell `$eq$iceriver/catboard.v:737$284'.
    Redirecting output \Y: $eq$iceriver/catboard.v:744$287_Y = $eq$iceriver/catboard.v:737$284_Y
    Removing $eq cell `$eq$iceriver/catboard.v:744$287' from module `\catboard'.
  Cell `$logic_not$iceriver/catboard.v:261$95' is identical to cell `$logic_not$iceriver/catboard.v:229$90'.
    Redirecting output \Y: $logic_not$iceriver/catboard.v:261$95_Y = $logic_not$iceriver/catboard.v:229$90_Y
    Removing $logic_not cell `$logic_not$iceriver/catboard.v:261$95' from module `\catboard'.
  Cell `$logic_not$iceriver/catboard.v:517$208' is identical to cell `$logic_not$iceriver/catboard.v:505$203'.
    Redirecting output \Y: $logic_not$iceriver/catboard.v:517$208_Y = $logic_not$iceriver/catboard.v:505$203_Y
    Removing $logic_not cell `$logic_not$iceriver/catboard.v:517$208' from module `\catboard'.
  Cell `$procdff$1690' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1690' from module `\catboard'.
  Cell `$procdff$1691' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1691' from module `\catboard'.
  Cell `$procdff$1692' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:595$28_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1692' from module `\catboard'.
  Cell `$procdff$1693' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1693' from module `\catboard'.
  Cell `$procdff$1694' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1694' from module `\catboard'.
  Cell `$procdff$1695' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:596$29_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1695' from module `\catboard'.
  Cell `$procdff$1696' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1696' from module `\catboard'.
  Cell `$procdff$1697' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1697' from module `\catboard'.
  Cell `$procdff$1698' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:597$30_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1698' from module `\catboard'.
  Cell `$procdff$1699' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1699' from module `\catboard'.
  Cell `$procdff$1700' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1700' from module `\catboard'.
  Cell `$procdff$1701' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:598$31_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1701' from module `\catboard'.
  Cell `$procdff$1702' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1702' from module `\catboard'.
  Cell `$procdff$1703' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1703' from module `\catboard'.
  Cell `$procdff$1704' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:599$32_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1704' from module `\catboard'.
  Cell `$procdff$1705' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1705' from module `\catboard'.
  Cell `$procdff$1706' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1706' from module `\catboard'.
  Cell `$procdff$1707' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:600$33_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1707' from module `\catboard'.
  Cell `$procdff$1708' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1708' from module `\catboard'.
  Cell `$procdff$1709' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1709' from module `\catboard'.
  Cell `$procdff$1710' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:601$34_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1710' from module `\catboard'.
  Cell `$procdff$1711' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1711' from module `\catboard'.
  Cell `$procdff$1712' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1712' from module `\catboard'.
  Cell `$procdff$1713' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:602$35_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1713' from module `\catboard'.
  Cell `$procdff$1714' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1714' from module `\catboard'.
  Cell `$procdff$1715' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1715' from module `\catboard'.
  Cell `$procdff$1716' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:603$36_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1716' from module `\catboard'.
  Cell `$procdff$1717' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1717' from module `\catboard'.
  Cell `$procdff$1718' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1718' from module `\catboard'.
  Cell `$procdff$1719' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:604$37_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1719' from module `\catboard'.
  Cell `$procdff$1720' is identical to cell `$procdff$1687'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_ADDR = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_ADDR
    Removing $dff cell `$procdff$1720' from module `\catboard'.
  Cell `$procdff$1721' is identical to cell `$procdff$1688'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_DATA
    Removing $dff cell `$procdff$1721' from module `\catboard'.
  Cell `$procdff$1722' is identical to cell `$procdff$1689'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:605$38_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:594$27_EN
    Removing $dff cell `$procdff$1722' from module `\catboard'.
  Cell `$procdff$1762' is identical to cell `$procdff$1759'.
    Redirecting output \Q: $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_EN = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN
    Removing $dff cell `$procdff$1762' from module `\catboard'.
  Cell `$procdff$1765' is identical to cell `$procdff$1759'.
    Redirecting output \Q: $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_EN = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN
    Removing $dff cell `$procdff$1765' from module `\catboard'.
  Cell `$procdff$1801' is identical to cell `$procdff$1757'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_ADDR = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_ADDR
    Removing $dff cell `$procdff$1801' from module `\catboard'.
  Cell `$procdff$1803' is identical to cell `$procdff$1759'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$13_EN = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN
    Removing $dff cell `$procdff$1803' from module `\catboard'.
  Cell `$procdff$1804' is identical to cell `$procdff$1760'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_ADDR = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_ADDR
    Removing $dff cell `$procdff$1804' from module `\catboard'.
  Cell `$procdff$1806' is identical to cell `$procdff$1759'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_EN = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN
    Removing $dff cell `$procdff$1806' from module `\catboard'.
  Cell `$procdff$1807' is identical to cell `$procdff$1763'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_ADDR = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_ADDR
    Removing $dff cell `$procdff$1807' from module `\catboard'.
  Cell `$procdff$1809' is identical to cell `$procdff$1759'.
    Redirecting output \Q: $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_EN = $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$20_EN
    Removing $dff cell `$procdff$1809' from module `\catboard'.
  Cell `$procmux$1060_CMP0' is identical to cell `$procmux$1046_CMP0'.
    Redirecting output \Y: $procmux$1060_CMP = $procmux$1046_CMP
    Removing $eq cell `$procmux$1060_CMP0' from module `\catboard'.
  Cell `$procmux$1369_CMP0' is identical to cell `$procmux$1347_CMP0'.
    Redirecting output \Y: $procmux$1369_CMP = $procmux$1347_CMP
    Removing $eq cell `$procmux$1369_CMP0' from module `\catboard'.
  Cell `$procmux$1373_CMP0' is identical to cell `$procmux$1351_CMP0'.
    Redirecting output \Y: $procmux$1373_CMP = $procmux$1351_CMP
    Removing $eq cell `$procmux$1373_CMP0' from module `\catboard'.
  Cell `$procmux$1386_CMP0' is identical to cell `$procmux$1355_CMP0'.
    Redirecting output \Y: $procmux$1386_CMP = $procmux$1355_CMP
    Removing $logic_not cell `$procmux$1386_CMP0' from module `\catboard'.
  Cell `$procmux$1399_CMP0' is identical to cell `$procmux$1355_CMP0'.
    Redirecting output \Y: $procmux$1399_CMP = $procmux$1355_CMP
    Removing $logic_not cell `$procmux$1399_CMP0' from module `\catboard'.
  Cell `$procmux$1409_CMP0' is identical to cell `$procmux$1340_CMP0'.
    Redirecting output \Y: $procmux$1409_CMP = $procmux$1340_CMP
    Removing $eq cell `$procmux$1409_CMP0' from module `\catboard'.
  Cell `$procmux$1413_CMP0' is identical to cell `$procmux$1347_CMP0'.
    Redirecting output \Y: $procmux$1413_CMP = $procmux$1347_CMP
    Removing $eq cell `$procmux$1413_CMP0' from module `\catboard'.
  Cell `$procmux$1417_CMP0' is identical to cell `$procmux$1351_CMP0'.
    Redirecting output \Y: $procmux$1417_CMP = $procmux$1351_CMP
    Removing $eq cell `$procmux$1417_CMP0' from module `\catboard'.
  Cell `$procmux$1462_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1462_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1462_CMP0' from module `\catboard'.
  Cell `$procmux$1477_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1477_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1477_CMP0' from module `\catboard'.
  Cell `$procmux$1493_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1493_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1493_CMP0' from module `\catboard'.
  Cell `$procmux$1510_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1510_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1510_CMP0' from module `\catboard'.
  Cell `$procmux$1528_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1528_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1528_CMP0' from module `\catboard'.
  Cell `$procmux$1547_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1547_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1547_CMP0' from module `\catboard'.
  Cell `$procmux$1567_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1567_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1567_CMP0' from module `\catboard'.
  Cell `$procmux$1572_CMP0' is identical to cell `$eq$iceriver/catboard.v:265$99'.
    Redirecting output \Y: $procmux$1572_CMP = $eq$iceriver/catboard.v:265$99_Y
    Removing $eq cell `$procmux$1572_CMP0' from module `\catboard'.
  Cell `$procmux$1579_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1579_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1579_CMP0' from module `\catboard'.
  Cell `$procmux$1584_CMP0' is identical to cell `$eq$iceriver/catboard.v:265$99'.
    Redirecting output \Y: $procmux$1584_CMP = $eq$iceriver/catboard.v:265$99_Y
    Removing $eq cell `$procmux$1584_CMP0' from module `\catboard'.
  Cell `$procmux$1595_CMP0' is identical to cell `$procmux$1448_CMP0'.
    Redirecting output \Y: $procmux$1595_CMP = $procmux$1448_CMP
    Removing $eq cell `$procmux$1595_CMP0' from module `\catboard'.
  Cell `$procmux$1599_CMP0' is identical to cell `$eq$iceriver/catboard.v:261$97'.
    Redirecting output \Y: $procmux$1599_CMP = $eq$iceriver/catboard.v:261$97_Y
    Removing $logic_not cell `$procmux$1599_CMP0' from module `\catboard'.
  Cell `$procmux$1608_CMP0' is identical to cell `$procmux$1588_CMP0'.
    Redirecting output \Y: $procmux$1608_CMP = $procmux$1588_CMP
    Removing $eq cell `$procmux$1608_CMP0' from module `\catboard'.
  Cell `$procmux$1617_CMP0' is identical to cell `$procmux$1588_CMP0'.
    Redirecting output \Y: $procmux$1617_CMP = $procmux$1588_CMP
    Removing $eq cell `$procmux$1617_CMP0' from module `\catboard'.
  Cell `$procmux$357_CMP0' is identical to cell `$procmux$345_CMP0'.
    Redirecting output \Y: $procmux$357_CMP = $procmux$345_CMP
    Removing $eq cell `$procmux$357_CMP0' from module `\catboard'.
  Cell `$procmux$395_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$395_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$395_CMP0' from module `\catboard'.
  Cell `$procmux$413_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$413_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$413_CMP0' from module `\catboard'.
  Cell `$procmux$431_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$431_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$431_CMP0' from module `\catboard'.
  Cell `$procmux$449_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$449_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$449_CMP0' from module `\catboard'.
  Cell `$procmux$494_CMP0' is identical to cell `$procmux$345_CMP0'.
    Redirecting output \Y: $procmux$494_CMP = $procmux$345_CMP
    Removing $eq cell `$procmux$494_CMP0' from module `\catboard'.
  Cell `$procmux$495_CMP0' is identical to cell `$procmux$1046_CMP0'.
    Redirecting output \Y: $procmux$495_CMP = $procmux$1046_CMP
    Removing $eq cell `$procmux$495_CMP0' from module `\catboard'.
  Cell `$procmux$496_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$496_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$496_CMP0' from module `\catboard'.
  Cell `$procmux$662_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$662_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$662_CMP0' from module `\catboard'.
  Cell `$procmux$680_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$680_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$680_CMP0' from module `\catboard'.
  Cell `$procmux$698_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$698_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$698_CMP0' from module `\catboard'.
  Cell `$procmux$711_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$711_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$711_CMP0' from module `\catboard'.
  Cell `$procmux$724_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$724_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$724_CMP0' from module `\catboard'.
  Cell `$procmux$737_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$737_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$737_CMP0' from module `\catboard'.
  Cell `$procmux$750_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$750_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$750_CMP0' from module `\catboard'.
  Cell `$procmux$763_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$763_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$763_CMP0' from module `\catboard'.
  Cell `$procmux$776_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$776_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$776_CMP0' from module `\catboard'.
  Cell `$procmux$789_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$789_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$789_CMP0' from module `\catboard'.
  Cell `$procmux$802_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$802_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$802_CMP0' from module `\catboard'.
  Cell `$procmux$815_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$815_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$815_CMP0' from module `\catboard'.
  Cell `$procmux$828_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$828_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$828_CMP0' from module `\catboard'.
  Cell `$procmux$841_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$841_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$841_CMP0' from module `\catboard'.
  Cell `$procmux$854_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$854_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$854_CMP0' from module `\catboard'.
  Cell `$procmux$913_CMP0' is identical to cell `$procmux$345_CMP0'.
    Redirecting output \Y: $procmux$913_CMP = $procmux$345_CMP
    Removing $eq cell `$procmux$913_CMP0' from module `\catboard'.
  Cell `$procmux$917_CMP0' is identical to cell `$procmux$1009_CMP0'.
    Redirecting output \Y: $procmux$917_CMP = $procmux$1009_CMP
    Removing $eq cell `$procmux$917_CMP0' from module `\catboard'.
  Cell `$procmux$921_CMP0' is identical to cell `$procmux$1013_CMP0'.
    Redirecting output \Y: $procmux$921_CMP = $procmux$1013_CMP
    Removing $eq cell `$procmux$921_CMP0' from module `\catboard'.
  Cell `$procmux$925_CMP0' is identical to cell `$procmux$1025_CMP0'.
    Redirecting output \Y: $procmux$925_CMP = $procmux$1025_CMP
    Removing $eq cell `$procmux$925_CMP0' from module `\catboard'.
  Cell `$procmux$929_CMP0' is identical to cell `$procmux$1029_CMP0'.
    Redirecting output \Y: $procmux$929_CMP = $procmux$1029_CMP
    Removing $eq cell `$procmux$929_CMP0' from module `\catboard'.
  Cell `$procmux$932_CMP0' is identical to cell `$procmux$1044_CMP0'.
    Redirecting output \Y: $procmux$932_CMP = $procmux$1044_CMP
    Removing $eq cell `$procmux$932_CMP0' from module `\catboard'.
  Cell `$procmux$934_CMP0' is identical to cell `$procmux$1046_CMP0'.
    Redirecting output \Y: $procmux$934_CMP = $procmux$1046_CMP
    Removing $eq cell `$procmux$934_CMP0' from module `\catboard'.
  Cell `$procmux$953_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$953_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$953_CMP0' from module `\catboard'.
  Cell `$procmux$954_CMP0' is identical to cell `$procmux$497_CMP0'.
    Redirecting output \Y: $procmux$954_CMP = $procmux$497_CMP
    Removing $logic_not cell `$procmux$954_CMP0' from module `\catboard'.
  Cell `$procmux$960_CMP0' is identical to cell `$procmux$904_CMP0'.
    Redirecting output \Y: $procmux$960_CMP = $procmux$904_CMP
    Removing $eq cell `$procmux$960_CMP0' from module `\catboard'.
  Cell `$procmux$964_CMP0' is identical to cell `$procmux$908_CMP0'.
    Redirecting output \Y: $procmux$964_CMP = $procmux$908_CMP
    Removing $eq cell `$procmux$964_CMP0' from module `\catboard'.
  Cell `$procmux$968_CMP0' is identical to cell `$procmux$376_CMP0'.
    Redirecting output \Y: $procmux$968_CMP = $procmux$376_CMP
    Removing $eq cell `$procmux$968_CMP0' from module `\catboard'.
  Cell `$procmux$969_CMP0' is identical to cell `$procmux$497_CMP0'.
    Redirecting output \Y: $procmux$969_CMP = $procmux$497_CMP
    Removing $logic_not cell `$procmux$969_CMP0' from module `\catboard'.
  Cell `$procmux$984_CMP0' is identical to cell `$procmux$345_CMP0'.
    Redirecting output \Y: $procmux$984_CMP = $procmux$345_CMP
    Removing $eq cell `$procmux$984_CMP0' from module `\catboard'.
  Cell `$procmux$992_CMP0' is identical to cell `$procmux$909_CMP0'.
    Redirecting output \Y: $procmux$992_CMP = $procmux$909_CMP
    Removing $eq cell `$procmux$992_CMP0' from module `\catboard'.
  Cell `$procmux$999_CMP0' is identical to cell `$procmux$345_CMP0'.
    Redirecting output \Y: $procmux$999_CMP = $procmux$345_CMP
    Removing $eq cell `$procmux$999_CMP0' from module `\catboard'.
Removed a total of 106 cells.

2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1113 (pure)
    Root of a mux tree: $procmux$1116 (pure)
    Root of a mux tree: $procmux$1119 (pure)
    Root of a mux tree: $procmux$1122 (pure)
    Root of a mux tree: $procmux$1125 (pure)
    Root of a mux tree: $procmux$1128 (pure)
    Root of a mux tree: $procmux$1131 (pure)
    Root of a mux tree: $procmux$1134 (pure)
    Root of a mux tree: $procmux$1137 (pure)
    Root of a mux tree: $procmux$1140 (pure)
    Root of a mux tree: $procmux$1143 (pure)
    Root of a mux tree: $procmux$1146 (pure)
    Root of a mux tree: $procmux$1149 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1224 (pure)
    Root of a mux tree: $procmux$1227 (pure)
    Root of a mux tree: $procmux$1230 (pure)
    Root of a mux tree: $procmux$1233 (pure)
    Root of a mux tree: $procmux$1236 (pure)
    Root of a mux tree: $procmux$1239 (pure)
    Root of a mux tree: $procmux$1242 (pure)
    Root of a mux tree: $procmux$1245 (pure)
    Root of a mux tree: $procmux$1248 (pure)
    Root of a mux tree: $procmux$1251 (pure)
    Root of a mux tree: $procmux$1254 (pure)
    Root of a mux tree: $procmux$1257 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1335 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1583 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1628 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1649 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1661 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$394 (pure)
    Root of a mux tree: $procmux$412 (pure)
    Root of a mux tree: $procmux$430 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$661 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$697 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$736 (pure)
    Root of a mux tree: $procmux$749 (pure)
    Root of a mux tree: $procmux$762 (pure)
    Root of a mux tree: $procmux$775 (pure)
    Root of a mux tree: $procmux$788 (pure)
    Root of a mux tree: $procmux$801 (pure)
    Root of a mux tree: $procmux$814 (pure)
    Root of a mux tree: $procmux$827 (pure)
    Root of a mux tree: $procmux$840 (pure)
    Root of a mux tree: $procmux$853 (pure)
    Root of a mux tree: $procmux$903 (pure)
    Root of a mux tree: $procmux$940
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$342.
    dead port 2/2 on $mux $procmux$344.
    dead port 2/2 on $mux $procmux$356.
Removed 3 multiplexer ports.

2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
    Consolidated identical input bits for $mux cell $procmux$1116:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [7:1] = { $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0] }
    Consolidated identical input bits for $mux cell $procmux$1125:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [7:1] = { $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] }
    Consolidated identical input bits for $mux cell $procmux$1134:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [7:1] = { $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] }
    Consolidated identical input bits for $mux cell $procmux$1143:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [7:1] = { $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] }
    Consolidated identical input bits for $mux cell $procmux$1224:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [7:1] = { $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0] }
    Consolidated identical input bits for $mux cell $procmux$1233:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [7:1] = { $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] }
    Consolidated identical input bits for $mux cell $procmux$1242:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [7:1] = { $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] }
    Consolidated identical input bits for $mux cell $procmux$1251:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146
      New ports: A=1'0, B=1'1, Y=$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0]
      New connections: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [7:1] = { $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] }
    New ctrl vector for $pmux cell $procmux$493: { $procmux$376_CMP $auto$opt_reduce.cc:132:opt_mux$1815 $procmux$345_CMP }
    Consolidated identical input bits for $mux cell $procmux$659:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$659_Y
      New ports: A=1'0, B=1'1, Y=$procmux$659_Y [0]
      New connections: $procmux$659_Y [7:1] = { $procmux$659_Y [0] $procmux$659_Y [0] $procmux$659_Y [0] $procmux$659_Y [0] $procmux$659_Y [0] $procmux$659_Y [0] $procmux$659_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$708:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$708_Y
      New ports: A=1'0, B=1'1, Y=$procmux$708_Y [0]
      New connections: $procmux$708_Y [7:1] = { $procmux$708_Y [0] $procmux$708_Y [0] $procmux$708_Y [0] $procmux$708_Y [0] $procmux$708_Y [0] $procmux$708_Y [0] $procmux$708_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$747:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$747_Y
      New ports: A=1'0, B=1'1, Y=$procmux$747_Y [0]
      New connections: $procmux$747_Y [7:1] = { $procmux$747_Y [0] $procmux$747_Y [0] $procmux$747_Y [0] $procmux$747_Y [0] $procmux$747_Y [0] $procmux$747_Y [0] $procmux$747_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$786:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$786_Y
      New ports: A=1'0, B=1'1, Y=$procmux$786_Y [0]
      New connections: $procmux$786_Y [7:1] = { $procmux$786_Y [0] $procmux$786_Y [0] $procmux$786_Y [0] $procmux$786_Y [0] $procmux$786_Y [0] $procmux$786_Y [0] $procmux$786_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$825:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$825_Y
      New ports: A=1'0, B=1'1, Y=$procmux$825_Y [0]
      New connections: $procmux$825_Y [7:1] = { $procmux$825_Y [0] $procmux$825_Y [0] $procmux$825_Y [0] $procmux$825_Y [0] $procmux$825_Y [0] $procmux$825_Y [0] $procmux$825_Y [0] }
  Optimizing cells in module \catboard.
    Consolidated identical input bits for $mux cell $procmux$661:
      Old ports: A=8'00000000, B=$procmux$659_Y, Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254
      New ports: A=1'0, B=$procmux$659_Y [0], Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0]
      New connections: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [7:1] = { $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN[7:0]$254 [0] }
    Consolidated identical input bits for $mux cell $procmux$710:
      Old ports: A=8'00000000, B=$procmux$708_Y, Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257
      New ports: A=1'0, B=$procmux$708_Y [0], Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0]
      New connections: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7:1] = { $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0] }
    Consolidated identical input bits for $mux cell $procmux$749:
      Old ports: A=8'00000000, B=$procmux$747_Y, Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260
      New ports: A=1'0, B=$procmux$747_Y [0], Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0]
      New connections: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [7:1] = { $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] }
    Consolidated identical input bits for $mux cell $procmux$788:
      Old ports: A=8'00000000, B=$procmux$786_Y, Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263
      New ports: A=1'0, B=$procmux$786_Y [0], Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0]
      New connections: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [7:1] = { $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] }
    Consolidated identical input bits for $mux cell $procmux$827:
      Old ports: A=8'00000000, B=$procmux$825_Y, Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266
      New ports: A=1'0, B=$procmux$825_Y [0], Y=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0]
      New connections: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [7:1] = { $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] }
  Optimizing cells in module \catboard.
Performed a total of 19 changes.

2.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$procmux$1125' is identical to cell `$procmux$1116'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN[7:0]$193 [0] = $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0]
    Removing $mux cell `$procmux$1125' from module `\catboard'.
  Cell `$procmux$1134' is identical to cell `$procmux$1116'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN[7:0]$196 [0] = $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0]
    Removing $mux cell `$procmux$1134' from module `\catboard'.
  Cell `$procmux$1143' is identical to cell `$procmux$1116'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN[7:0]$199 [0] = $0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [0]
    Removing $mux cell `$procmux$1143' from module `\catboard'.
  Cell `$procmux$1233' is identical to cell `$procmux$1224'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN[7:0]$140 [0] = $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0]
    Removing $mux cell `$procmux$1233' from module `\catboard'.
  Cell `$procmux$1242' is identical to cell `$procmux$1224'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN[7:0]$143 [0] = $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0]
    Removing $mux cell `$procmux$1242' from module `\catboard'.
  Cell `$procmux$1251' is identical to cell `$procmux$1224'.
    Redirecting output \Y: $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN[7:0]$146 [0] = $0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [0]
    Removing $mux cell `$procmux$1251' from module `\catboard'.
  Cell `$procmux$747' is identical to cell `$procmux$708'.
    Redirecting output \Y: $procmux$747_Y [0] = $procmux$708_Y [0]
    Removing $mux cell `$procmux$747' from module `\catboard'.
  Cell `$procmux$749' is identical to cell `$procmux$710'.
    Redirecting output \Y: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN[7:0]$260 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0]
    Removing $mux cell `$procmux$749' from module `\catboard'.
  Cell `$procmux$786' is identical to cell `$procmux$708'.
    Redirecting output \Y: $procmux$786_Y [0] = $procmux$708_Y [0]
    Removing $mux cell `$procmux$786' from module `\catboard'.
  Cell `$procmux$788' is identical to cell `$procmux$710'.
    Redirecting output \Y: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN[7:0]$263 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0]
    Removing $mux cell `$procmux$788' from module `\catboard'.
  Cell `$procmux$825' is identical to cell `$procmux$708'.
    Redirecting output \Y: $procmux$825_Y [0] = $procmux$708_Y [0]
    Removing $mux cell `$procmux$825' from module `\catboard'.
  Cell `$procmux$827' is identical to cell `$procmux$710'.
    Redirecting output \Y: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN[7:0]$266 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [0]
    Removing $mux cell `$procmux$827' from module `\catboard'.
  Cell `$procdff$1731' is identical to cell `$procdff$1728'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN
    Removing $dff cell `$procdff$1731' from module `\catboard'.
  Cell `$procdff$1734' is identical to cell `$procdff$1728'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN
    Removing $dff cell `$procdff$1734' from module `\catboard'.
  Cell `$procdff$1737' is identical to cell `$procdff$1728'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:691$43_EN = $memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN
    Removing $dff cell `$procdff$1737' from module `\catboard'.
  Cell `$procdff$1745' is identical to cell `$procdff$1742'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_EN = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN
    Removing $dff cell `$procdff$1745' from module `\catboard'.
  Cell `$procdff$1748' is identical to cell `$procdff$1742'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_EN = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN
    Removing $dff cell `$procdff$1748' from module `\catboard'.
  Cell `$procdff$1751' is identical to cell `$procdff$1742'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_EN = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN
    Removing $dff cell `$procdff$1751' from module `\catboard'.
  Cell `$procdff$1771' is identical to cell `$procdff$1768'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_EN = $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN
    Removing $dff cell `$procdff$1771' from module `\catboard'.
  Cell `$procdff$1774' is identical to cell `$procdff$1768'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_EN = $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN
    Removing $dff cell `$procdff$1774' from module `\catboard'.
  Cell `$procdff$1777' is identical to cell `$procdff$1768'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_EN = $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN
    Removing $dff cell `$procdff$1777' from module `\catboard'.
Removed a total of 21 cells.

2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1687 ($dff) from module catboard.
Removing $procdff$1688 ($dff) from module catboard.
Removing $procdff$1689 ($dff) from module catboard.
Removing $procdff$1757 ($dff) from module catboard.
Removing $procdff$1759 ($dff) from module catboard.
Removing $procdff$1760 ($dff) from module catboard.
Removing $procdff$1763 ($dff) from module catboard.
Replaced 7 DFF cells.

2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 137 unused temporary wires.
Removed 93 unused cells and 844 unused wires.

2.7.5.8. Executing OPT_EXPR pass (perform const folding).

2.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1113 (pure)
    Root of a mux tree: $procmux$1116 (pure)
    Root of a mux tree: $procmux$1119 (pure)
    Root of a mux tree: $procmux$1122 (pure)
    Root of a mux tree: $procmux$1128 (pure)
    Root of a mux tree: $procmux$1131 (pure)
    Root of a mux tree: $procmux$1137 (pure)
    Root of a mux tree: $procmux$1140 (pure)
    Root of a mux tree: $procmux$1146 (pure)
    Root of a mux tree: $procmux$1149 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1224 (pure)
    Root of a mux tree: $procmux$1227 (pure)
    Root of a mux tree: $procmux$1230 (pure)
    Root of a mux tree: $procmux$1236 (pure)
    Root of a mux tree: $procmux$1239 (pure)
    Root of a mux tree: $procmux$1245 (pure)
    Root of a mux tree: $procmux$1248 (pure)
    Root of a mux tree: $procmux$1254 (pure)
    Root of a mux tree: $procmux$1257 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1335 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1583 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1628 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1649 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1661 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$375 (pure)
    Root of a mux tree: $procmux$394 (pure)
    Root of a mux tree: $procmux$412 (pure)
    Root of a mux tree: $procmux$430 (pure)
    Root of a mux tree: $procmux$448 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$661 (pure)
    Root of a mux tree: $procmux$679 (pure)
    Root of a mux tree: $procmux$697 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$736 (pure)
    Root of a mux tree: $procmux$762 (pure)
    Root of a mux tree: $procmux$775 (pure)
    Root of a mux tree: $procmux$801 (pure)
    Root of a mux tree: $procmux$814 (pure)
    Root of a mux tree: $procmux$840 (pure)
    Root of a mux tree: $procmux$853 (pure)
    Root of a mux tree: $procmux$903 (pure)
    Root of a mux tree: $procmux$940
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
Performed a total of 0 changes.

2.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 93 unused cells and 844 unused wires.

2.7.5.15. Executing OPT_EXPR pass (perform const folding).

2.7.5.16. Finished OPT passes. (There is nothing left to do.)

2.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:100$44 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:101$45 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:102$46 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:103$47 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:104$48 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:105$49 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:106$50 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:107$51 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:653$275 (command_bridge0_packet).
Removed top 4 address bits (of 8) from memory read port catboard.$memrd$\command_bridge0_packet$iceriver/catboard.v:700$278 (command_bridge0_packet).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$147 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$148 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$149 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$200 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$201 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$202 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:165$66 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$77 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$78 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:421$152 (uartlite0_syncro1_staps).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$163 (uartlite0_syncro1_staps).
Removed top 30 address bits (of 32) from memory read port catboard.$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$164 (uartlite0_syncro1_staps).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:594$308 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:595$309 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:596$310 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:597$311 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:598$312 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:599$313 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:600$314 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:601$315 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:602$316 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:603$317 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:604$318 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:605$319 (command_bridge0_packet).
Removed top 4 address bits (of 8) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:638$320 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:688$321 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:689$322 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:690$323 (command_bridge0_packet).
Removed top 28 address bits (of 32) from memory write port catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:691$324 (command_bridge0_packet).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$300 (uartlite0_fifo_fast0_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$307 (uartlite0_fifo_fast1_mem).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$296 (uartlite0_syncro0_staps).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301 (uartlite0_syncro1_staps).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302 (uartlite0_syncro1_staps).
Removed top 30 address bits (of 32) from memory write port catboard.$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$303 (uartlite0_syncro1_staps).
Removed top 1 bits (of 17) from port B of cell catboard.$eq$iceriver/catboard.v:116$54 ($eq).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:120$55 ($add).
Removed top 15 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:120$55 ($add).
Removed top 1 bits (of 17) from port B of cell catboard.$eq$iceriver/catboard.v:128$57 ($eq).
Removed top 4 bits (of 10) from port B of cell catboard.$eq$iceriver/catboard.v:143$61 ($eq).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:147$62 ($add).
Removed top 22 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:147$62 ($add).
Removed top 4 bits (of 10) from port B of cell catboard.$eq$iceriver/catboard.v:155$64 ($eq).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:184$81 ($add).
Removed top 28 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:184$81 ($add).
Removed top 18 bits (of 32) from port B of cell catboard.$ge$iceriver/catboard.v:205$85 ($ge).
Removed top 18 bits (of 32) from port B of cell catboard.$sub$iceriver/catboard.v:206$86 ($sub).
Removed top 17 bits (of 32) from port Y of cell catboard.$sub$iceriver/catboard.v:206$86 ($sub).
Removed top 23 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:210$87 ($add).
Removed top 17 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:210$87 ($add).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:236$92 ($add).
Removed top 28 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:236$92 ($add).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:269$101 ($add).
Removed top 28 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:269$101 ($add).
Removed top 1 bits (of 4) from port B of cell catboard.$eq$iceriver/catboard.v:271$102 ($eq).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:307$109 ($add).
Removed top 28 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:307$109 ($add).
Removed top 31 bits (of 32) from port B of cell catboard.$sub$iceriver/catboard.v:380$128 ($sub).
Removed top 30 bits (of 32) from port Y of cell catboard.$sub$iceriver/catboard.v:380$128 ($sub).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:386$132 ($add).
Removed top 30 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:386$132 ($add).
Removed top 31 bits (of 32) from port B of cell catboard.$sub$iceriver/catboard.v:477$181 ($sub).
Removed top 30 bits (of 32) from port Y of cell catboard.$sub$iceriver/catboard.v:477$181 ($sub).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:483$185 ($add).
Removed top 30 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:483$185 ($add).
Removed top 23 bits (of 32) from port A of cell catboard.$eq$iceriver/catboard.v:631$268 ($eq).
Removed top 23 bits (of 32) from port A of cell catboard.$ne$iceriver/catboard.v:632$269 ($ne).
Removed top 23 bits (of 32) from port A of cell catboard.$eq$iceriver/catboard.v:631$270 ($eq).
Removed top 23 bits (of 32) from port A of cell catboard.$ne$iceriver/catboard.v:632$271 ($ne).
Removed top 31 bits (of 32) from port B of cell catboard.$add$iceriver/catboard.v:639$272 ($add).
Removed top 24 bits (of 32) from port Y of cell catboard.$add$iceriver/catboard.v:639$272 ($add).
Removed top 4 bits (of 8) from port B of cell catboard.$eq$iceriver/catboard.v:641$273 ($eq).
Removed top 28 bits (of 32) from port B of cell catboard.$lt$iceriver/catboard.v:697$276 ($lt).
Removed top 22 bits (of 28) from port B of cell catboard.$eq$iceriver/catboard.v:737$284 ($eq).
Removed top 24 bits (of 32) from port A of cell catboard.$not$iceriver/catboard.v:755$291 ($not).
Removed top 31 bits (of 32) from port B of cell catboard.$and$iceriver/catboard.v:755$292 ($and).
Removed top 24 bits (of 32) from port Y of cell catboard.$and$iceriver/catboard.v:755$292 ($and).
Removed top 24 bits (of 32) from port A of cell catboard.$and$iceriver/catboard.v:755$292 ($and).
Removed top 4 bits (of 8) from port Y of cell catboard.$or$iceriver/catboard.v:757$293 ($or).
Removed top 4 bits (of 8) from port A of cell catboard.$or$iceriver/catboard.v:757$293 ($or).
Removed top 1 bits (of 5) from port B of cell catboard.$or$iceriver/catboard.v:757$293 ($or).
Removed top 24 bits (of 32) from mux cell catboard.$procmux$329 ($mux).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$345_CMP0 ($eq).
Removed cell catboard.$procmux$373 ($mux).
Removed top 3 bits (of 4) from port B of cell catboard.$procmux$376_CMP0 ($eq).
Removed cell catboard.$procmux$375 ($mux).
Removed cell catboard.$procmux$392 ($mux).
Removed cell catboard.$procmux$394 ($mux).
Removed cell catboard.$procmux$410 ($mux).
Removed cell catboard.$procmux$412 ($mux).
Removed cell catboard.$procmux$428 ($mux).
Removed cell catboard.$procmux$430 ($mux).
Removed cell catboard.$procmux$448 ($mux).
Removed cell catboard.$procmux$677 ($mux).
Removed cell catboard.$procmux$679 ($mux).
Removed cell catboard.$procmux$695 ($mux).
Removed cell catboard.$procmux$697 ($mux).
Removed cell catboard.$procmux$721 ($mux).
Removed cell catboard.$procmux$723 ($mux).
Removed cell catboard.$procmux$734 ($mux).
Removed cell catboard.$procmux$736 ($mux).
Removed cell catboard.$procmux$760 ($mux).
Removed cell catboard.$procmux$762 ($mux).
Removed cell catboard.$procmux$773 ($mux).
Removed cell catboard.$procmux$775 ($mux).
Removed cell catboard.$procmux$799 ($mux).
Removed cell catboard.$procmux$801 ($mux).
Removed cell catboard.$procmux$812 ($mux).
Removed cell catboard.$procmux$814 ($mux).
Removed cell catboard.$procmux$838 ($mux).
Removed cell catboard.$procmux$840 ($mux).
Removed cell catboard.$procmux$851 ($mux).
Removed cell catboard.$procmux$853 ($mux).
Removed top 2 bits (of 4) from mux cell catboard.$procmux$911 ($mux).
Removed top 7 bits (of 8) from port B of cell catboard.$procmux$933_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1009_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1013_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1025_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell catboard.$procmux$1029_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell catboard.$procmux$1044_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell catboard.$procmux$1046_CMP0 ($eq).
Removed cell catboard.$procmux$1119 ($mux).
Removed cell catboard.$procmux$1122 ($mux).
Removed cell catboard.$procmux$1128 ($mux).
Removed cell catboard.$procmux$1131 ($mux).
Removed cell catboard.$procmux$1137 ($mux).
Removed cell catboard.$procmux$1140 ($mux).
Removed cell catboard.$procmux$1146 ($mux).
Removed cell catboard.$procmux$1149 ($mux).
Removed cell catboard.$procmux$1227 ($mux).
Removed cell catboard.$procmux$1230 ($mux).
Removed cell catboard.$procmux$1236 ($mux).
Removed cell catboard.$procmux$1239 ($mux).
Removed cell catboard.$procmux$1245 ($mux).
Removed cell catboard.$procmux$1248 ($mux).
Removed cell catboard.$procmux$1254 ($mux).
Removed cell catboard.$procmux$1257 ($mux).
Removed top 1 bits (of 3) from port B of cell catboard.$procmux$1340_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell catboard.$procmux$1347_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell catboard.$procmux$1351_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell catboard.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1473_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell catboard.$procmux$1489_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell catboard.$procmux$1506_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell catboard.$procmux$1524_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell catboard.$procmux$1543_CMP0 ($eq).
Removed top 24 bits (of 32) from port Y of cell catboard.$not$iceriver/catboard.v:755$291 ($not).
Removed top 15 bits (of 32) from wire catboard.$add$iceriver/catboard.v:120$55_Y.
Removed top 22 bits (of 32) from wire catboard.$add$iceriver/catboard.v:147$62_Y.
Removed top 17 bits (of 32) from wire catboard.$add$iceriver/catboard.v:210$87_Y.
Removed top 30 bits (of 32) from wire catboard.$add$iceriver/catboard.v:483$185_Y.
Removed top 24 bits (of 32) from wire catboard.$add$iceriver/catboard.v:639$272_Y.
Removed top 24 bits (of 32) from wire catboard.$and$iceriver/catboard.v:755$292_Y.
Removed top 24 bits (of 32) from wire catboard.$not$iceriver/catboard.v:755$291_Y.
Removed top 2 bits (of 4) from wire catboard.$procmux$911_Y.
Removed top 30 bits (of 32) from wire catboard.$sub$iceriver/catboard.v:477$181_Y.

2.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module catboard:
  creating $macc model for $add$iceriver/catboard.v:120$55 ($add).
  creating $macc model for $add$iceriver/catboard.v:147$62 ($add).
  creating $macc model for $add$iceriver/catboard.v:184$81 ($add).
  creating $macc model for $add$iceriver/catboard.v:210$87 ($add).
  creating $macc model for $add$iceriver/catboard.v:236$92 ($add).
  creating $macc model for $add$iceriver/catboard.v:269$101 ($add).
  creating $macc model for $add$iceriver/catboard.v:307$109 ($add).
  creating $macc model for $add$iceriver/catboard.v:386$132 ($add).
  creating $macc model for $add$iceriver/catboard.v:483$185 ($add).
  creating $macc model for $add$iceriver/catboard.v:639$272 ($add).
  creating $macc model for $sub$iceriver/catboard.v:206$86 ($sub).
  creating $macc model for $sub$iceriver/catboard.v:380$128 ($sub).
  creating $macc model for $sub$iceriver/catboard.v:477$181 ($sub).
  creating $alu model for $macc $sub$iceriver/catboard.v:477$181.
  creating $alu model for $macc $sub$iceriver/catboard.v:380$128.
  creating $alu model for $macc $sub$iceriver/catboard.v:206$86.
  creating $alu model for $macc $add$iceriver/catboard.v:639$272.
  creating $alu model for $macc $add$iceriver/catboard.v:483$185.
  creating $alu model for $macc $add$iceriver/catboard.v:386$132.
  creating $alu model for $macc $add$iceriver/catboard.v:307$109.
  creating $alu model for $macc $add$iceriver/catboard.v:269$101.
  creating $alu model for $macc $add$iceriver/catboard.v:236$92.
  creating $alu model for $macc $add$iceriver/catboard.v:210$87.
  creating $alu model for $macc $add$iceriver/catboard.v:184$81.
  creating $alu model for $macc $add$iceriver/catboard.v:147$62.
  creating $alu model for $macc $add$iceriver/catboard.v:120$55.
  creating $alu model for $lt$iceriver/catboard.v:697$276 ($lt): new $alu
  creating $alu model for $ge$iceriver/catboard.v:205$85 ($ge): new $alu
  creating $alu cell for $ge$iceriver/catboard.v:205$85: $auto$alumacc.cc:474:replace_alu$1827
  creating $alu cell for $lt$iceriver/catboard.v:697$276: $auto$alumacc.cc:474:replace_alu$1836
  creating $alu cell for $add$iceriver/catboard.v:120$55: $auto$alumacc.cc:474:replace_alu$1847
  creating $alu cell for $add$iceriver/catboard.v:147$62: $auto$alumacc.cc:474:replace_alu$1850
  creating $alu cell for $add$iceriver/catboard.v:184$81: $auto$alumacc.cc:474:replace_alu$1853
  creating $alu cell for $add$iceriver/catboard.v:210$87: $auto$alumacc.cc:474:replace_alu$1856
  creating $alu cell for $add$iceriver/catboard.v:236$92: $auto$alumacc.cc:474:replace_alu$1859
  creating $alu cell for $add$iceriver/catboard.v:269$101: $auto$alumacc.cc:474:replace_alu$1862
  creating $alu cell for $add$iceriver/catboard.v:307$109: $auto$alumacc.cc:474:replace_alu$1865
  creating $alu cell for $add$iceriver/catboard.v:386$132: $auto$alumacc.cc:474:replace_alu$1868
  creating $alu cell for $add$iceriver/catboard.v:483$185: $auto$alumacc.cc:474:replace_alu$1871
  creating $alu cell for $add$iceriver/catboard.v:639$272: $auto$alumacc.cc:474:replace_alu$1874
  creating $alu cell for $sub$iceriver/catboard.v:206$86: $auto$alumacc.cc:474:replace_alu$1877
  creating $alu cell for $sub$iceriver/catboard.v:380$128: $auto$alumacc.cc:474:replace_alu$1880
  creating $alu cell for $sub$iceriver/catboard.v:477$181: $auto$alumacc.cc:474:replace_alu$1883
  created 15 $alu and 0 $macc cells.

2.7.8. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module catboard that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:337$112 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$1355_CMP $logic_and$iceriver/catboard.v:292$108_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$345_CMP $auto$rtlil.cc:1667:Not$1846 \uartlite0_fbustx_full }.
    No candidates found.

2.7.9. Executing OPT pass (performing simple optimizations).

2.7.9.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$iceriver/catboard.v:631$268' in module `catboard' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$354' in module `catboard'.
Optimizing away select inverter for $mux cell `$procmux$911' in module `catboard'.
Optimizing away select inverter for $mux cell `$procmux$981' in module `catboard'.
Optimizing away select inverter for $mux cell `$procmux$997' in module `catboard'.

2.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$procdff$1730' is identical to cell `$procdff$1727'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:689$41_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_DATA
    Removing $dff cell `$procdff$1730' from module `\catboard'.
  Cell `$procdff$1733' is identical to cell `$procdff$1727'.
    Redirecting output \Q: $memwr$\command_bridge0_packet$iceriver/catboard.v:690$42_DATA = $memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_DATA
    Removing $dff cell `$procdff$1733' from module `\catboard'.
  Cell `$procdff$1766' is identical to cell `$procdff$1740'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_ADDR = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_ADDR
    Removing $dff cell `$procdff$1766' from module `\catboard'.
  Cell `$procdff$1769' is identical to cell `$procdff$1743'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_ADDR = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_ADDR
    Removing $dff cell `$procdff$1769' from module `\catboard'.
  Cell `$procdff$1772' is identical to cell `$procdff$1746'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_ADDR = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_ADDR
    Removing $dff cell `$procdff$1772' from module `\catboard'.
  Cell `$procdff$1775' is identical to cell `$procdff$1749'.
    Redirecting output \Q: $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_ADDR = $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_ADDR
    Removing $dff cell `$procdff$1775' from module `\catboard'.
Removed a total of 6 cells.

2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1113 (pure)
    Root of a mux tree: $procmux$1116 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1224 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1335 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1583 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1628 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1649 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1661 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$446 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$661 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$903 (pure)
    Root of a mux tree: $procmux$940
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1832: { $auto$alumacc.cc:490:replace_alu$1828 [0] $auto$alumacc.cc:490:replace_alu$1828 [1] $auto$alumacc.cc:490:replace_alu$1828 [2] $auto$alumacc.cc:490:replace_alu$1828 [3] $auto$alumacc.cc:490:replace_alu$1828 [4] $auto$alumacc.cc:490:replace_alu$1828 [5] $auto$alumacc.cc:490:replace_alu$1828 [6] $auto$alumacc.cc:490:replace_alu$1828 [7] $auto$alumacc.cc:490:replace_alu$1828 [8] $auto$alumacc.cc:490:replace_alu$1828 [9] $auto$alumacc.cc:490:replace_alu$1828 [10] $auto$alumacc.cc:490:replace_alu$1828 [11] $auto$alumacc.cc:490:replace_alu$1828 [12] $auto$alumacc.cc:490:replace_alu$1828 [13] $auto$alumacc.cc:490:replace_alu$1828 [14] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$1843: { $auto$alumacc.cc:490:replace_alu$1837 [0] $auto$alumacc.cc:490:replace_alu$1837 [1] $auto$alumacc.cc:490:replace_alu$1837 [2] $auto$alumacc.cc:490:replace_alu$1837 [3] $auto$alumacc.cc:490:replace_alu$1837 [4] $auto$alumacc.cc:490:replace_alu$1837 [5] $auto$alumacc.cc:490:replace_alu$1837 [6] $auto$alumacc.cc:490:replace_alu$1837 [7] }
  Optimizing cells in module \catboard.
Performed a total of 2 changes.

2.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1726 ($dff) from module catboard.
Removing $procdff$1727 ($dff) from module catboard.
Removing $procdff$1729 ($dff) from module catboard.
Removing $procdff$1732 ($dff) from module catboard.
Removing $procdff$1735 ($dff) from module catboard.
Removing $procdff$1740 ($dff) from module catboard.
Removing $procdff$1743 ($dff) from module catboard.
Removing $procdff$1746 ($dff) from module catboard.
Removing $procdff$1749 ($dff) from module catboard.
Replaced 9 DFF cells.

2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$1839'.
  removed 73 unused temporary wires.
Removed 94 unused cells and 917 unused wires.

2.7.9.8. Executing OPT_EXPR pass (perform const folding).

2.7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1113 (pure)
    Root of a mux tree: $procmux$1116 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1224 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1335 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1437 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1583 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1628 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1649 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1661 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$329 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$446 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$661 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$903 (pure)
    Root of a mux tree: $procmux$940
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
Performed a total of 0 changes.

2.7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.7.9.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 94 unused cells and 917 unused wires.

2.7.9.15. Executing OPT_EXPR pass (perform const folding).

2.7.9.16. Finished OPT passes. (There is nothing left to do.)

2.7.10. Executing FSM pass (extract and optimize FSM).

2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:638$39_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking catboard.$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking catboard.$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking catboard.$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register catboard.command_bridge0_state.
Found FSM state register catboard.uartlite0_uartrx0_state.
Found FSM state register catboard.uartlite0_uarttx0_state.

2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\command_bridge0_state' from module `\catboard'.
  found $dff cell for state register: $procdff$1680
  root of input selection tree: $0\command_bridge0_state[3:0]
  found ctrl input: $procmux$904_CMP
  found ctrl input: $procmux$908_CMP
  found ctrl input: $procmux$909_CMP
  found ctrl input: $procmux$345_CMP
  found ctrl input: $procmux$1009_CMP
  found ctrl input: $procmux$1013_CMP
  found ctrl input: $procmux$1025_CMP
  found ctrl input: $procmux$1029_CMP
  found ctrl input: $procmux$1046_CMP
  found ctrl input: $procmux$376_CMP
  found ctrl input: $procmux$497_CMP
  found state code: 4'0000
  found ctrl input: \uartlite0_fbusrx_read_valid
  found state code: 4'1010
  found state code: 4'0111
  found ctrl input: $auto$rtlil.cc:1698:Or$1845
  found state code: 4'1000
  found ctrl input: \memmap_done
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $procmux$1044_CMP
  found ctrl input: $procmux$933_CMP
  found state code: 4'1001
  found state code: 4'0011
  found ctrl input: $eq$iceriver/catboard.v:641$273_Y
  found ctrl input: $eq$iceriver/catboard.v:631$270_Y
  found ctrl input: $eq$iceriver/catboard.v:631$268_Y
  found ctrl input: $ne$iceriver/catboard.v:632$269_Y
  found ctrl input: $ne$iceriver/catboard.v:632$271_Y
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $procmux$345_CMP
  found ctrl output: $procmux$376_CMP
  found ctrl output: $procmux$497_CMP
  found ctrl output: $procmux$904_CMP
  found ctrl output: $procmux$908_CMP
  found ctrl output: $procmux$909_CMP
  found ctrl output: $procmux$1009_CMP
  found ctrl output: $procmux$1013_CMP
  found ctrl output: $procmux$1025_CMP
  found ctrl output: $procmux$1029_CMP
  found ctrl output: $procmux$1046_CMP
  ctrl inputs: { $procmux$1044_CMP $procmux$933_CMP $eq$iceriver/catboard.v:641$273_Y $ne$iceriver/catboard.v:632$271_Y $eq$iceriver/catboard.v:631$270_Y $ne$iceriver/catboard.v:632$269_Y $eq$iceriver/catboard.v:631$268_Y $auto$rtlil.cc:1698:Or$1845 \uartlite0_fbusrx_read_valid \memmap_done }
  ctrl outputs: { $procmux$1046_CMP $procmux$1029_CMP $procmux$1025_CMP $procmux$1013_CMP $procmux$1009_CMP $procmux$909_CMP $procmux$908_CMP $procmux$904_CMP $procmux$497_CMP $procmux$376_CMP $procmux$345_CMP $0\command_bridge0_state[3:0] }
  transition:     4'0000 10'---------- ->     4'0001 15'000000001000001
  transition:     4'1000 10'---------- ->     4'0111 15'000001000000111
  transition:     4'0100 10'---------0 ->     4'0100 15'001000000000100
  transition:     4'0100 10'---------1 ->     4'0101 15'001000000000101
  transition:     4'0010 10'00-------- ->     4'1001 15'100000000001001
  transition:     4'0010 10'-1-------- ->     4'0101 15'100000000000101
  transition:     4'0010 10'1--------- ->     4'0011 15'100000000000011
  transition:     4'1010 10'---------- ->     4'0000 15'000000010000000
  transition:     4'0110 10'---------0 ->     4'0110 15'000010000000110
  transition:     4'0110 10'---------1 ->     4'0111 15'000010000000111
  transition:     4'0001 10'--0-----0- ->     4'0001 15'000000000100001
  transition:     4'0001 10'--0-0-0-1- ->     4'0001 15'000000000100001
  transition:     4'0001 10'--0-001-1- ->     4'0001 15'000000000100001
  transition:     4'0001 10'--0-011-1- ->     4'1001 15'000000000101001
  transition:     4'0001 10'--001-0-1- ->     4'0001 15'000000000100001
  transition:     4'0001 10'--00101-1- ->     4'0001 15'000000000100001
  transition:     4'0001 10'--00111-1- ->     4'1001 15'000000000101001
  transition:     4'0001 10'--011---1- ->     4'1001 15'000000000101001
  transition:     4'0001 10'--1------- ->     4'0010 15'000000000100010
  transition:     4'1001 10'--------0- ->     4'1010 15'000000100001010
  transition:     4'1001 10'--------1- ->     4'1001 15'000000100001001
  transition:     4'0101 10'---------0 ->     4'0101 15'000100000000101
  transition:     4'0101 10'---------1 ->     4'0110 15'000100000000110
  transition:     4'0011 10'---------0 ->     4'0011 15'010000000000011
  transition:     4'0011 10'---------1 ->     4'0100 15'010000000000100
  transition:     4'0111 10'-------0-- ->     4'1000 15'000000000011000
  transition:     4'0111 10'-------1-- ->     4'1010 15'000000000011010
Extracting FSM `\uartlite0_uartrx0_state' from module `\catboard'.
  found $dff cell for state register: $procdff$1794
  root of input selection tree: $0\uartlite0_uartrx0_state[1:0]
  found ctrl input: $eq$iceriver/catboard.v:265$99_Y
  found ctrl input: $procmux$1588_CMP
  found ctrl input: $procmux$1448_CMP
  found ctrl input: $eq$iceriver/catboard.v:261$97_Y
  found state code: 2'00
  found ctrl input: \uartlite0_uartrx0_midbit
  found state code: 2'11
  found ctrl input: $eq$iceriver/catboard.v:238$93_Y
  found state code: 2'10
  found ctrl input: $logic_and$iceriver/catboard.v:229$91_Y
  found state code: 2'01
  found ctrl output: $eq$iceriver/catboard.v:261$97_Y
  found ctrl output: $eq$iceriver/catboard.v:265$99_Y
  found ctrl output: $procmux$1448_CMP
  found ctrl output: $procmux$1588_CMP
  ctrl inputs: { $eq$iceriver/catboard.v:238$93_Y $logic_and$iceriver/catboard.v:229$91_Y \uartlite0_uartrx0_midbit }
  ctrl outputs: { $procmux$1588_CMP $procmux$1448_CMP $eq$iceriver/catboard.v:265$99_Y $eq$iceriver/catboard.v:261$97_Y $0\uartlite0_uartrx0_state[1:0] }
  transition:       2'00 3'-0- ->       2'00 6'000100
  transition:       2'00 3'-1- ->       2'01 6'000101
  transition:       2'10 3'--0 ->       2'10 6'100010
  transition:       2'10 3'--1 ->       2'11 6'100011
  transition:       2'01 3'0-0 ->       2'01 6'010001
  transition:       2'01 3'1-0 ->       2'10 6'010010
  transition:       2'01 3'--1 ->       2'01 6'010001
  transition:       2'11 3'--- ->       2'00 6'001000
Extracting FSM `\uartlite0_uarttx0_state' from module `\catboard'.
  found $dff cell for state register: $procdff$1787
  root of input selection tree: $0\uartlite0_uarttx0_state[2:0]
  found ctrl input: $procmux$1336_CMP
  found ctrl input: $procmux$1340_CMP
  found ctrl input: $procmux$1347_CMP
  found ctrl input: $procmux$1351_CMP
  found ctrl input: $procmux$1355_CMP
  found ctrl input: \uartlite0_baudce
  found state code: 3'000
  found state code: 3'100
  found ctrl input: $eq$iceriver/catboard.v:310$111_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $logic_and$iceriver/catboard.v:292$108_Y
  found state code: 3'001
  found ctrl output: $procmux$1336_CMP
  found ctrl output: $procmux$1340_CMP
  found ctrl output: $procmux$1347_CMP
  found ctrl output: $procmux$1351_CMP
  found ctrl output: $procmux$1355_CMP
  ctrl inputs: { $eq$iceriver/catboard.v:310$111_Y $logic_and$iceriver/catboard.v:292$108_Y \uartlite0_baudce }
  ctrl outputs: { $procmux$1355_CMP $procmux$1351_CMP $procmux$1347_CMP $procmux$1340_CMP $procmux$1336_CMP $0\uartlite0_uarttx0_state[2:0] }
  transition:      3'000 3'-0- ->      3'000 8'10000000
  transition:      3'000 3'-1- ->      3'001 8'10000001
  transition:      3'100 3'--0 ->      3'100 8'00001100
  transition:      3'100 3'--1 ->      3'000 8'00001000
  transition:      3'010 3'0-0 ->      3'010 8'00100010
  transition:      3'010 3'1-0 ->      3'011 8'00100011
  transition:      3'010 3'--1 ->      3'010 8'00100010
  transition:      3'001 3'--0 ->      3'001 8'01000001
  transition:      3'001 3'--1 ->      3'010 8'01000010
  transition:      3'011 3'--0 ->      3'011 8'00010011
  transition:      3'011 3'--1 ->      3'100 8'00010100

2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uartlite0_uarttx0_state$1905' from module `\catboard'.
Optimizing FSM `$fsm$\uartlite0_uartrx0_state$1899' from module `\catboard'.
Optimizing FSM `$fsm$\command_bridge0_state$1886' from module `\catboard'.

2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing unused `$logic_not' cell `$eq$iceriver/catboard.v:261$97'.
  removing unused `$eq' cell `$eq$iceriver/catboard.v:265$99'.
  removing unused `$eq' cell `$procmux$345_CMP0'.
  removing unused `$eq' cell `$procmux$376_CMP0'.
  removing unused `$logic_not' cell `$procmux$497_CMP0'.
  removing unused `$eq' cell `$procmux$904_CMP0'.
  removing unused `$pmux' cell `$procmux$903'.
  removing unused `$mux' cell `$procmux$906'.
  removing unused `$eq' cell `$procmux$908_CMP0'.
  removing unused `$eq' cell `$procmux$909_CMP0'.
  removing unused `$mux' cell `$procmux$911'.
  removing unused `$mux' cell `$procmux$915'.
  removing unused `$mux' cell `$procmux$919'.
  removing unused `$mux' cell `$procmux$923'.
  removing unused `$mux' cell `$procmux$927'.
  removing unused `$pmux' cell `$procmux$931'.
  removing unused `$mux' cell `$procmux$938'.
  removing unused `$mux' cell `$procmux$940'.
  removing unused `$mux' cell `$procmux$944'.
  removing unused `$mux' cell `$procmux$946'.
  removing unused `$mux' cell `$procmux$948'.
  removing unused `$mux' cell `$procmux$951'.
  removing unused `$eq' cell `$procmux$1009_CMP0'.
  removing unused `$eq' cell `$procmux$1013_CMP0'.
  removing unused `$eq' cell `$procmux$1025_CMP0'.
  removing unused `$eq' cell `$procmux$1029_CMP0'.
  removing unused `$eq' cell `$procmux$1046_CMP0'.
  removing unused `$mux' cell `$procmux$1333'.
  removing unused `$eq' cell `$procmux$1336_CMP0'.
  removing unused `$pmux' cell `$procmux$1335'.
  removing unused `$mux' cell `$procmux$1338'.
  removing unused `$eq' cell `$procmux$1340_CMP0'.
  removing unused `$mux' cell `$procmux$1342'.
  removing unused `$mux' cell `$procmux$1345'.
  removing unused `$eq' cell `$procmux$1347_CMP0'.
  removing unused `$mux' cell `$procmux$1349'.
  removing unused `$eq' cell `$procmux$1351_CMP0'.
  removing unused `$mux' cell `$procmux$1353'.
  removing unused `$logic_not' cell `$procmux$1355_CMP0'.
  removing unused `$eq' cell `$procmux$1448_CMP0'.
  removing unused `$pmux' cell `$procmux$1583'.
  removing unused `$mux' cell `$procmux$1586'.
  removing unused `$eq' cell `$procmux$1588_CMP0'.
  removing unused `$mux' cell `$procmux$1590'.
  removing unused `$mux' cell `$procmux$1593'.
  removing unused `$mux' cell `$procmux$1597'.
  removing unused `$dff' cell `$procdff$1680'.
  removing unused `$dff' cell `$procdff$1787'.
  removing unused `$dff' cell `$procdff$1794'.
  removed 49 unused temporary wires.
Removed 143 unused cells and 966 unused wires.

2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\command_bridge0_state$1886' from module `\catboard'.
  Removing unused output signal $0\command_bridge0_state[3:0] [0].
  Removing unused output signal $0\command_bridge0_state[3:0] [1].
  Removing unused output signal $0\command_bridge0_state[3:0] [2].
  Removing unused output signal $0\command_bridge0_state[3:0] [3].
Optimizing FSM `$fsm$\uartlite0_uartrx0_state$1899' from module `\catboard'.
  Removing unused output signal $0\uartlite0_uartrx0_state[1:0] [0].
  Removing unused output signal $0\uartlite0_uartrx0_state[1:0] [1].
Optimizing FSM `$fsm$\uartlite0_uarttx0_state$1905' from module `\catboard'.
  Removing unused output signal $0\uartlite0_uarttx0_state[2:0] [0].
  Removing unused output signal $0\uartlite0_uarttx0_state[2:0] [1].
  Removing unused output signal $0\uartlite0_uarttx0_state[2:0] [2].
  Removing unused output signal $procmux$1336_CMP.

2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\command_bridge0_state$1886' from module `\catboard' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0100 -> --------1--
  0010 -> -------1---
  1010 -> ------1----
  0110 -> -----1-----
  0001 -> ----1------
  1001 -> ---1-------
  0101 -> --1--------
  0011 -> -1---------
  0111 -> 1----------
Recoding FSM `$fsm$\uartlite0_uartrx0_state$1899' from module `\catboard' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\uartlite0_uarttx0_state$1905' from module `\catboard' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\command_bridge0_state$1886' from module `\catboard':
-------------------------------------

  Information on FSM $fsm$\command_bridge0_state$1886 (\command_bridge0_state):

  Number of input signals:   10
  Number of output signals:  11
  Number of state bits:      11

  Input signals:
    0: \memmap_done
    1: \uartlite0_fbusrx_read_valid
    2: $auto$rtlil.cc:1698:Or$1845
    3: $eq$iceriver/catboard.v:631$268_Y
    4: $ne$iceriver/catboard.v:632$269_Y
    5: $eq$iceriver/catboard.v:631$270_Y
    6: $ne$iceriver/catboard.v:632$271_Y
    7: $eq$iceriver/catboard.v:641$273_Y
    8: $procmux$933_CMP
    9: $procmux$1044_CMP

  Output signals:
    0: $procmux$345_CMP
    1: $procmux$376_CMP
    2: $procmux$497_CMP
    3: $procmux$904_CMP
    4: $procmux$908_CMP
    5: $procmux$909_CMP
    6: $procmux$1009_CMP
    7: $procmux$1013_CMP
    8: $procmux$1025_CMP
    9: $procmux$1029_CMP
   10: $procmux$1046_CMP

  State encoding:
    0: 11'----------1
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'----------   ->     6 11'00000000100
      1:     1 10'----------   ->    10 11'00000100000
      2:     2 10'---------0   ->     2 11'00100000000
      3:     2 10'---------1   ->     8 11'00100000000
      4:     3 10'00--------   ->     7 11'10000000000
      5:     3 10'-1--------   ->     8 11'10000000000
      6:     3 10'1---------   ->     9 11'10000000000
      7:     4 10'----------   ->     0 11'00000001000
      8:     5 10'---------0   ->     5 11'00001000000
      9:     5 10'---------1   ->    10 11'00001000000
     10:     6 10'--1-------   ->     3 11'00000000010
     11:     6 10'--0-----0-   ->     6 11'00000000010
     12:     6 10'--0-0-0-1-   ->     6 11'00000000010
     13:     6 10'--001-0-1-   ->     6 11'00000000010
     14:     6 10'--0-001-1-   ->     6 11'00000000010
     15:     6 10'--00101-1-   ->     6 11'00000000010
     16:     6 10'--0-011-1-   ->     7 11'00000000010
     17:     6 10'--00111-1-   ->     7 11'00000000010
     18:     6 10'--011---1-   ->     7 11'00000000010
     19:     7 10'--------0-   ->     4 11'00000010000
     20:     7 10'--------1-   ->     7 11'00000010000
     21:     8 10'---------1   ->     5 11'00010000000
     22:     8 10'---------0   ->     8 11'00010000000
     23:     9 10'---------1   ->     2 11'01000000000
     24:     9 10'---------0   ->     9 11'01000000000
     25:    10 10'-------0--   ->     1 11'00000000001
     26:    10 10'-------1--   ->     4 11'00000000001

-------------------------------------

FSM `$fsm$\uartlite0_uartrx0_state$1899' from module `\catboard':
-------------------------------------

  Information on FSM $fsm$\uartlite0_uartrx0_state$1899 (\uartlite0_uartrx0_state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \uartlite0_uartrx0_midbit
    1: $logic_and$iceriver/catboard.v:229$91_Y
    2: $eq$iceriver/catboard.v:238$93_Y

  Output signals:
    0: $eq$iceriver/catboard.v:261$97_Y
    1: $eq$iceriver/catboard.v:265$99_Y
    2: $procmux$1448_CMP
    3: $procmux$1588_CMP

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'-0-   ->     0 4'0001
      1:     0 3'-1-   ->     2 4'0001
      2:     1 3'--0   ->     1 4'1000
      3:     1 3'--1   ->     3 4'1000
      4:     2 3'1-0   ->     1 4'0100
      5:     2 3'0-0   ->     2 4'0100
      6:     2 3'--1   ->     2 4'0100
      7:     3 3'---   ->     0 4'0010

-------------------------------------

FSM `$fsm$\uartlite0_uarttx0_state$1905' from module `\catboard':
-------------------------------------

  Information on FSM $fsm$\uartlite0_uarttx0_state$1905 (\uartlite0_uarttx0_state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \uartlite0_baudce
    1: $logic_and$iceriver/catboard.v:292$108_Y
    2: $eq$iceriver/catboard.v:310$111_Y

  Output signals:
    0: $procmux$1340_CMP
    1: $procmux$1347_CMP
    2: $procmux$1351_CMP
    3: $procmux$1355_CMP

  State encoding:
    0:    5'----1
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'-0-   ->     0 4'1000
      1:     0 3'-1-   ->     3 4'1000
      2:     1 3'--1   ->     0 4'0000
      3:     1 3'--0   ->     1 4'0000
      4:     2 3'0-0   ->     2 4'0010
      5:     2 3'--1   ->     2 4'0010
      6:     2 3'1-0   ->     4 4'0010
      7:     3 3'--1   ->     2 4'0100
      8:     3 3'--0   ->     3 4'0100
      9:     4 3'--1   ->     1 4'0001
     10:     4 3'--0   ->     4 4'0001

-------------------------------------

2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\command_bridge0_state$1886' from module `\catboard'.
Mapping FSM `$fsm$\uartlite0_uartrx0_state$1899' from module `\catboard'.
Mapping FSM `$fsm$\uartlite0_uarttx0_state$1905' from module `\catboard'.

2.7.11. Executing OPT pass (performing simple optimizations).

2.7.11.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2025' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2034' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2007' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1925' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1924 = \memmap_done'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1921' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2011' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2010 = $procmux$1044_CMP'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2016' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2015 = \memmap_done'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1917' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1930' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1929 = $eq$iceriver/catboard.v:641$273_Y'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2102' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1934' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2039' in module `catboard' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2093' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2092 = $logic_and$iceriver/catboard.v:292$108_Y'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2089' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2043' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2042 = \uartlite0_uartrx0_midbit'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2082' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2081 = \uartlite0_baudce'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2078' in module `catboard' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2047' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2046 = $logic_and$iceriver/catboard.v:229$91_Y'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2073' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2072 = \uartlite0_baudce'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2069' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2002' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2001 = $procmux$933_CMP'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1998' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1997 = \memmap_done'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1994' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1947' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1946 = \memmap_done'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2052' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2051 = \uartlite0_uartrx0_midbit'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1943' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1952' in module `catboard' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1989' in module `catboard' with $logic_not.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1985' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1984 = \uartlite0_fbusrx_read_valid'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2064' in module `catboard' with inverter.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$2060' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$2059 = \uartlite0_baudce'.
Replacing $eq cell `$auto$fsm_map.cc:77:implement_pattern_cache$1938' (1) in module `\catboard' with constant driver `$auto$fsm_map.cc:74:implement_pattern_cache$1937 = $auto$rtlil.cc:1698:Or$1845'.

2.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$2069' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$2089'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$2068 = $auto$fsm_map.cc:74:implement_pattern_cache$2088
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$2069' from module `\catboard'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$2102' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$2089'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$2101 = $auto$fsm_map.cc:74:implement_pattern_cache$2088
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$2102' from module `\catboard'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1994' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$2007'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1993 = $auto$fsm_map.cc:74:implement_pattern_cache$2006
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1994' from module `\catboard'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1943' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$2007'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1942 = $auto$fsm_map.cc:74:implement_pattern_cache$2006
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1943' from module `\catboard'.
  Cell `$auto$fsm_map.cc:77:implement_pattern_cache$1921' is identical to cell `$auto$fsm_map.cc:77:implement_pattern_cache$2007'.
    Redirecting output \Y: $auto$fsm_map.cc:74:implement_pattern_cache$1920 = $auto$fsm_map.cc:74:implement_pattern_cache$2006
    Removing $not cell `$auto$fsm_map.cc:77:implement_pattern_cache$1921' from module `\catboard'.
Removed a total of 5 cells.

2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 50 unused temporary wires.
Removed 143 unused cells and 1016 unused wires.

2.7.11.5. Finished fast OPT passes.

2.7.12. Executing MEMORY pass.

2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:594$308' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:595$309' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:596$310' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:597$311' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:598$312' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:599$313' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:600$314' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:601$315' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:602$316' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:603$317' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:604$318' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:605$319' in module `\catboard': no (compatible) $dff found.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:638$320' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:688$321' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:689$322' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:690$323' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\command_bridge0_packet$iceriver/catboard.v:691$324' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$300' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$307' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$296' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302' in module `\catboard': merged $dff to cell.
Checking cell `$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$303' in module `\catboard': merged $dff to cell.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:100$44' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:101$45' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:102$46' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:103$47' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:104$48' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:105$49' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:106$50' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:107$51' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:653$275' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\command_bridge0_packet$iceriver/catboard.v:700$278' in module `\catboard': merged address $dff to cell.
Checking cell `$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:337$112' in module `\catboard': merged address $dff to cell.
Checking cell `$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$147' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$148' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$149' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:434$165' in module `\catboard': merged address $dff to cell.
Checking cell `$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$200' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$201' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$202' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:165$66' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$77' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$78' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:421$152' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$163' in module `\catboard': no (compatible) $dff found.
Checking cell `$memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$164' in module `\catboard': no (compatible) $dff found.

2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing unused `$dff' cell `$procdff$1723'.
  removing unused `$dff' cell `$procdff$1724'.
  removing unused `$dff' cell `$procdff$1725'.
  removing unused `$dff' cell `$procdff$1728'.
  removing unused `$dff' cell `$procdff$1736'.
  removing unused `$dff' cell `$procdff$1741'.
  removing unused `$dff' cell `$procdff$1742'.
  removing unused `$dff' cell `$procdff$1744'.
  removing unused `$dff' cell `$procdff$1747'.
  removing unused `$dff' cell `$procdff$1750'.
  removing unused `$dff' cell `$procdff$1758'.
  removing unused `$dff' cell `$procdff$1761'.
  removing unused `$dff' cell `$procdff$1764'.
  removing unused `$dff' cell `$procdff$1767'.
  removing unused `$dff' cell `$procdff$1768'.
  removing unused `$dff' cell `$procdff$1770'.
  removing unused `$dff' cell `$procdff$1773'.
  removing unused `$dff' cell `$procdff$1776'.
  removing unused `$dff' cell `$procdff$1802'.
  removing unused `$dff' cell `$procdff$1805'.
  removing unused `$dff' cell `$procdff$1808'.
  removed 21 unused temporary wires.
Removed 164 unused cells and 1037 unused wires.

2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory catboard.command_bridge0_packet by address:
    Port 0 ($memwr$\command_bridge0_packet$iceriver/catboard.v:594$308) has addr 4'xxxx.
      Active bits: 00000000
    Port 1 ($memwr$\command_bridge0_packet$iceriver/catboard.v:595$309) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 0 into this one.
      Active bits: 00000000
    Port 2 ($memwr$\command_bridge0_packet$iceriver/catboard.v:596$310) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 1 into this one.
      Active bits: 00000000
    Port 3 ($memwr$\command_bridge0_packet$iceriver/catboard.v:597$311) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 2 into this one.
      Active bits: 00000000
    Port 4 ($memwr$\command_bridge0_packet$iceriver/catboard.v:598$312) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 3 into this one.
      Active bits: 00000000
    Port 5 ($memwr$\command_bridge0_packet$iceriver/catboard.v:599$313) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 4 into this one.
      Active bits: 00000000
    Port 6 ($memwr$\command_bridge0_packet$iceriver/catboard.v:600$314) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 5 into this one.
      Active bits: 00000000
    Port 7 ($memwr$\command_bridge0_packet$iceriver/catboard.v:601$315) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 6 into this one.
      Active bits: 00000000
    Port 8 ($memwr$\command_bridge0_packet$iceriver/catboard.v:602$316) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 7 into this one.
      Active bits: 00000000
    Port 9 ($memwr$\command_bridge0_packet$iceriver/catboard.v:603$317) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 8 into this one.
      Active bits: 00000000
    Port 10 ($memwr$\command_bridge0_packet$iceriver/catboard.v:604$318) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 9 into this one.
      Active bits: 00000000
    Port 11 ($memwr$\command_bridge0_packet$iceriver/catboard.v:605$319) has addr 4'xxxx.
      Active bits: 00000000
      Merging port 10 into this one.
      Active bits: 00000000
  New clock domain: posedge \clock
    Port 12 ($memwr$\command_bridge0_packet$iceriver/catboard.v:638$320) has addr \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3:0].
      Active bits: 11111111
    Port 13 ($memwr$\command_bridge0_packet$iceriver/catboard.v:688$321) has addr 4'1000.
      Active bits: 11111111
    Port 14 ($memwr$\command_bridge0_packet$iceriver/catboard.v:689$322) has addr 4'1001.
      Active bits: 11111111
    Port 15 ($memwr$\command_bridge0_packet$iceriver/catboard.v:690$323) has addr 4'1010.
      Active bits: 11111111
    Port 16 ($memwr$\command_bridge0_packet$iceriver/catboard.v:691$324) has addr 4'1011.
      Active bits: 11111111
Populating enable bits on write ports of memory catboard.uartlite0_fifo_fast0_mem with aync read feedback:
  Analyzing write port $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297.
  Analyzing write port $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298.
  Analyzing write port $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299.
Consolidating write ports of memory catboard.uartlite0_fifo_fast0_mem by address:
  New clock domain: posedge \clock
    Port 0 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297) has addr 2'00.
      Active bits: 11111111
    Port 1 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298) has addr 2'01.
      Active bits: 11111111
    Port 2 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299) has addr 2'10.
      Active bits: 11111111
    Port 3 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$300) has addr 2'11.
      Active bits: 11111111
Populating enable bits on write ports of memory catboard.uartlite0_fifo_fast1_mem with aync read feedback:
  Analyzing write port $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304.
  Analyzing write port $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305.
  Analyzing write port $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306.
Consolidating write ports of memory catboard.uartlite0_fifo_fast1_mem by address:
  New clock domain: posedge \clock
    Port 0 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304) has addr 2'00.
      Active bits: 11111111
    Port 1 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305) has addr 2'01.
      Active bits: 11111111
    Port 2 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306) has addr 2'10.
      Active bits: 11111111
    Port 3 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$307) has addr 2'11.
      Active bits: 11111111
Populating enable bits on write ports of memory catboard.uartlite0_syncro0_staps with aync read feedback:
  Analyzing write port $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294.
  Analyzing write port $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295.
Consolidating write ports of memory catboard.uartlite0_syncro0_staps by address:
  New clock domain: posedge \clock
    Port 0 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294) has addr 2'00.
      Active bits: 1
    Port 1 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295) has addr 2'01.
      Active bits: 1
    Port 2 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$296) has addr 2'10.
      Active bits: 1
Populating enable bits on write ports of memory catboard.uartlite0_syncro1_staps with aync read feedback:
  Analyzing write port $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301.
  Analyzing write port $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302.
Consolidating write ports of memory catboard.uartlite0_syncro1_staps by address:
  New clock domain: posedge \clock
    Port 0 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301) has addr 2'00.
      Active bits: 1
    Port 1 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302) has addr 2'01.
      Active bits: 1
    Port 2 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$303) has addr 2'10.
      Active bits: 1
Consolidating write ports of memory catboard.command_bridge0_packet using sat-based resource sharing:
  Port 0 ($memwr$\command_bridge0_packet$iceriver/catboard.v:605$319) unclocked: not considered
  Port 1 ($memwr$\command_bridge0_packet$iceriver/catboard.v:638$320) on posedge \clock: considered
  Port 2 ($memwr$\command_bridge0_packet$iceriver/catboard.v:688$321) on posedge \clock: considered
  Port 3 ($memwr$\command_bridge0_packet$iceriver/catboard.v:689$322) on posedge \clock: considered
  Port 4 ($memwr$\command_bridge0_packet$iceriver/catboard.v:690$323) on posedge \clock: considered
  Port 5 ($memwr$\command_bridge0_packet$iceriver/catboard.v:691$324) on posedge \clock: considered
  Adding one-hot constraint for wire command_bridge0_state.
  Common input cone for all EN signals: 8 cells.
  Size of unconstrained SAT problem: 62 variables, 234 clauses
  Merging port 1 into port 2.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
Consolidating write ports of memory catboard.uartlite0_fifo_fast0_mem using sat-based resource sharing:
  Port 0 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297) on posedge \clock: considered
  Port 1 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298) on posedge \clock: considered
  Port 2 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299) on posedge \clock: considered
  Port 3 ($memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$300) on posedge \clock: considered
  Common input cone for all EN signals: 3 cells.
  Size of unconstrained SAT problem: 19 variables, 41 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
Consolidating write ports of memory catboard.uartlite0_fifo_fast1_mem using sat-based resource sharing:
  Port 0 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304) on posedge \clock: considered
  Port 1 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305) on posedge \clock: considered
  Port 2 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306) on posedge \clock: considered
  Port 3 ($memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$307) on posedge \clock: considered
  Common input cone for all EN signals: 1 cells.
  Size of unconstrained SAT problem: 9 variables, 18 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
Consolidating write ports of memory catboard.uartlite0_syncro0_staps using sat-based resource sharing:
  Port 0 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294) on posedge \clock: not considered
  Port 1 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295) on posedge \clock: not considered
  Port 2 ($memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$296) on posedge \clock: not considered
  No two subsequent ports in same clock domain considered -> nothing to consolidate.
Consolidating write ports of memory catboard.uartlite0_syncro1_staps using sat-based resource sharing:
  Port 0 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301) on posedge \clock: not considered
  Port 1 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302) on posedge \clock: not considered
  Port 2 ($memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$303) on posedge \clock: not considered
  No two subsequent ports in same clock domain considered -> nothing to consolidate.

2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 164 unused cells and 1037 unused wires.

2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\command_bridge0_packet' in module `\catboard':
  $memwr$\command_bridge0_packet$iceriver/catboard.v:605$319 ($memwr)
  $memwr$\command_bridge0_packet$iceriver/catboard.v:688$321 ($memwr)
  $memwr$\command_bridge0_packet$iceriver/catboard.v:689$322 ($memwr)
  $memwr$\command_bridge0_packet$iceriver/catboard.v:690$323 ($memwr)
  $memwr$\command_bridge0_packet$iceriver/catboard.v:691$324 ($memwr)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:100$44 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:101$45 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:102$46 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:103$47 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:104$48 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:105$49 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:106$50 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:107$51 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:653$275 ($memrd)
  $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\uartlite0_fifo_fast0_mem' in module `\catboard':
  $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$297 ($memwr)
  $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$298 ($memwr)
  $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$299 ($memwr)
  $memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$300 ($memwr)
  $memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:337$112 ($memrd)
  $memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$147 ($memrd)
  $memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$148 ($memrd)
  $memrd$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$149 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\uartlite0_fifo_fast1_mem' in module `\catboard':
  $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$304 ($memwr)
  $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$305 ($memwr)
  $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$306 ($memwr)
  $memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$307 ($memwr)
  $memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:434$165 ($memrd)
  $memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$200 ($memrd)
  $memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$201 ($memrd)
  $memrd$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$202 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\uartlite0_syncro0_staps' in module `\catboard':
  $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:170$294 ($memwr)
  $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$295 ($memwr)
  $memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$296 ($memwr)
  $memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:165$66 ($memrd)
  $memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$77 ($memrd)
  $memrd$\uartlite0_syncro0_staps$iceriver/catboard.v:172$78 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\uartlite0_syncro1_staps' in module `\catboard':
  $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:426$301 ($memwr)
  $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$302 ($memwr)
  $memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$303 ($memwr)
  $memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:421$152 ($memrd)
  $memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$163 ($memrd)
  $memrd$\uartlite0_syncro1_staps$iceriver/catboard.v:428$164 ($memrd)

2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 164 unused cells and 1037 unused wires.

2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing catboard.command_bridge0_packet:
  Properties: ports=14 bits=96 rports=10 wports=4 dbits=8 abits=4 words=12
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=244 dwaste=8 bwaste=4000 waste=4000 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clock.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clock.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=500 dwaste=0 bwaste=4000 waste=4000 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clock.
        Mapped to bram port B1.
      Write port #1 is in clock domain \clock.
        Failed to map write port #1.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1012 dwaste=0 bwaste=4048 waste=4048 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2036 dwaste=0 bwaste=4072 waste=4072 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing catboard.uartlite0_fifo_fast0_mem:
  Properties: ports=8 bits=32 rports=4 wports=4 dbits=8 abits=2 words=4
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=252 dwaste=8 bwaste=4064 waste=4064 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=508 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1020 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2044 dwaste=0 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing catboard.uartlite0_fifo_fast1_mem:
  Properties: ports=8 bits=32 rports=4 wports=4 dbits=8 abits=2 words=4
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=252 dwaste=8 bwaste=4064 waste=4064 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=508 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1020 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2044 dwaste=0 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing catboard.uartlite0_syncro0_staps:
  Properties: ports=6 bits=3 rports=3 wports=3 dbits=1 abits=2 words=3
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=253 dwaste=15 bwaste=4093 waste=4093 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=509 dwaste=7 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1021 dwaste=3 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2045 dwaste=1 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing catboard.uartlite0_syncro1_staps:
  Properties: ports=6 bits=3 rports=3 wports=3 dbits=1 abits=2 words=3
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=253 dwaste=15 bwaste=4093 waste=4093 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=509 dwaste=7 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1021 dwaste=3 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2045 dwaste=1 bwaste=4093 waste=4093 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.

2.9. Executing TECHMAP pass (map to technology primitives).

2.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$procmux$708' (mux_sel01) in module `\catboard' with constant driver `$procmux$708_Y [7] = \memmap_done'.
Replacing $reduce_or cell `$auto$memory_share.cc:620:consolidate_wr_using_sat$2106' (and_or_buffer) in module `\catboard' with constant driver `$auto$rtlil.cc:1671:ReduceOr$2107 = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $mux cell `$procmux$1113' (mux_sel01) in module `\catboard' with constant driver `\uartlite0_fbusrx_read = $logic_and$iceriver/catboard.v:517$209_Y'.
Replacing $mux cell `$procmux$659' (mux_sel01) in module `\catboard' with constant driver `$procmux$659_Y [7] = \uartlite0_fbusrx_read_valid'.
Replacing port A of $logic_not cell `$eq$iceriver/catboard.v:631$268' in module `\catboard' with shorter expression: { 1'0 \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt } -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt
Replacing $and cell `$and$iceriver/catboard.v:755$292' in module `catboard' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$2123': A=1'1, B=$auto$wreduce.cc:347:run$1822 [0]
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$2125': A=1'0, B=1'0
Replacing $mux cell `$procmux$1116' (mux_sel01) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:496$23_EN[7:0]$190 [7] = \uartlite0_uartrx0_fbusrx_write'.
Replacing $mux cell `$procmux$1224' (mux_sel01) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:399$16_EN[7:0]$137 [7] = \uartlite0_fbustx_write'.
Replacing $mux cell `$procmux$1383' (mux_sel01) in module `\catboard' with constant driver `$procmux$1383_Y = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $mux cell `$procmux$1437' (mux_sel01) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_midbit[0:0] = $logic_and$iceriver/catboard.v:271$104_Y'.
Replacing $mux cell `$procmux$1614' (mux_sel01) in module `\catboard' with constant driver `$procmux$1614_Y = \uartlite0_uartrx0_midbit'.
Replacing $mux cell `$procmux$1628' (mux_sel01) in module `\catboard' with constant driver `$0\uartlite0_baudce16[0:0] = $auto$rtlil.cc:1671:ReduceOr$1835'.
Replacing $mux cell `$procmux$1641' (mux_sel01) in module `\catboard' with constant driver `$procmux$1641_Y = $eq$iceriver/catboard.v:185$82_Y'.
Replacing $mux cell `$procmux$1649' (mux_sel01) in module `\catboard' with constant driver `$0\glbl_tick_sec[0:0] = $logic_and$iceriver/catboard.v:155$65_Y'.
Replacing $mux cell `$procmux$1661' (mux_sel01) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_timer_counter0_overflow[0:0] = $eq$iceriver/catboard.v:128$57_Y'.
Replacing $and cell `$auto$opt_expr.cc:158:group_cell_inputs$2125' (const_and) in module `\catboard' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$2124 = 1'0'.
Replacing $and cell `$auto$opt_expr.cc:158:group_cell_inputs$2123' (and_or_buffer) in module `\catboard' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$2122 = $auto$wreduce.cc:347:run$1822 [0]'.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 15 unused temporary wires.
Removed 164 unused cells and 1052 unused wires.

2.10.5. Finished fast OPT passes.

2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \command_bridge0_packet in module \catboard:
  created 12 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 150 $mux cells.
  write interface: 48 write mux blocks.
Mapping memory cell \uartlite0_fifo_fast0_mem in module \catboard:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 12 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory cell \uartlite0_fifo_fast1_mem in module \catboard:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 12 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory cell \uartlite0_syncro0_staps in module \catboard:
  created 3 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 9 $mux cells.
  write interface: 9 write mux blocks.
Mapping memory cell \uartlite0_syncro1_staps in module \catboard:
  created 3 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 9 $mux cells.
  write interface: 9 write mux blocks.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$b$2416
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro1_staps$rdmux[2][1][1]$b$3263
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$a$2283 [4:2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$a$2415 [1:0]
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro1_staps$rdmux[1][1][1]$b$3254
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$a$2415 [4:3]
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro1_staps$rdmux[0][1][1]$b$3245
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$a$2415 [7:6]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$a$2283 [7:5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$b$2281 [4:0]
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro0_staps$rdmux[2][1][1]$b$3212
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280 [7:6]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$b$2281 [6:5]
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro0_staps$rdmux[1][1][1]$b$3203
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280 [1:0]
Setting undriven signal in catboard to undef: $memory\uartlite0_syncro0_staps$rdmux[0][1][1]$b$3194
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280 [4:3]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[8][3][7]$b$2554
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[8][3][7]$a$2553
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[8][3][6]$b$2551
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[8][3][6]$a$2550
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$b$2236 [3]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [4]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [7:5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$a$2283 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280 [5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[9][3][6]$b$2598 [1:0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [3:2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[4][3][7]$b$2374
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[4][3][7]$a$2373
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[4][3][6]$b$2371
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [3]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$a$2238 [1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$a$2415 [5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$b$2239 [7:2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$a$2238 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[4][3][6]$a$2370
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[9][3][6]$b$2598 [7:2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$b$2236 [2:1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$b$2239 [1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][7]$b$2509
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][7]$a$2508 [6:0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [7]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$a$2505
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$a$2238 [7:2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$b$2236 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$a$2235 [7:1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$b$2236 [7:4]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][6]$a$2235 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][7]$a$2508 [7]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[1][3][7]$b$2239 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280 [2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][6]$b$2281 [7]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][7]$b$2329
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][7]$a$2328
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$b$2326
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[6][3][7]$b$2464
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[6][3][7]$a$2463
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[6][3][6]$b$2461
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[6][3][6]$a$2460
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][6]$a$2415 [2]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[0][3][7]$b$2194
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[0][3][7]$a$2193
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[0][3][6]$b$2191
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[0][3][6]$a$2190 [6:0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[0][3][6]$a$2190 [7]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[9][3][7]$b$2601
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[9][3][7]$a$2600
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[9][3][6]$a$2597
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [1:0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [4:3]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [5]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [7:6]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[3][3][6]$a$2325 [1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506 [6]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [4]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$a$2283 [1]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[2][3][7]$b$2284 [0]
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][7]$b$2419
Setting undriven signal in catboard to undef: $memory\command_bridge0_packet$rdmux[5][3][7]$a$2418
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2668' (isneq) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2669 = 1'0'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2622' (empty) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2623 = 1'1'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$3016' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$3017 = 1'0'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[1][0][0]$3219' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[1][0][0]$y$3220 = \uartlite0_syncro0_staps[1]'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[1][1][1]$3201' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[1][0][0]$b$3197 = $memory\uartlite0_syncro0_staps$rdmux[1][1][1]$a$3202'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[1][1][0]$3198' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[1][0][0]$a$3196 = $memory\uartlite0_syncro0_staps$rdmux[1][1][0]$a$3199'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[1][0][0]$3195' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_DATA[0:0]$72 = $memory\uartlite0_syncro0_staps$rdmux[1][0][0]$a$3196'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2658' (empty) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2659 = 1'1'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2660' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2661 = 1'1'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[1][1][0]$3221' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[1][1][0]$y$3222 = $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$14_DATA[0:0]$72'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2998' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2999 = 1'1'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[0][0][0]$3213' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[0][0][0]$y$3214 = \uart_rx'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2620' (isneq) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2621 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2624' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2625 = 1'0'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[0][1][0]$3215' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[0][1][0]$y$3216 = $memory\uartlite0_syncro0_staps$wrmux[0][0][0]$y$3214'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[2][1][1]$3210' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[2][0][0]$b$3206 = $memory\uartlite0_syncro0_staps$rdmux[2][1][1]$b$3212'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[2][1][0]$3207' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[2][0][0]$a$3205 = $memory\uartlite0_syncro0_staps$rdmux[2][1][0]$b$3209'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[2][0][0]$3204' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_DATA[0:0]$75 = $memory\uartlite0_syncro0_staps$rdmux[2][0][0]$a$3205'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2626' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2627 = 1'0'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[0][2][0]$3217' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[0][2][0]$y$3218 = $memory\uartlite0_syncro0_staps$wrmux[0][1][0]$y$3216'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][7]$2327' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][3]$b$2305 = $memory\command_bridge0_packet$rdmux[3][3][7]$b$2329'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][3]$2225' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][1]$b$2209 = $memory\command_bridge0_packet$rdmux[1][3][3]$b$2227'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][2]$2222' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][1]$a$2208 = $memory\command_bridge0_packet$rdmux[1][3][2]$b$2224'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][2][1]$2207' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][1][0]$b$2200 = $memory\command_bridge0_packet$rdmux[1][2][1]$b$2209'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][1]$2219' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][0]$b$2206 = $memory\command_bridge0_packet$rdmux[1][3][1]$b$2221'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][0]$2216' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][0]$a$2205 = $memory\command_bridge0_packet$rdmux[1][3][0]$b$2218'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][2][0]$2204' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][1][0]$a$2199 = $memory\command_bridge0_packet$rdmux[1][2][0]$b$2206'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][1][0]$2198' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][0][0]$a$2196 = $memory\command_bridge0_packet$rdmux[1][1][0]$a$2199'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][0]$2351' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][0]$a$2340 = $memory\command_bridge0_packet$rdmux[4][3][0]$a$2352'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][1]$2354' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][0]$b$2341 = $memory\command_bridge0_packet$rdmux[4][3][1]$a$2355'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][2][0]$2339' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][1][0]$a$2334 = $memory\command_bridge0_packet$rdmux[4][2][0]$a$2340'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][3]$2360' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][1]$b$2344 = $memory\command_bridge0_packet$rdmux[4][3][3]$a$2361'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][2]$2357' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][1]$a$2343 = $memory\command_bridge0_packet$rdmux[4][3][2]$a$2358'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][2][1]$2342' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][1][0]$b$2335 = $memory\command_bridge0_packet$rdmux[4][2][1]$a$2343'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][1][0]$2333' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][0][0]$a$2331 = $memory\command_bridge0_packet$rdmux[4][1][0]$a$2334'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][4]$2363' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][2]$a$2346 = $memory\command_bridge0_packet$rdmux[4][3][4]$a$2364'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][5]$2366' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][2]$b$2347 = $memory\command_bridge0_packet$rdmux[4][3][5]$a$2367'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][2][2]$2345' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][1][1]$a$2337 = $memory\command_bridge0_packet$rdmux[4][2][2]$a$2346'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][6]$2369' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][3]$a$2349 = $memory\command_bridge0_packet$rdmux[4][3][6]$a$2370'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][3][7]$2372' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][2][3]$b$2350 = $memory\command_bridge0_packet$rdmux[4][3][7]$a$2373'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][2][3]$2348' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][1][1]$b$2338 = $memory\command_bridge0_packet$rdmux[4][2][3]$a$2349'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][1][1]$2336' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[4][0][0]$b$2332 = $memory\command_bridge0_packet$rdmux[4][1][1]$a$2337'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[4][0][0]$2330' (1) in module `\catboard' with constant driver `\command_bridge0_data [31:24] = $memory\command_bridge0_packet$rdmux[4][0][0]$b$2332'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[0][1][1]$3192' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[0][0][0]$b$3188 = $memory\uartlite0_syncro0_staps$rdmux[0][1][1]$a$3193'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[0][1][0]$3189' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$rdmux[0][0][0]$a$3187 = $memory\uartlite0_syncro0_staps$rdmux[0][1][0]$a$3190'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$rdmux[0][0][0]$3186' (1) in module `\catboard' with constant driver `\uartlite0_rx = $memory\uartlite0_syncro0_staps$rdmux[0][0][0]$b$3188'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][5]$2321' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][2]$b$2302 = $memory\command_bridge0_packet$rdmux[3][3][5]$b$2323'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][6]$2234' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][3]$a$2214 = $memory\command_bridge0_packet$rdmux[1][3][6]$b$2236'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][7]$2237' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][3]$b$2215 = $memory\command_bridge0_packet$rdmux[1][3][7]$b$2239'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][2][3]$2213' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][1][1]$b$2203 = $memory\command_bridge0_packet$rdmux[1][2][3]$b$2215'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][5]$2231' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][2]$b$2212 = $memory\command_bridge0_packet$rdmux[1][3][5]$b$2233'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][3][4]$2228' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][2][2]$a$2211 = $memory\command_bridge0_packet$rdmux[1][3][4]$b$2230'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][2][2]$2210' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][1][1]$a$2202 = $memory\command_bridge0_packet$rdmux[1][2][2]$b$2212'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][1][1]$2201' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[1][0][0]$b$2197 = $memory\command_bridge0_packet$rdmux[1][1][1]$a$2202'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][7]$2192' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][3]$b$2170 = $memory\command_bridge0_packet$rdmux[0][3][7]$a$2193'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[1][0][0]$2195' (0) in module `\catboard' with constant driver `\command_bridge0_address [23:16] = $memory\command_bridge0_packet$rdmux[1][0][0]$a$2196'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][6]$2324' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][3]$a$2304 = $memory\command_bridge0_packet$rdmux[3][3][6]$b$2326'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][6]$2189' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][3]$a$2169 = $memory\command_bridge0_packet$rdmux[0][3][6]$a$2190'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][2]$2177' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][1]$a$2163 = $memory\command_bridge0_packet$rdmux[0][3][2]$a$2178'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][1]$2174' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][0]$b$2161 = $memory\command_bridge0_packet$rdmux[0][3][1]$a$2175'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][4]$2318' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][2]$a$2301 = $memory\command_bridge0_packet$rdmux[3][3][4]$b$2320'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][0]$2171' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][0]$a$2160 = $memory\command_bridge0_packet$rdmux[0][3][0]$a$2172'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][2][0]$2159' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][1][0]$a$2154 = $memory\command_bridge0_packet$rdmux[0][2][0]$b$2161'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][3]$2315' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][1]$b$2299 = $memory\command_bridge0_packet$rdmux[3][3][3]$b$2317'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][4]$2273' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][2]$a$2256 = $memory\command_bridge0_packet$rdmux[2][3][4]$a$2274'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][5]$2276' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][2]$b$2257 = $memory\command_bridge0_packet$rdmux[2][3][5]$a$2277'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][2][2]$2255' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][1][1]$a$2247 = $memory\command_bridge0_packet$rdmux[2][2][2]$a$2256'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][6]$2279' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][3]$a$2259 = $memory\command_bridge0_packet$rdmux[2][3][6]$a$2280'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][7]$2282' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][3]$b$2260 = $memory\command_bridge0_packet$rdmux[2][3][7]$a$2283'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][2][3]$2258' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][1][1]$b$2248 = $memory\command_bridge0_packet$rdmux[2][2][3]$a$2259'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][1][1]$2246' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][0][0]$b$2242 = $memory\command_bridge0_packet$rdmux[2][1][1]$b$2248'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][2]$2267' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][1]$a$2253 = $memory\command_bridge0_packet$rdmux[2][3][2]$a$2268'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][3]$2270' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][1]$b$2254 = $memory\command_bridge0_packet$rdmux[2][3][3]$a$2271'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][2][1]$2252' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][1][0]$b$2245 = $memory\command_bridge0_packet$rdmux[2][2][1]$a$2253'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2744' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2745 = 1'1'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[3][3][0]$3176' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[3][3][0]$y$3177 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2736' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2737 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[3][2][0]$3172' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[3][2][0]$y$3173 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2728' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2729 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[3][1][0]$3168' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[3][1][0]$y$3169 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$3052' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$3053 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[3][0][0]$3164' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[3][0][0]$y$3165 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[3][0][0]$3166' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][0][0]$y$3167 = \uartlite0_fifo_fast1_mem[3]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[1][1][1]$3095' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[1][0][0]$b$3091 = $memory\uartlite0_fifo_fast1_mem$rdmux[1][1][1]$a$3096'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[1][1][0]$3092' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[1][0][0]$a$3090 = $memory\uartlite0_fifo_fast1_mem$rdmux[1][1][0]$a$3093'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[1][0][0]$3089' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$24_DATA[7:0]$192 = $memory\uartlite0_fifo_fast1_mem$rdmux[1][0][0]$a$3090'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[3][1][0]$3170' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][1][0]$y$3171 = $memory\uartlite0_fifo_fast1_mem$wrmux[3][0][0]$y$3167'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[2][1][1]$3104' (1) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[2][0][0]$b$3100 = $memory\uartlite0_fifo_fast1_mem$rdmux[2][1][1]$b$3106'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[2][1][0]$3101' (1) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[2][0][0]$a$3099 = $memory\uartlite0_fifo_fast1_mem$rdmux[2][1][0]$b$3103'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[2][0][0]$3098' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$25_DATA[7:0]$195 = $memory\uartlite0_fifo_fast1_mem$rdmux[2][0][0]$a$3099'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[3][2][0]$3174' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][2][0]$y$3175 = $memory\uartlite0_fifo_fast1_mem$wrmux[3][1][0]$y$3171'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[3][1][1]$3113' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[3][0][0]$b$3109 = $memory\uartlite0_fifo_fast1_mem$rdmux[3][1][1]$a$3114'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[3][1][0]$3110' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$rdmux[3][0][0]$a$3108 = $memory\uartlite0_fifo_fast1_mem$rdmux[3][1][0]$a$3111'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$rdmux[3][0][0]$3107' (1) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast1_mem$iceriver/catboard.v:498$26_DATA[7:0]$198 = $memory\uartlite0_fifo_fast1_mem$rdmux[3][0][0]$b$3109'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][1]$2534' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][0]$b$2521 = $memory\command_bridge0_packet$rdmux[8][3][1]$b$2536'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][0]$2531' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][0]$a$2520 = $memory\command_bridge0_packet$rdmux[8][3][0]$b$2533'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][2][0]$2519' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][1][0]$a$2514 = $memory\command_bridge0_packet$rdmux[8][2][0]$a$2520'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][0]$2261' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][0]$a$2250 = $memory\command_bridge0_packet$rdmux[2][3][0]$a$2262'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][3][1]$2264' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][2][0]$b$2251 = $memory\command_bridge0_packet$rdmux[2][3][1]$a$2265'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][2][0]$2249' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][1][0]$a$2244 = $memory\command_bridge0_packet$rdmux[2][2][0]$a$2250'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][2]$2312' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][1]$a$2298 = $memory\command_bridge0_packet$rdmux[3][3][2]$b$2314'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][2][3]$2168' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][1][1]$b$2158 = $memory\command_bridge0_packet$rdmux[0][2][3]$b$2170'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][1]$2309' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][0]$b$2296 = $memory\command_bridge0_packet$rdmux[3][3][1]$b$2311'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][7]$2552' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][3]$b$2530 = $memory\command_bridge0_packet$rdmux[8][3][7]$b$2554'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][6]$2549' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][3]$a$2529 = $memory\command_bridge0_packet$rdmux[8][3][6]$b$2551'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][2][3]$2528' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][1][1]$b$2518 = $memory\command_bridge0_packet$rdmux[8][2][3]$a$2529'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][5]$2546' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][2]$b$2527 = $memory\command_bridge0_packet$rdmux[8][3][5]$b$2548'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][4]$2543' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][2]$a$2526 = $memory\command_bridge0_packet$rdmux[8][3][4]$b$2545'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][2][2]$2525' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][1][1]$a$2517 = $memory\command_bridge0_packet$rdmux[8][2][2]$a$2526'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][1][1]$2516' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][0][0]$b$2512 = $memory\command_bridge0_packet$rdmux[8][1][1]$a$2517'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][3]$2540' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][1]$b$2524 = $memory\command_bridge0_packet$rdmux[8][3][3]$b$2542'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][3][2]$2537' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][2][1]$a$2523 = $memory\command_bridge0_packet$rdmux[8][3][2]$b$2539'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][2][1]$2522' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][1][0]$b$2515 = $memory\command_bridge0_packet$rdmux[8][2][1]$a$2523'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][1][0]$2513' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[8][0][0]$a$2511 = $memory\command_bridge0_packet$rdmux[8][1][0]$a$2514'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[8][0][0]$2510' (0) in module `\catboard' with constant driver `$memrd$\command_bridge0_packet$iceriver/catboard.v:653$275_DATA = $memory\command_bridge0_packet$rdmux[8][0][0]$a$2511'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][3]$2180' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][1]$b$2164 = $memory\command_bridge0_packet$rdmux[0][3][3]$a$2181'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][2][1]$2162' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][1][0]$b$2155 = $memory\command_bridge0_packet$rdmux[0][2][1]$b$2164'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][1][0]$2153' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][0][0]$a$2151 = $memory\command_bridge0_packet$rdmux[0][1][0]$a$2154'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][5]$2186' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][2]$b$2167 = $memory\command_bridge0_packet$rdmux[0][3][5]$a$2187'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][3][4]$2183' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][2][2]$a$2166 = $memory\command_bridge0_packet$rdmux[0][3][4]$a$2184'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][2][2]$2165' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][1][1]$a$2157 = $memory\command_bridge0_packet$rdmux[0][2][2]$b$2167'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][1][1]$2156' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[0][0][0]$b$2152 = $memory\command_bridge0_packet$rdmux[0][1][1]$a$2157'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[0][0][0]$2150' (0) in module `\catboard' with constant driver `\command_bridge0_address [31:24] = $memory\command_bridge0_packet$rdmux[0][0][0]$a$2151'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][2][3]$2303' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][1][1]$b$2293 = $memory\command_bridge0_packet$rdmux[3][2][3]$a$2304'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][2][2]$2300' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][1][1]$a$2292 = $memory\command_bridge0_packet$rdmux[3][2][2]$a$2301'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][1][1]$2291' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][0][0]$b$2287 = $memory\command_bridge0_packet$rdmux[3][1][1]$b$2293'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2712' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2713 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[2][3][0]$3160' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[2][3][0]$y$3161 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2704' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2705 = 1'1'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[2][2][0]$3156' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[2][2][0]$y$3157 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2696' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2697 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[2][1][0]$3152' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[2][1][0]$y$3153 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$3034' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$3035 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[2][0][0]$3148' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[2][0][0]$y$3149 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[2][0][0]$3150' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][0][0]$y$3151 = \uartlite0_fifo_fast1_mem[2]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[2][1][0]$3154' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][1][0]$y$3155 = $memory\uartlite0_fifo_fast1_mem$wrmux[2][0][0]$y$3151'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[2][3][0]$3162' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][3][0]$y$3163 = $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2678' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2679 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[1][3][0]$3144' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[1][3][0]$y$3145 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2670' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2671 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[1][2][0]$3140' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[1][2][0]$y$3141 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[1][1][0]$3136' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[1][1][0]$y$3137 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[1][0][0]$3132' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[1][0][0]$y$3133 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[1][0][0]$3134' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][0][0]$y$3135 = \uartlite0_fifo_fast1_mem[1]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[1][2][0]$3142' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][2][0]$y$3143 = $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[1][3][0]$3146' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][3][0]$y$3147 = $memory\uartlite0_fifo_fast1_mem$wrmux[1][2][0]$y$3143'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2640' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2641 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[0][3][0]$3128' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[0][3][0]$y$3129 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[0][2][0]$3124' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[0][2][0]$y$3125 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[0][1][0]$3120' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[0][1][0]$y$3121 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast1_mem$wren[0][0][0]$3116' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wren[0][0][0]$y$3117 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[0][1][0]$3122' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][1][0]$y$3123 = $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[0][2][0]$3126' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][2][0]$y$3127 = $memory\uartlite0_fifo_fast1_mem$wrmux[0][1][0]$y$3123'.
Replacing $mux cell `$memory\uartlite0_fifo_fast1_mem$wrmux[0][3][0]$3130' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][3][0]$y$3131 = $memory\uartlite0_fifo_fast1_mem$wrmux[0][2][0]$y$3127'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][1][0]$2243' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[2][0][0]$a$2241 = $memory\command_bridge0_packet$rdmux[2][1][0]$b$2245'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[3][3][0]$3066' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[3][3][0]$y$3067 = \uartlite0_fbustx_write'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[3][2][0]$3062' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[3][2][0]$y$3063 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[3][1][0]$3058' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[3][1][0]$y$3059 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[3][0][0]$3054' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[3][0][0]$y$3055 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[3][0][0]$3056' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][0][0]$y$3057 = \uartlite0_fifo_fast0_mem[3]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[1][1][1]$2977' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[1][0][0]$b$2973 = $memory\uartlite0_fifo_fast0_mem$rdmux[1][1][1]$a$2978'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[1][1][0]$2974' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[1][0][0]$a$2972 = $memory\uartlite0_fifo_fast0_mem$rdmux[1][1][0]$a$2975'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[1][0][0]$2971' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$17_DATA[7:0]$139 = $memory\uartlite0_fifo_fast0_mem$rdmux[1][0][0]$a$2972'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[3][1][0]$3060' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][1][0]$y$3061 = $memory\uartlite0_fifo_fast0_mem$wrmux[3][0][0]$y$3057'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[2][1][1]$2986' (1) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[2][0][0]$b$2982 = $memory\uartlite0_fifo_fast0_mem$rdmux[2][1][1]$b$2988'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[2][1][0]$2983' (1) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[2][0][0]$a$2981 = $memory\uartlite0_fifo_fast0_mem$rdmux[2][1][0]$b$2985'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[2][0][0]$2980' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$18_DATA[7:0]$142 = $memory\uartlite0_fifo_fast0_mem$rdmux[2][0][0]$a$2981'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[3][2][0]$3064' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][2][0]$y$3065 = $memory\uartlite0_fifo_fast0_mem$wrmux[3][1][0]$y$3061'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[3][1][1]$2995' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[3][0][0]$b$2991 = $memory\uartlite0_fifo_fast0_mem$rdmux[3][1][1]$a$2996'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[3][1][0]$2992' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$rdmux[3][0][0]$a$2990 = $memory\uartlite0_fifo_fast0_mem$rdmux[3][1][0]$a$2993'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$rdmux[3][0][0]$2989' (1) in module `\catboard' with constant driver `$0$memwr$\uartlite0_fifo_fast0_mem$iceriver/catboard.v:401$19_DATA[7:0]$145 = $memory\uartlite0_fifo_fast0_mem$rdmux[3][0][0]$b$2991'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][4]$2453' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][2]$a$2436 = $memory\command_bridge0_packet$rdmux[6][3][4]$a$2454'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[2][3][0]$3048' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[2][3][0]$y$3049 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[2][2][0]$3044' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[2][2][0]$y$3045 = \uartlite0_fbustx_write'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[2][1][0]$3040' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[2][1][0]$y$3041 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[2][0][0]$3036' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[2][0][0]$y$3037 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[2][0][0]$3038' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][0][0]$y$3039 = \uartlite0_fifo_fast0_mem[2]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[2][1][0]$3042' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][1][0]$y$3043 = $memory\uartlite0_fifo_fast0_mem$wrmux[2][0][0]$y$3039'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[2][3][0]$3050' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][3][0]$y$3051 = $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][3]$2450' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][1]$b$2434 = $memory\command_bridge0_packet$rdmux[6][3][3]$a$2451'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[1][3][0]$3030' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[1][3][0]$y$3031 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[1][2][0]$3026' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[1][2][0]$y$3027 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[1][1][0]$3022' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[1][1][0]$y$3023 = \uartlite0_fbustx_write'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[1][0][0]$3018' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[1][0][0]$y$3019 = 1'0'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[1][0][0]$3020' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][0][0]$y$3021 = \uartlite0_fifo_fast0_mem[1]'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[1][2][0]$3028' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][2][0]$y$3029 = $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[1][3][0]$3032' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][3][0]$y$3033 = $memory\uartlite0_fifo_fast0_mem$wrmux[1][2][0]$y$3029'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[2][0][0]$3276' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[2][0][0]$y$3277 = \uartlite0_syncro1_staps[2]'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[1][1][1]$3252' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[1][0][0]$b$3248 = $memory\uartlite0_syncro1_staps$rdmux[1][1][1]$a$3253'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[1][1][0]$3249' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[1][0][0]$a$3247 = $memory\uartlite0_syncro1_staps$rdmux[1][1][0]$a$3250'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[1][0][0]$3246' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_DATA[0:0]$158 = $memory\uartlite0_syncro1_staps$rdmux[1][0][0]$a$3247'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[2][1][0]$3278' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[2][1][0]$y$3279 = $memory\uartlite0_syncro1_staps$wrmux[2][0][0]$y$3277'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[2][1][1]$3261' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[2][0][0]$b$3257 = $memory\uartlite0_syncro1_staps$rdmux[2][1][1]$b$3263'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[2][1][0]$3258' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[2][0][0]$a$3256 = $memory\uartlite0_syncro1_staps$rdmux[2][1][0]$b$3260'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[2][0][0]$3255' (0) in module `\catboard' with constant driver `$0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_DATA[0:0]$161 = $memory\uartlite0_syncro1_staps$rdmux[2][0][0]$a$3256'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[2][2][0]$3280' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[2][2][0]$y$3281 = $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$22_DATA[0:0]$161'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][2]$2447' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][1]$a$2433 = $memory\command_bridge0_packet$rdmux[6][3][2]$a$2448'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[1][0][0]$3270' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[1][0][0]$y$3271 = \uartlite0_syncro1_staps[1]'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[1][1][0]$3272' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[1][1][0]$y$3273 = $0$memwr$\uartlite0_syncro1_staps$iceriver/catboard.v:428$21_DATA[0:0]$158'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[1][2][0]$3274' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[1][2][0]$y$3275 = $memory\uartlite0_syncro1_staps$wrmux[1][1][0]$y$3273'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[0][3][0]$3012' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[0][3][0]$y$3013 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[0][2][0]$3008' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[0][2][0]$y$3009 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[0][1][0]$3004' (const_and) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[0][1][0]$y$3005 = 1'0'.
Replacing $and cell `$memory\uartlite0_fifo_fast0_mem$wren[0][0][0]$3000' (and_or_buffer) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wren[0][0][0]$y$3001 = \uartlite0_fbustx_write'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[0][1][0]$3006' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][1][0]$y$3007 = $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[0][2][0]$3010' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][2][0]$y$3011 = $memory\uartlite0_fifo_fast0_mem$wrmux[0][1][0]$y$3007'.
Replacing $mux cell `$memory\uartlite0_fifo_fast0_mem$wrmux[0][3][0]$3014' (0) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][3][0]$y$3015 = $memory\uartlite0_fifo_fast0_mem$wrmux[0][2][0]$y$3011'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2946' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2947 = 1'1'.
Replacing $and cell `$memory\command_bridge0_packet$wren[11][3][0]$2948' (and_or_buffer) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[11][3][0]$y$2949 = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2940' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2941 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[11][2][0]$2942' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[11][2][0]$y$2943 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2934' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2935 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[11][1][0]$2936' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[11][1][0]$y$2937 = 1'0'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2852' (1) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2853 = $auto$rtlil.cc:1741:Mux$2109 [3]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2608' in module `catboard' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2686' (1) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2687 = $auto$rtlil.cc:1741:Mux$2109 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2648' (1) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2649 = $auto$rtlil.cc:1741:Mux$2109 [0]'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[11][1][0]$2938' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][1][0]$y$2939 = $memory\command_bridge0_packet$wrmux[11][0][0]$y$2933'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[11][2][0]$2944' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][2][0]$y$2945 = $memory\command_bridge0_packet$wrmux[11][1][0]$y$2939'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][1]$2444' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][0]$b$2431 = $memory\command_bridge0_packet$rdmux[6][3][1]$a$2445'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2922' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2923 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[10][3][0]$2924' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[10][3][0]$y$2925 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2916' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2917 = 1'1'.
Replacing $and cell `$memory\command_bridge0_packet$wren[10][2][0]$2918' (and_or_buffer) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[10][2][0]$y$2919 = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2910' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2911 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[10][1][0]$2912' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[10][1][0]$y$2913 = 1'0'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2602' in module `catboard' with inverter.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[10][1][0]$2914' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][1][0]$y$2915 = $memory\command_bridge0_packet$wrmux[10][0][0]$y$2909'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[10][3][0]$2926' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][3][0]$y$2927 = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][2][1]$2297' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][1][0]$b$2290 = $memory\command_bridge0_packet$rdmux[3][2][1]$a$2298'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][3][0]$2306' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][2][0]$a$2295 = $memory\command_bridge0_packet$rdmux[3][3][0]$b$2308'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][2][0]$2294' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][1][0]$a$2289 = $memory\command_bridge0_packet$rdmux[3][2][0]$a$2295'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][1][0]$2288' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[3][0][0]$a$2286 = $memory\command_bridge0_packet$rdmux[3][1][0]$b$2290'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][0]$2396' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][0]$a$2385 = $memory\command_bridge0_packet$rdmux[5][3][0]$b$2398'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][1]$2399' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][0]$b$2386 = $memory\command_bridge0_packet$rdmux[5][3][1]$b$2401'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][2][0]$2384' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][1][0]$a$2379 = $memory\command_bridge0_packet$rdmux[5][2][0]$a$2385'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][2]$2402' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][1]$a$2388 = $memory\command_bridge0_packet$rdmux[5][3][2]$b$2404'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][3]$2405' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][1]$b$2389 = $memory\command_bridge0_packet$rdmux[5][3][3]$b$2407'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][2][1]$2387' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][1][0]$b$2380 = $memory\command_bridge0_packet$rdmux[5][2][1]$a$2388'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][1][0]$2378' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][0][0]$a$2376 = $memory\command_bridge0_packet$rdmux[5][1][0]$a$2379'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][5]$2411' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][2]$b$2392 = $memory\command_bridge0_packet$rdmux[5][3][5]$b$2413'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][4]$2408' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][2]$a$2391 = $memory\command_bridge0_packet$rdmux[5][3][4]$b$2410'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][2][2]$2390' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][1][1]$a$2382 = $memory\command_bridge0_packet$rdmux[5][2][2]$a$2391'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][6]$2414' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][3]$a$2394 = $memory\command_bridge0_packet$rdmux[5][3][6]$b$2416'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][3][7]$2417' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][2][3]$b$2395 = $memory\command_bridge0_packet$rdmux[5][3][7]$b$2419'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][2][3]$2393' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][1][1]$b$2383 = $memory\command_bridge0_packet$rdmux[5][2][3]$a$2394'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][1][1]$2381' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[5][0][0]$b$2377 = $memory\command_bridge0_packet$rdmux[5][1][1]$a$2382'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[5][0][0]$2375' (1) in module `\catboard' with constant driver `\command_bridge0_data [23:16] = $memory\command_bridge0_packet$rdmux[5][0][0]$b$2377'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][0]$2441' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][0]$a$2430 = $memory\command_bridge0_packet$rdmux[6][3][0]$a$2442'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][7]$2462' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][3]$b$2440 = $memory\command_bridge0_packet$rdmux[6][3][7]$a$2463'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][6]$2459' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][3]$a$2439 = $memory\command_bridge0_packet$rdmux[6][3][6]$a$2460'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][2][3]$2438' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][1][1]$b$2428 = $memory\command_bridge0_packet$rdmux[6][2][3]$b$2440'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2898' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2899 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[9][3][0]$2900' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[9][3][0]$y$2901 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2892' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2893 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[9][2][0]$2894' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[9][2][0]$y$2895 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2886' (1'1, 1'1) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2887 = 1'1'.
Replacing $and cell `$memory\command_bridge0_packet$wren[9][1][0]$2888' (and_or_buffer) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[9][1][0]$y$2889 = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2604' in module `catboard' with inverter.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[9][2][0]$2896' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][2][0]$y$2897 = $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[9][3][0]$2902' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][3][0]$y$2903 = $memory\command_bridge0_packet$wrmux[9][2][0]$y$2897'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][3][5]$2456' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][2][2]$b$2437 = $memory\command_bridge0_packet$rdmux[6][3][5]$a$2457'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][2][2]$2435' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][1][1]$a$2427 = $memory\command_bridge0_packet$rdmux[6][2][2]$b$2437'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][2][1]$2432' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][1][0]$b$2425 = $memory\command_bridge0_packet$rdmux[6][2][1]$b$2434'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2874' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2875 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[8][3][0]$2876' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[8][3][0]$y$2877 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2868' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2869 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[8][2][0]$2870' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[8][2][0]$y$2871 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2862' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2863 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[8][1][0]$2864' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[8][1][0]$y$2865 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[8][1][0]$2866' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][1][0]$y$2867 = $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[8][2][0]$2872' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][2][0]$y$2873 = $memory\command_bridge0_packet$wrmux[8][1][0]$y$2867'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[8][3][0]$2878' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][3][0]$y$2879 = $memory\command_bridge0_packet$wrmux[8][2][0]$y$2873'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[0][0][0]$3264' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[0][0][0]$y$3265 = \uartlite0_tx'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[0][1][0]$3266' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[0][1][0]$y$3267 = $memory\uartlite0_syncro1_staps$wrmux[0][0][0]$y$3265'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$wrmux[0][2][0]$3268' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$wrmux[0][2][0]$y$3269 = $memory\uartlite0_syncro1_staps$wrmux[0][1][0]$y$3267'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2846' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2847 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[7][3][0]$2848' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[7][3][0]$y$2849 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2840' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2841 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[7][2][0]$2842' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[7][2][0]$y$2843 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2834' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2835 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[7][1][0]$2836' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[7][1][0]$y$2837 = 1'0'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2752' (1) in module `\catboard' with constant driver `$auto$rtlil.cc:1709:Eq$2753 = $auto$rtlil.cc:1741:Mux$2109 [2]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$2610' in module `catboard' with inverter.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[7][1][0]$2838' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][1][0]$y$2839 = $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[7][2][0]$2844' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][2][0]$y$2845 = $memory\command_bridge0_packet$wrmux[7][1][0]$y$2839'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[7][3][0]$2850' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][3][0]$y$2851 = $memory\command_bridge0_packet$wrmux[7][2][0]$y$2845'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][2][0]$2429' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][1][0]$a$2424 = $memory\command_bridge0_packet$rdmux[6][2][0]$b$2431'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][1][1]$2426' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][0][0]$b$2422 = $memory\command_bridge0_packet$rdmux[6][1][1]$a$2427'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][1][0]$2423' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[6][0][0]$a$2421 = $memory\command_bridge0_packet$rdmux[6][1][0]$a$2424'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[6][0][0]$2420' (1) in module `\catboard' with constant driver `\command_bridge0_data [15:8] = $memory\command_bridge0_packet$rdmux[6][0][0]$b$2422'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[9][3][7]$2599' (?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][2][3]$b$2577 = $memory\command_bridge0_packet$rdmux[9][3][7]$a$2600'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[9][3][6]$2596' (?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][2][3]$a$2576 = $memory\command_bridge0_packet$rdmux[9][3][6]$a$2597'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[9][2][3]$2575' (?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][1][1]$b$2565 = $memory\command_bridge0_packet$rdmux[9][2][3]$a$2576'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2822' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2823 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[6][3][0]$2824' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[6][3][0]$y$2825 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2816' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2817 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[6][2][0]$2818' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[6][2][0]$y$2819 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2810' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2811 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[6][1][0]$2812' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[6][1][0]$y$2813 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[6][1][0]$2814' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][1][0]$y$2815 = $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[6][2][0]$2820' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][2][0]$y$2821 = $memory\command_bridge0_packet$wrmux[6][1][0]$y$2815'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[6][3][0]$2826' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][3][0]$y$2827 = $memory\command_bridge0_packet$wrmux[6][2][0]$y$2821'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][7]$2507' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][3]$b$2485 = $memory\command_bridge0_packet$rdmux[7][3][7]$b$2509'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][6]$2504' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][3]$a$2484 = $memory\command_bridge0_packet$rdmux[7][3][6]$b$2506'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][2][3]$2483' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][1][1]$b$2473 = $memory\command_bridge0_packet$rdmux[7][2][3]$b$2485'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][5]$2501' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][2]$b$2482 = $memory\command_bridge0_packet$rdmux[7][3][5]$b$2503'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][4]$2498' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][2]$a$2481 = $memory\command_bridge0_packet$rdmux[7][3][4]$b$2500'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][2][2]$2480' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][1][1]$a$2472 = $memory\command_bridge0_packet$rdmux[7][2][2]$b$2482'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][1][1]$2471' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][0][0]$b$2467 = $memory\command_bridge0_packet$rdmux[7][1][1]$a$2472'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][1]$2489' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][0]$b$2476 = $memory\command_bridge0_packet$rdmux[7][3][1]$b$2491'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][0]$2486' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][0]$a$2475 = $memory\command_bridge0_packet$rdmux[7][3][0]$b$2488'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][2][0]$2474' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][1][0]$a$2469 = $memory\command_bridge0_packet$rdmux[7][2][0]$b$2476'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][3]$2495' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][1]$b$2479 = $memory\command_bridge0_packet$rdmux[7][3][3]$b$2497'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][3][2]$2492' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][2][1]$a$2478 = $memory\command_bridge0_packet$rdmux[7][3][2]$b$2494'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][2][1]$2477' (1) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][1][0]$b$2470 = $memory\command_bridge0_packet$rdmux[7][2][1]$b$2479'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][1][0]$2468' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[7][0][0]$a$2466 = $memory\command_bridge0_packet$rdmux[7][1][0]$a$2469'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[7][0][0]$2465' (1) in module `\catboard' with constant driver `\command_bridge0_data [7:0] = $memory\command_bridge0_packet$rdmux[7][0][0]$b$2467'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[3][0][0]$2285' (0) in module `\catboard' with constant driver `\command_bridge0_address [7:0] = $memory\command_bridge0_packet$rdmux[3][0][0]$a$2286'.
Replacing $mux cell `$memory\command_bridge0_packet$rdmux[2][0][0]$2240' (0) in module `\catboard' with constant driver `\command_bridge0_address [15:8] = $memory\command_bridge0_packet$rdmux[2][0][0]$a$2241'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2798' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2799 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[5][3][0]$2800' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[5][3][0]$y$2801 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2792' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2793 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[5][2][0]$2794' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[5][2][0]$y$2795 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2786' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2787 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[5][1][0]$2788' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[5][1][0]$y$2789 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[5][1][0]$2790' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][1][0]$y$2791 = $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[5][2][0]$2796' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][2][0]$y$2797 = $memory\command_bridge0_packet$wrmux[5][1][0]$y$2791'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[5][3][0]$2802' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][3][0]$y$2803 = $memory\command_bridge0_packet$wrmux[5][2][0]$y$2797'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[0][1][1]$3243' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[0][0][0]$b$3239 = $memory\uartlite0_syncro1_staps$rdmux[0][1][1]$a$3244'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2774' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2775 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[4][3][0]$2776' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[4][3][0]$y$2777 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2768' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2769 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[4][2][0]$2770' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[4][2][0]$y$2771 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2762' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2763 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[4][1][0]$2764' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[4][1][0]$y$2765 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[4][1][0]$2766' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][1][0]$y$2767 = $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[4][2][0]$2772' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][2][0]$y$2773 = $memory\command_bridge0_packet$wrmux[4][1][0]$y$2767'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[4][3][0]$2778' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][3][0]$y$2779 = $memory\command_bridge0_packet$wrmux[4][2][0]$y$2773'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2746' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2747 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[3][3][0]$2748' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[3][3][0]$y$2749 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2738' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2739 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[3][2][0]$2740' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[3][2][0]$y$2741 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2730' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2731 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[3][1][0]$2732' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[3][1][0]$y$2733 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[3][1][0]$2734' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][1][0]$y$2735 = $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[3][2][0]$2742' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][2][0]$y$2743 = $memory\command_bridge0_packet$wrmux[3][1][0]$y$2735'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[3][3][0]$2750' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][3][0]$y$2751 = $memory\command_bridge0_packet$wrmux[3][2][0]$y$2743'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[0][1][0]$3240' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro1_staps$rdmux[0][0][0]$a$3238 = $memory\uartlite0_syncro1_staps$rdmux[0][1][0]$a$3241'.
Replacing $mux cell `$memory\uartlite0_syncro1_staps$rdmux[0][0][0]$3237' (1) in module `\catboard' with constant driver `\uart_tx = $memory\uartlite0_syncro1_staps$rdmux[0][0][0]$b$3239'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2714' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2715 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[2][3][0]$2716' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[2][3][0]$y$2717 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2706' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2707 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[2][2][0]$2708' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[2][2][0]$y$2709 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2698' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2699 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[2][1][0]$2700' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[2][1][0]$y$2701 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[2][1][0]$2702' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][1][0]$y$2703 = $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[2][2][0]$2710' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][2][0]$y$2711 = $memory\command_bridge0_packet$wrmux[2][1][0]$y$2703'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[2][3][0]$2718' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][3][0]$y$2719 = $memory\command_bridge0_packet$wrmux[2][2][0]$y$2711'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2680' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2681 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[1][3][0]$2682' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[1][3][0]$y$2683 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2672' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2673 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[1][2][0]$2674' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[1][2][0]$y$2675 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2662' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2663 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[1][1][0]$2664' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[1][1][0]$y$2665 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[1][1][0]$2666' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][1][0]$y$2667 = $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[1][2][0]$2676' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][2][0]$y$2677 = $memory\command_bridge0_packet$wrmux[1][1][0]$y$2667'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[1][3][0]$2684' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][3][0]$y$2685 = $memory\command_bridge0_packet$wrmux[1][2][0]$y$2677'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2642' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2643 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[0][3][0]$2644' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[0][3][0]$y$2645 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2634' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2635 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[0][2][0]$2636' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[0][2][0]$y$2637 = 1'0'.
Replacing $and cell `$auto$memory_map.cc:70:addr_decode$2628' (const_and) in module `\catboard' with constant driver `$auto$rtlil.cc:1697:And$2629 = 1'0'.
Replacing $and cell `$memory\command_bridge0_packet$wren[0][1][0]$2630' (const_and) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wren[0][1][0]$y$2631 = 1'0'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[0][1][0]$2632' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][1][0]$y$2633 = $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[0][2][0]$2638' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][2][0]$y$2639 = $memory\command_bridge0_packet$wrmux[0][1][0]$y$2633'.
Replacing $mux cell `$memory\command_bridge0_packet$wrmux[0][3][0]$2646' (0) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][3][0]$y$2647 = $memory\command_bridge0_packet$wrmux[0][2][0]$y$2639'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[2][0][0]$3225' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[2][0][0]$y$3226 = \uartlite0_syncro0_staps[2]'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[2][1][0]$3227' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[2][1][0]$y$3228 = $memory\uartlite0_syncro0_staps$wrmux[2][0][0]$y$3226'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[2][2][0]$3229' (1) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[2][2][0]$y$3230 = $0$memwr$\uartlite0_syncro0_staps$iceriver/catboard.v:172$15_DATA[0:0]$75'.
Replacing $mux cell `$memory\uartlite0_syncro0_staps$wrmux[1][2][0]$3223' (0) in module `\catboard' with constant driver `$memory\uartlite0_syncro0_staps$wrmux[1][2][0]$y$3224 = $memory\uartlite0_syncro0_staps$wrmux[1][1][0]$y$3222'.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$procdff$1753' is identical to cell `$memory\uartlite0_fifo_fast1_mem$rdreg[0]$3078'.
    Redirecting output \Q: \uartlite0_fifo_fast1_addr = $memory\uartlite0_fifo_fast1_mem$rdreg[0]$q$3079
    Removing $dff cell `$procdff$1753' from module `\catboard'.
  Cell `$procdff$1780' is identical to cell `$memory\uartlite0_fifo_fast0_mem$rdreg[0]$2960'.
    Redirecting output \Q: \uartlite0_fifo_fast0_addr = $memory\uartlite0_fifo_fast0_mem$rdreg[0]$q$2961
    Removing $dff cell `$procdff$1780' from module `\catboard'.
Removed a total of 2 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[4][0][0]$2760 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$3024 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$rdmux[0][0][0]$3080 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[0][0][0]$2618 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[5][0][0]$2784 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[1][0][0]$2656 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[9][1][0]$2890 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[2][0][0]$2694 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$3046 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$3118 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[10][2][0]$2920 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[8][0][0]$2860 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[7][0][0]$2832 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$3158 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[3][0][0]$2726 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$3138 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[6][0][0]$2808 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$3002 (pure)
    Root of a mux tree: $auto$memory_share.cc:628:consolidate_wr_using_sat$2108 (pure)
    Root of a mux tree: $auto$memory_share.cc:629:consolidate_wr_using_sat$2110
    Root of a mux tree: $auto$memory_share.cc:646:consolidate_wr_using_sat$2113 (pure)
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$2113: $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7] -> 1'1
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$446 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[11][3][0]$2950 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$3068 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$3178 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$2050: { $auto$fsm_map.cc:118:implement_pattern_cache$2040 $auto$fsm_map.cc:118:implement_pattern_cache$2044 $auto$fsm_map.cc:118:implement_pattern_cache$2048 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$2037: { $auto$fsm_map.cc:118:implement_pattern_cache$2031 $auto$fsm_map.cc:118:implement_pattern_cache$2035 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$2019: { \command_bridge0_state [1] $auto$fsm_map.cc:118:implement_pattern_cache$2017 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1971: { \command_bridge0_state [0] $auto$fsm_map.cc:118:implement_pattern_cache$1961 $auto$fsm_map.cc:118:implement_pattern_cache$1953 $auto$fsm_map.cc:118:implement_pattern_cache$1957 $auto$fsm_map.cc:118:implement_pattern_cache$1969 $auto$fsm_map.cc:118:implement_pattern_cache$1965 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1950: { $auto$fsm_map.cc:118:implement_pattern_cache$1944 $auto$fsm_map.cc:118:implement_pattern_cache$1948 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1928: { $auto$fsm_map.cc:118:implement_pattern_cache$1922 $auto$fsm_map.cc:118:implement_pattern_cache$1926 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$2084: { \uartlite0_uarttx0_state [2] \uartlite0_uarttx0_state [3] }
  Optimizing cells in module \catboard.
Performed a total of 7 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 608 unused temporary wires.
Removed 164 unused cells and 1660 unused wires.

2.12.8. Executing OPT_EXPR pass (perform const folding).

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \catboard..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $auto$memory_share.cc:628:consolidate_wr_using_sat$2108 (pure)
    Root of a mux tree: $auto$memory_share.cc:629:consolidate_wr_using_sat$2110
    Root of a mux tree: $auto$memory_share.cc:646:consolidate_wr_using_sat$2113 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[0][0][0]$2618 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[10][2][0]$2920 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[11][3][0]$2950 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[1][0][0]$2656 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[2][0][0]$2694 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[3][0][0]$2726 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[4][0][0]$2760 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[5][0][0]$2784 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[6][0][0]$2808 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[7][0][0]$2832 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[8][0][0]$2860 (pure)
    Root of a mux tree: $memory\command_bridge0_packet$wrmux[9][1][0]$2890 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$3002 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$3024 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$3046 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$3068 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$rdmux[0][0][0]$3080 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$3118 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$3138 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$3158 (pure)
    Root of a mux tree: $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$3178 (pure)
    Root of a mux tree: $procmux$1008 (pure)
    Root of a mux tree: $procmux$1024 (pure)
    Root of a mux tree: $procmux$1045 (pure)
    Root of a mux tree: $procmux$1059 (pure)
    Root of a mux tree: $procmux$1176 (pure)
    Root of a mux tree: $procmux$1191 (pure)
    Root of a mux tree: $procmux$1269 (pure)
    Root of a mux tree: $procmux$1284 (pure)
    Root of a mux tree: $procmux$1299 (pure)
    Root of a mux tree: $procmux$1368 (pure)
    Root of a mux tree: $procmux$1385 (pure)
    Root of a mux tree: $procmux$1398 (pure)
    Root of a mux tree: $procmux$1408 (pure)
    Root of a mux tree: $procmux$1428 (pure)
    Root of a mux tree: $procmux$1434 (pure)
    Root of a mux tree: $procmux$1447 (pure)
    Root of a mux tree: $procmux$1461 (pure)
    Root of a mux tree: $procmux$1476 (pure)
    Root of a mux tree: $procmux$1492 (pure)
    Root of a mux tree: $procmux$1509 (pure)
    Root of a mux tree: $procmux$1527 (pure)
    Root of a mux tree: $procmux$1546 (pure)
    Root of a mux tree: $procmux$1566 (pure)
    Root of a mux tree: $procmux$1571 (pure)
    Root of a mux tree: $procmux$1607 (pure)
    Root of a mux tree: $procmux$1616 (pure)
    Root of a mux tree: $procmux$1622 (pure)
    Root of a mux tree: $procmux$1634 (pure)
    Root of a mux tree: $procmux$1643 (pure)
    Root of a mux tree: $procmux$1655 (pure)
    Root of a mux tree: $procmux$1664 (pure)
    Root of a mux tree: $procmux$326 (pure)
    Root of a mux tree: $procmux$332 (pure)
    Root of a mux tree: $procmux$446 (pure)
    Root of a mux tree: $procmux$493 (pure)
    Root of a mux tree: $procmux$710 (pure)
    Root of a mux tree: $procmux$959 (pure)
    Root of a mux tree: $procmux$983 (pure)
    Root of a mux tree: $procmux$991 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \catboard.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 164 unused cells and 1660 unused wires.

2.12.15. Executing OPT_EXPR pass (perform const folding).

2.12.16. Finished OPT passes. (There is nothing left to do.)

2.13. Executing TECHMAP pass (map to technology primitives).

2.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping catboard.$auto$fsm_map.cc:172:map_fsm$1913 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_syncro1_staps[0]$3231 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem[0]$3070 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_syncro0_staps[0]$3180 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem[0]$2952 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2027 ($and) with simplemap.
Mapping catboard.$auto$memory_share.cc:646:consolidate_wr_using_sat$2113 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2028 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2030 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2032 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2034 ($not) with simplemap.

2.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 17
Parameter \Y_WIDTH = 17
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17'.

2.13.4. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1847 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=17\Y_WIDTH=17.

2.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

2.13.6. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1850 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.

2.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 4
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4'.

2.13.8. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1853 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

2.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 15
Parameter \Y_WIDTH = 15
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=15\Y_WIDTH=15'.

2.13.10. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1856 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=15\Y_WIDTH=15.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1859 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1862 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1865 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4.

2.13.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2'.
Not using module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2' from techmap as it contains a _TECHMAP_FAIL_ marker wire with non-zero value 1'1.

2.13.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 2
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2'.

2.13.13. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1868 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1871 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2.

2.13.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8'.

2.13.15. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1874 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8.

2.13.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 15
Parameter \B_WIDTH = 14
Parameter \Y_WIDTH = 15
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=14\Y_WIDTH=15'.

2.13.17. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1877 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=14\Y_WIDTH=15.

2.13.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2'.
Not using module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2' from techmap as it contains a _TECHMAP_FAIL_ marker wire with non-zero value 1'1.

2.13.19. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2'.

2.13.20. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1880 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2.
Mapping catboard.$auto$memory_share.cc:628:consolidate_wr_using_sat$2108 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:172:map_fsm$2021 ($dff) with simplemap.
Mapping catboard.$auto$memory_share.cc:629:consolidate_wr_using_sat$2110 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2025 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1883 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2.
Mapping catboard.$eq$iceriver/catboard.v:116$54 ($eq) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:128$57 ($eq) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:143$61 ($eq) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:155$64 ($eq) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:155$65 ($logic_and) with simplemap.
Mapping catboard.$memory\uartlite0_syncro0_staps[2]$3184 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_syncro0_staps[1]$3182 ($dff) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:185$82 ($logic_not) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:229$90 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:229$91 ($logic_and) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:238$93 ($eq) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$3178 ($mux) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:261$96 ($logic_and) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:261$98 ($logic_and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2009 ($and) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:265$100 ($logic_and) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:271$102 ($eq) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:271$103 ($logic_and) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:271$104 ($logic_and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[3]$2132 ($dff) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:292$107 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:292$108 ($logic_and) with simplemap.

2.13.21. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_shiftx'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 4
Parameter \Y_WIDTH = 1
Parameter \_TECHMAP_CELLTYPE_ = 56'00100100011100110110100001101001011001100111010001111000
Generating RTLIL representation for module `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx'.

2.13.22. Executing PROC pass (convert processes to netlists).

2.13.22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.
Cleaned up 9 empty switches.

2.13.22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.13.22.3. Executing PROC_INIT pass (extract init attributes).

2.13.22.4. Executing PROC_ARST pass (detect async resets in processes).

2.13.22.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.
     1/14: $12\buffer[7:0]
     2/14: $11\buffer[7:0]
     3/14: $10\buffer[7:0]
     4/14: $9\buffer[7:0]
     5/14: $8\buffer[7:0]
     6/14: $7\buffer[7:0]
     7/14: $6\buffer[7:0]
     8/14: $5\buffer[7:0]
     9/14: $4\buffer[7:0]
    10/14: $3\buffer[7:0]
    11/14: $2\buffer[7:0]
    12/14: $1\buffer[7:0]
    13/14: $0\buffer[7:0]
    14/14: $0\overflow[0:0]

2.13.22.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.\buffer' from process `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.
No latch inferred for signal `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.\overflow' from process `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.

2.13.22.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.13.22.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.
Removing empty process `$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$3640'.
Cleaned up 4 empty switches.
Removed 0 unused cells and 28 unused wires.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:cd83258c7586f89dea16c95441ac2e41d2389dcc$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx'.

2.13.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd83258c7586f89dea16c95441ac2e41d2389dcc$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$3674
    Root of a mux tree: $procmux$3666
    Root of a mux tree: $procmux$3657
    Root of a mux tree: $procmux$3648 (pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3671.
    dead port 2/2 on $mux $procmux$3663.
    dead port 2/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3654.
    dead port 2/2 on $mux $procmux$3651.
    dead port 2/2 on $mux $procmux$3645.
    dead port 2/2 on $mux $procmux$3642.
Removed 7 multiplexer ports.

2.13.24. Executing OPT_EXPR pass (perform const folding).
Removed 0 unused cells and 8 unused wires.

2.13.25. Continuing TECHMAP pass.
Mapping catboard.$shiftx$iceriver/catboard.v:308$110 using $paramod$constmap:cd83258c7586f89dea16c95441ac2e41d2389dcc$paramod$ffca94839e09688bcf44d0a9a2a66b650905a113\_90_shift_shiftx.
Mapping catboard.$eq$iceriver/catboard.v:310$111 ($eq) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:374$125 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:374$126 ($logic_and) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:376$127 ($logic_not) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:383$129 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:383$130 ($logic_and) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:388$133 ($eq) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[1]$2128 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1923 ($and) with simplemap.

2.13.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 8
Parameter \Y_WIDTH = 8
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=8\Y_WIDTH=8'.

2.13.27. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1836 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=8\Y_WIDTH=8.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2014 ($reduce_or) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$3158 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[10]$2146 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$3138 ($mux) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:471$178 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:471$179 ($logic_and) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:473$180 ($logic_not) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:480$182 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:480$183 ($logic_and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1962 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1919 ($and) with simplemap.
Mapping catboard.$auto$alumacc.cc:58:get_gt$1840 ($or) with simplemap.
Mapping catboard.$auto$alumacc.cc:78:get_cf$1841 ($not) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2018 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2019 ($reduce_or) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:505$203 ($logic_not) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:505$204 ($logic_and) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:511$205 ($logic_not) with simplemap.
Mapping catboard.$and$iceriver/catboard.v:511$206 ($and) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:517$209 ($logic_and) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$3118 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$rdmux[0][1][1]$3086 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1932 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$1928 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1927 ($and) with simplemap.
Mapping catboard.$auto$alumacc.cc:509:replace_alu$1834 ($reduce_or) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$rdmux[0][1][0]$3083 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$rdmux[0][0][0]$3080 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem$rdreg[0]$3078 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem[3]$3076 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1917 ($not) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:631$268 ($logic_not) with simplemap.
Mapping catboard.$ne$iceriver/catboard.v:632$269 ($ne) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:631$270 ($eq) with simplemap.
Mapping catboard.$ne$iceriver/catboard.v:632$271 ($ne) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2105 ($reduce_or) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:641$273 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2013 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2104 ($and) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem[2]$3074 ($dff) with simplemap.
Mapping catboard.$logic_or$iceriver/catboard.v:736$282 ($logic_or) with simplemap.
Mapping catboard.$logic_not$iceriver/catboard.v:736$283 ($logic_not) with simplemap.
Mapping catboard.$eq$iceriver/catboard.v:737$284 ($eq) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:737$285 ($logic_and) with simplemap.
Mapping catboard.$auto$alumacc.cc:64:get_eq$1843 ($reduce_and) with simplemap.
Mapping catboard.$logic_and$iceriver/catboard.v:744$288 ($logic_and) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast1_mem[1]$3072 ($dff) with simplemap.
Mapping catboard.$not$iceriver/catboard.v:755$291 ($not) with simplemap.
Mapping catboard.$or$iceriver/catboard.v:757$293 ($or) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[11]$2148 ($dff) with simplemap.
Mapping catboard.$procmux$326 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$3068 ($mux) with simplemap.
Mapping catboard.$procmux$329 ($mux) with simplemap.
Mapping catboard.$procmux$332 ($mux) with simplemap.
Mapping catboard.$procmux$340 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1934 ($not) with simplemap.
Mapping catboard.$procmux$354 ($mux) with simplemap.
Mapping catboard.$auto$opt_reduce.cc:126:opt_mux$1814 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2036 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2007 ($not) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2037 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2100 ($and) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$3046 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2098 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2039 ($logic_not) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2096 ($reduce_or) with simplemap.
Mapping catboard.$procmux$446 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2095 ($and) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$3024 ($mux) with simplemap.

2.13.28. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 8
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=8\S_WIDTH=3'.

2.13.29. Continuing TECHMAP pass.
Mapping catboard.$procmux$493 using $paramod\_90_pmux\WIDTH=8\S_WIDTH=3.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$3002 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$rdmux[0][1][1]$2968 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$rdmux[0][1][0]$2965 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$rdmux[0][0][0]$2962 ($mux) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem$rdreg[0]$2960 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem[3]$2958 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem[2]$2956 ($dff) with simplemap.
Mapping catboard.$memory\uartlite0_fifo_fast0_mem[1]$2954 ($dff) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[11][3][0]$2950 ($mux) with simplemap.
Mapping catboard.$procmux$661 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2041 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[11][0][0]$2932 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[11][0][0]$2930 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2928 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2091 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[5]$2136 ($dff) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[9]$2144 ($dff) with simplemap.
Mapping catboard.$procmux$710 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[10][2][0]$2920 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2089 ($not) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2087 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2045 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2086 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[10][0][0]$2908 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[10][0][0]$2906 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:105:implement_pattern_cache$2084 ($reduce_or) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2904 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2080 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[9][1][0]$2890 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2049 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2078 ($logic_not) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[9][0][0]$2884 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[9][0][0]$2882 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2050 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2076 ($reduce_or) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2880 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2075 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[8][0][0]$2860 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[8][0][0]$2858 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2856 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2854 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2005 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2004 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1949 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2000 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$1950 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1952 ($logic_not) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1996 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1954 ($and) with simplemap.
Mapping catboard.$procmux$933_CMP0 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1956 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$1992 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1958 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1991 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1960 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1989 ($logic_not) with simplemap.

2.13.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=4'.

2.13.31. Continuing TECHMAP pass.
Mapping catboard.$procmux$959 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=4.
Mapping catboard.$procmux$962 ($mux) with simplemap.
Mapping catboard.$procmux$966 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[7][0][0]$2832 ($mux) with simplemap.
Mapping catboard.$procmux$979 ($mux) with simplemap.
Mapping catboard.$procmux$981 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[7][0][0]$2830 ($and) with simplemap.
Mapping catboard.$procmux$983 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2828 ($and) with simplemap.

2.13.32. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

2.13.33. Continuing TECHMAP pass.
Mapping catboard.$procmux$991 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping catboard.$procmux$995 ($mux) with simplemap.
Mapping catboard.$procmux$997 ($mux) with simplemap.
Mapping catboard.$procmux$1008 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping catboard.$procmux$1011 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1987 ($and) with simplemap.
Mapping catboard.$procmux$1024 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping catboard.$procmux$1027 ($mux) with simplemap.
Mapping catboard.$procmux$1044_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1043 ($mux) with simplemap.
Mapping catboard.$procmux$1045 ($mux) with simplemap.
Mapping catboard.$procmux$1059 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[6][0][0]$2808 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[6][0][0]$2806 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2804 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[5][0][0]$2784 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[5][0][0]$2782 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2780 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[0]$2126 ($dff) with simplemap.
Mapping catboard.$auto$alumacc.cc:64:get_eq$1832 ($reduce_and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2071 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[4][0][0]$2760 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[4][0][0]$2758 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2756 ($and) with simplemap.
Mapping catboard.$auto$alumacc.cc:78:get_cf$1830 ($not) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2754 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$2067 ($reduce_or) with simplemap.
Mapping catboard.$procmux$1168 ($mux) with simplemap.
Mapping catboard.$procmux$1170 ($mux) with simplemap.
Mapping catboard.$procmux$1174 ($mux) with simplemap.
Mapping catboard.$procmux$1176 ($mux) with simplemap.
Mapping catboard.$procmux$1185 ($mux) with simplemap.
Mapping catboard.$procmux$1189 ($mux) with simplemap.
Mapping catboard.$procmux$1191 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[3][0][0]$2726 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[3][0][0]$2724 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2722 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2720 ($and) with simplemap.
Mapping catboard.$memory\uartlite0_syncro1_staps[2]$3235 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2066 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$2064 ($not) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[2][0][0]$2694 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[2][0][0]$2692 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2062 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2690 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2688 ($and) with simplemap.

2.13.34. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 14
Parameter \B_WIDTH = 15
Parameter \Y_WIDTH = 15
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=15\Y_WIDTH=15'.

2.13.35. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1827 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=15\Y_WIDTH=15.
Mapping catboard.$procmux$1261 ($mux) with simplemap.
Mapping catboard.$procmux$1263 ($mux) with simplemap.
Mapping catboard.$procmux$1267 ($mux) with simplemap.
Mapping catboard.$procmux$1269 ($mux) with simplemap.
Mapping catboard.$procmux$1278 ($mux) with simplemap.
Mapping catboard.$procmux$1282 ($mux) with simplemap.
Mapping catboard.$procmux$1284 ($mux) with simplemap.
Mapping catboard.$procmux$1294 ($mux) with simplemap.
Mapping catboard.$procmux$1296 ($mux) with simplemap.
Mapping catboard.$procmux$1299 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[1][0][0]$2656 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wren[1][0][0]$2654 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2652 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2650 ($and) with simplemap.
Mapping catboard.$memory\uartlite0_syncro1_staps[1]$3233 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1983 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1981 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1940 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1979 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$1941 ($reduce_or) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1977 ($eq) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1975 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1973 ($eq) with simplemap.
Mapping catboard.$procmux$1363 ($mux) with simplemap.
Mapping catboard.$procmux$1366 ($mux) with simplemap.

2.13.36. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 4
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=4\S_WIDTH=2'.

2.13.37. Continuing TECHMAP pass.
Mapping catboard.$procmux$1368 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=2.
Mapping catboard.$procmux$1371 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[8]$2142 ($dff) with simplemap.
Mapping catboard.$procmux$1385 ($mux) with simplemap.
Mapping catboard.$procmux$1396 ($mux) with simplemap.
Mapping catboard.$procmux$1398 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$wrmux[0][0][0]$2618 ($mux) with simplemap.
Mapping catboard.$procmux$1406 ($mux) with simplemap.

2.13.38. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 3
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=3'.

2.13.39. Continuing TECHMAP pass.
Mapping catboard.$procmux$1408 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=3.
Mapping catboard.$memory\command_bridge0_packet$wren[0][0][0]$2616 ($and) with simplemap.
Mapping catboard.$procmux$1411 ($mux) with simplemap.
Mapping catboard.$procmux$1415 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2614 ($and) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2612 ($and) with simplemap.
Mapping catboard.$procmux$1422 ($mux) with simplemap.
Mapping catboard.$procmux$1425 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:65:addr_decode$2610 ($not) with simplemap.
Mapping catboard.$procmux$1428 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:65:addr_decode$2608 ($not) with simplemap.
Mapping catboard.$procmux$1431 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:70:addr_decode$2606 ($and) with simplemap.
Mapping catboard.$procmux$1434 ($mux) with simplemap.
Mapping catboard.$auto$memory_map.cc:65:addr_decode$2604 ($not) with simplemap.
Mapping catboard.$procmux$1444_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1443 ($mux) with simplemap.
Mapping catboard.$procmux$1445 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:144:implement_pattern_cache$1971 ($reduce_or) with simplemap.
Mapping catboard.$auto$memory_map.cc:65:addr_decode$2602 ($not) with simplemap.
Mapping catboard.$procmux$1447 ($mux) with simplemap.
Mapping catboard.$procmux$1458_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1457 ($mux) with simplemap.
Mapping catboard.$procmux$1459 ($mux) with simplemap.
Mapping catboard.$procmux$1461 ($mux) with simplemap.
Mapping catboard.$procmux$1473_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1472 ($mux) with simplemap.
Mapping catboard.$procmux$1474 ($mux) with simplemap.
Mapping catboard.$procmux$1476 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][5]$2593 ($mux) with simplemap.
Mapping catboard.$procmux$1489_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1488 ($mux) with simplemap.
Mapping catboard.$procmux$1490 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][4]$2590 ($mux) with simplemap.
Mapping catboard.$procmux$1492 ($mux) with simplemap.
Mapping catboard.$procmux$1506_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1505 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][3]$2587 ($mux) with simplemap.
Mapping catboard.$procmux$1507 ($mux) with simplemap.
Mapping catboard.$procmux$1509 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][2]$2584 ($mux) with simplemap.
Mapping catboard.$procmux$1524_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1523 ($mux) with simplemap.
Mapping catboard.$procmux$1525 ($mux) with simplemap.
Mapping catboard.$procmux$1527 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][1]$2581 ($mux) with simplemap.
Mapping catboard.$procmux$1543_CMP0 ($eq) with simplemap.
Mapping catboard.$procmux$1542 ($mux) with simplemap.
Mapping catboard.$procmux$1544 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][3][0]$2578 ($mux) with simplemap.
Mapping catboard.$procmux$1546 ($mux) with simplemap.
Mapping catboard.$procmux$1563_CMP0 ($logic_not) with simplemap.
Mapping catboard.$procmux$1562 ($mux) with simplemap.
Mapping catboard.$procmux$1564 ($mux) with simplemap.
Mapping catboard.$procmux$1566 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][2][2]$2572 ($mux) with simplemap.
Mapping catboard.$procmux$1571 using $paramod\_90_pmux\WIDTH=4\S_WIDTH=2.
Mapping catboard.$procmux$1574 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][2][1]$2569 ($mux) with simplemap.
Mapping catboard.$procmux$1577 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][2][0]$2566 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1970 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1945 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1968 ($eq) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][1][1]$2563 ($mux) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1966 ($and) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][1][0]$2560 ($mux) with simplemap.
Mapping catboard.$procmux$1605 ($mux) with simplemap.
Mapping catboard.$procmux$1607 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdmux[9][0][0]$2557 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[4]$2134 ($dff) with simplemap.
Mapping catboard.$memory\command_bridge0_packet$rdreg[9]$2555 ($dff) with simplemap.
Mapping catboard.$procmux$1616 ($mux) with simplemap.
Mapping catboard.$procmux$1622 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[7]$2140 ($dff) with simplemap.
Mapping catboard.$procmux$1634 ($mux) with simplemap.
Mapping catboard.$procmux$1643 ($mux) with simplemap.
Mapping catboard.$procmux$1653 ($mux) with simplemap.
Mapping catboard.$procmux$1655 ($mux) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[6]$2138 ($dff) with simplemap.
Mapping catboard.$procmux$1664 ($mux) with simplemap.
Mapping catboard.$procdff$1669 ($dff) with simplemap.
Mapping catboard.$procdff$1670 ($dff) with simplemap.
Mapping catboard.$procdff$1671 ($dff) with simplemap.
Mapping catboard.$procdff$1672 ($dff) with simplemap.
Mapping catboard.$procdff$1673 ($dff) with simplemap.
Mapping catboard.$procdff$1674 ($dff) with simplemap.
Mapping catboard.$procdff$1675 ($dff) with simplemap.
Mapping catboard.$procdff$1676 ($dff) with simplemap.
Mapping catboard.$procdff$1677 ($dff) with simplemap.
Mapping catboard.$procdff$1678 ($dff) with simplemap.
Mapping catboard.$procdff$1679 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:77:implement_pattern_cache$1964 ($eq) with simplemap.
Mapping catboard.$procdff$1684 ($dff) with simplemap.
Mapping catboard.$memory\command_bridge0_packet[2]$2130 ($dff) with simplemap.
Mapping catboard.$procdff$1752 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$1936 ($and) with simplemap.
Mapping catboard.$auto$fsm_map.cc:172:map_fsm$2056 ($dff) with simplemap.
Mapping catboard.$auto$fsm_map.cc:121:implement_pattern_cache$2054 ($and) with simplemap.
Mapping catboard.$procdff$1778 ($dff) with simplemap.
Mapping catboard.$procdff$1779 ($dff) with simplemap.
Mapping catboard.$procdff$1783 ($dff) with simplemap.
Mapping catboard.$procdff$1784 ($dff) with simplemap.
Mapping catboard.$procdff$1785 ($dff) with simplemap.
Mapping catboard.$procdff$1786 ($dff) with simplemap.
Mapping catboard.$procdff$1788 ($dff) with simplemap.
Mapping catboard.$procdff$1789 ($dff) with simplemap.
Mapping catboard.$procdff$1790 ($dff) with simplemap.
Mapping catboard.$procdff$1791 ($dff) with simplemap.
Mapping catboard.$procdff$1792 ($dff) with simplemap.
Mapping catboard.$procdff$1793 ($dff) with simplemap.
Mapping catboard.$procdff$1795 ($dff) with simplemap.
Mapping catboard.$procdff$1796 ($dff) with simplemap.
Mapping catboard.$procdff$1797 ($dff) with simplemap.
Mapping catboard.$procdff$1798 ($dff) with simplemap.
Mapping catboard.$procdff$1799 ($dff) with simplemap.
Mapping catboard.$procdff$1800 ($dff) with simplemap.
Mapping catboard.$procdff$1810 ($dff) with simplemap.
Mapping catboard.$procdff$1811 ($dff) with simplemap.
Mapping catboard.$procdff$1812 ($dff) with simplemap.
Mapping catboard.$procdff$1813 ($dff) with simplemap.
Mapping catboard.$techmap$shiftx$iceriver/catboard.v:308$110.$procmux$3666 ($mux) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1865.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$shiftx$iceriver/catboard.v:308$110.$procmux$3657 ($mux) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1859.A_conv ($pos) with simplemap.

2.13.40. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=2'.

2.13.41. Executing PROC pass (convert processes to netlists).

2.13.41.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.13.41.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.13.41.3. Executing PROC_INIT pass (extract init attributes).

2.13.41.4. Executing PROC_ARST pass (detect async resets in processes).

2.13.41.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/local/bin/../share/yosys/techmap.v:207$5450'.
     1/4: $0\p[1:0] [1]
     2/4: $0\g[1:0] [1]
     3/4: $0\g[1:0] [0]
     4/4: $0\p[1:0] [0]

2.13.41.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\p' from process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/local/bin/../share/yosys/techmap.v:207$5450'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=2.\g' from process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/local/bin/../share/yosys/techmap.v:207$5450'.

2.13.41.7. Executing PROC_DFF pass (convert process syncs to FFs).

2.13.41.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=2.$proc$/usr/local/bin/../share/yosys/techmap.v:207$5450'.
Cleaned up 0 empty switches.

2.13.42. Executing OPT pass (performing simple optimizations).

2.13.42.1. Executing OPT_EXPR pass (perform const folding).

2.13.42.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=2'.
Removed a total of 0 cells.

2.13.42.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.13.42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=2..
  removing unused `$and' cell `$and$/usr/local/bin/../share/yosys/techmap.v:222$5455'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 7 unused temporary wires.
Removed 1 unused cells and 15 unused wires.

2.13.42.5. Finished fast OPT passes.

2.13.43. Continuing TECHMAP pass.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1868.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.$not$/usr/local/bin/../share/yosys/techmap.v:258$3389 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1859.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1859.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3380 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1859.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1868.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1865.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381 ($mux) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1865.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1865.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1865.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3380 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1862.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1862.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1871.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.$not$/usr/local/bin/../share/yosys/techmap.v:258$3389 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1868.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405 ($and) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1883.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1883.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1862.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3380 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3406 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1856.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1856.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1880.lcu using $paramod\_90_lcu\WIDTH=2.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1862.A_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1862.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404 ($mux) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1880.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3406 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1880.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407 ($xor) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1883.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1877.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1877.A_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1874.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1874.A_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1871.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396 ($xor) with simplemap.
Mapping catboard.$techmap$shiftx$iceriver/catboard.v:308$110.$procmux$3648 ($mux) with simplemap.
Mapping catboard.$techmap$shiftx$iceriver/catboard.v:308$110.$procmux$3674 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1847.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3374 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1847.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1847.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1853.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1853.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1853.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3380 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1853.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1853.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405 ($and) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1871.A_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1836.A_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1836.B_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719 ($not) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1850.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3377 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1850.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1850.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399 ($xor) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4145 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4144 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4143 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4142 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4141 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4140 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4139 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4138 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4137 ($and) with simplemap.
Mapping catboard.$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136 ($and) with simplemap.
Mapping catboard.$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135 ($and) with simplemap.
Mapping catboard.$techmap$procmux$493.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4134 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$959.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4397 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4396 ($and) with simplemap.
Mapping catboard.$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4395 ($and) with simplemap.
Mapping catboard.$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4394 ($and) with simplemap.
Mapping catboard.$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4393 ($and) with simplemap.
Mapping catboard.$techmap$procmux$959.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4392 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$959.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4391 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$991.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$991.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437 ($and) with simplemap.
Mapping catboard.$techmap$procmux$991.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436 ($and) with simplemap.
Mapping catboard.$techmap$procmux$991.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4435 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$991.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1008.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1008.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1008.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4435 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$1008.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1024.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1024.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1024.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1024.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4435 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$1024.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434 ($reduce_or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660 ($xor) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659 ($mux) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658 ($not) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1827.B_conv ($pos) with simplemap.
Mapping catboard.$auto$alumacc.cc:474:replace_alu$1827.A_conv ($pos) with simplemap.
Mapping catboard.$techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4761 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4760 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4759 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4758 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1368.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1368.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1368.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4755 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1408.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4805 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1408.$and$/usr/local/bin/../share/yosys/techmap.v:434$4804 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1408.$and$/usr/local/bin/../share/yosys/techmap.v:434$4803 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1408.$and$/usr/local/bin/../share/yosys/techmap.v:434$4802 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1408.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4801 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$1408.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4800 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4761 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4760 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4759 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4758 ($reduce_or) with simplemap.
Mapping catboard.$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756 ($and) with simplemap.
Mapping catboard.$techmap$procmux$1571.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$4755 ($mux) with simplemap.
Mapping catboard.$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754 ($reduce_or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$5454 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:212$5452 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1880.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$5454 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:212$5452 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1883.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$5454 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:212$5452 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:221$5454 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:212$5452 ($or) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453 ($and) with simplemap.
Mapping catboard.$techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451 ($and) with simplemap.
No more expansions possible.

2.14. Executing ICE40_OPT pass (performing simple optimizations).

2.14.1. Running ICE40 specific optimizations.

2.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [0] = \command_bridge0_packet[1] [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [2] = \command_bridge0_packet[1] [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4449' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [3] = \command_bridge0_packet[1] [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4450' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [4] = \command_bridge0_packet[1] [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4451' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [5] = \command_bridge0_packet[1] [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4452' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [6] = \command_bridge0_packet[1] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4444 [7] = \command_bridge0_packet[1] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5663' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [4] = \uartlite0_uarttx0_txbyte [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5659' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [0] = \uartlite0_uarttx0_txbyte [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3681' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3678 [1] = \uartlite0_uarttx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3609 [3] = \uartlite0_uartrx0_mcnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [3] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [5] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [4] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [7] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3848 [6] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3700 [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3582 [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3582 [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3582 [0] = \uartlite0_uartrx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3544' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [0] = \glbl_timer_ticks0_seccnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3682' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3678 [2] = \uartlite0_uarttx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3680' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3678 [0] = \uartlite0_uarttx0_bitcnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5749' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5757' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3547' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [3] = \glbl_timer_ticks0_seccnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3872 [0] = \uartlite0_fifobus_read_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5748' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5756' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5747' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5755' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5746' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5754' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5745' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5744' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5743' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5751' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5742' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3720_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5750' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1836.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3721_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3513 [3] = \glbl_timer_ticks0_seccnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [8] = \glbl_timer_ticks0_mscnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [11] = \glbl_timer_ticks0_mscnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [14] = \glbl_timer_ticks0_mscnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [12] = \glbl_timer_ticks0_mscnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [13] = \glbl_timer_ticks0_mscnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [0] = \glbl_timer_ticks0_mscnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [6] = \glbl_timer_ticks0_mscnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3469 [5] = \glbl_timer_ticks0_mscnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3872 [2] = \uartlite0_fifobus_read_data [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3872 [4] = \uartlite0_fifobus_read_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3872 [5] = \uartlite0_fifobus_read_data [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5591' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5587' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404_Y [1] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5733' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405_Y [1] = \uartlite0_fifo_fast0_addr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5590' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5586' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5732' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3827 [0] = \uartlite0_fifobus_read_data [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3827 [5] = \uartlite0_fifobus_read_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5727' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [3] = \uartlite0_uartbaud0_cnt16 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3548' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3542 [4] = \glbl_timer_ticks0_seccnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5726' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [2] = \uartlite0_uartbaud0_cnt16 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5725' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [1] = \uartlite0_uartbaud0_cnt16 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5724' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [0] = \uartlite0_uartbaud0_cnt16 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5723' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [3] = \uartlite0_uartbaud0_cnt16 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5722' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [2] = \uartlite0_uartbaud0_cnt16 [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5721' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1853.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [1] = \uartlite0_uartbaud0_cnt16 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5702' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [16] = \glbl_timer_ticks0_mscnt [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5701' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [15] = \glbl_timer_ticks0_mscnt [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5700' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [14] = \glbl_timer_ticks0_mscnt [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5699' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [13] = \glbl_timer_ticks0_mscnt [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5698' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [12] = \glbl_timer_ticks0_mscnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3513 [4] = \glbl_timer_ticks0_seccnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5697' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [11] = \glbl_timer_ticks0_mscnt [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5696' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [10] = \glbl_timer_ticks0_mscnt [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5695' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [9] = \glbl_timer_ticks0_mscnt [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5694' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [8] = \glbl_timer_ticks0_mscnt [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5693' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [7] = \glbl_timer_ticks0_mscnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5692' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [6] = \glbl_timer_ticks0_mscnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5691' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [5] = \glbl_timer_ticks0_mscnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5690' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [4] = \glbl_timer_ticks0_mscnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5689' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [3] = \glbl_timer_ticks0_mscnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5688' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [2] = \glbl_timer_ticks0_mscnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5687' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [1] = \glbl_timer_ticks0_mscnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [11] = \glbl_timer_ticks0_mscnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [8] = \glbl_timer_ticks0_mscnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [12] = \glbl_timer_ticks0_mscnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [13] = \glbl_timer_ticks0_mscnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3441' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [14] = \glbl_timer_ticks0_mscnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [5] = \glbl_timer_ticks0_mscnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3425 [6] = \glbl_timer_ticks0_mscnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5686' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3375_Y [0] = \glbl_timer_ticks0_mscnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5685' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [16] = \glbl_timer_ticks0_mscnt [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5684' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [15] = \glbl_timer_ticks0_mscnt [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5683' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [14] = \glbl_timer_ticks0_mscnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5682' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [13] = \glbl_timer_ticks0_mscnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5681' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [12] = \glbl_timer_ticks0_mscnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5680' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [11] = \glbl_timer_ticks0_mscnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5679' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [10] = \glbl_timer_ticks0_mscnt [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5678' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [9] = \glbl_timer_ticks0_mscnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5677' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [8] = \glbl_timer_ticks0_mscnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5676' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [7] = \glbl_timer_ticks0_mscnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5675' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [6] = \glbl_timer_ticks0_mscnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5674' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [5] = \glbl_timer_ticks0_mscnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5673' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [4] = \glbl_timer_ticks0_mscnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5672' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [3] = \glbl_timer_ticks0_mscnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [2] = \glbl_timer_ticks0_mscnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5670' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [1] = \glbl_timer_ticks0_mscnt [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5626' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5668' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5625' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$not$/usr/local/bin/../share/yosys/techmap.v:258$3403_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5667' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3404_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5666' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [7] = \uartlite0_uarttx0_txbyte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5665' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [6] = \uartlite0_uarttx0_txbyte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5664' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [5] = \uartlite0_uarttx0_txbyte [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5662' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [3] = \uartlite0_uarttx0_txbyte [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5661' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [2] = \uartlite0_uarttx0_txbyte [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5660' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$1\buffer[7:0] [1] = \uartlite0_uarttx0_txbyte [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5438' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$4\buffer[7:0] [7] = \uartlite0_uarttx0_txbyte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5446' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$11\buffer[7:0] [6] = \uartlite0_uarttx0_txbyte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5658' (?x?) in module `\catboard' with constant driver `$shiftx$iceriver/catboard.v:308$110.buffer [7] = \uartlite0_uarttx0_txbyte [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3364' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3362 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5437' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$4\buffer[7:0] [6] = \uartlite0_uarttx0_txbyte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5445' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$11\buffer[7:0] [5] = \uartlite0_uarttx0_txbyte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5915' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [13] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5916' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [14] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5901' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660_Y [14] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5913' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [11] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5914' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [12] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5911' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5912' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [10] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5897' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660_Y [10] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5909' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5910' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5907' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5908' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5905' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5906' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5891' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5903' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5888' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5904' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5889' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$4660_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5902' (??1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1827.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4659_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5436' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$4\buffer[7:0] [5] = \uartlite0_uarttx0_txbyte [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5435' (?x?) in module `\catboard' with constant driver `$techmap$shiftx$iceriver/catboard.v:308$110.$4\buffer[7:0] [4] = \uartlite0_uarttx0_txbyte [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [0] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [1] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [4] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3902' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [5] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [6] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3895 [7] = $3\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5634' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [7] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5650' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [7] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5633' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [6] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5649' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [6] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5632' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [5] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5648' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [5] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5631' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [4] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5647' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [4] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5630' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [3] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5646' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [3] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5629' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [2] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5645' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [2] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5628' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [1] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5644' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [1] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5627' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1874.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3395_Y [0] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5624' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5623' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5622' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5621' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5620' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5619' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5618' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5617' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5616' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5615' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5614' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5613' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5612' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5611' (0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5610' (1) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3397_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5609' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5608' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5607' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5606' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5605' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5604' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5603' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5602' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5601' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5600' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5599' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5598' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5597' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5596' (011) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5595' (101) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3398_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5588' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3406_Y [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5991' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451_Y = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5989' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1882 [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5594' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407_Y [2] = $auto$alumacc.cc:491:replace_alu$1882 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5570' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [14] = \uartlite0_uartbaud0_cnt [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5585' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [14] = \uartlite0_uartbaud0_cnt [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5569' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [13] = \uartlite0_uartbaud0_cnt [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5584' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [13] = \uartlite0_uartbaud0_cnt [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5568' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [12] = \uartlite0_uartbaud0_cnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5583' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [12] = \uartlite0_uartbaud0_cnt [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5567' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [11] = \uartlite0_uartbaud0_cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5582' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [11] = \uartlite0_uartbaud0_cnt [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5566' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [10] = \uartlite0_uartbaud0_cnt [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5581' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [10] = \uartlite0_uartbaud0_cnt [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5565' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [9] = \uartlite0_uartbaud0_cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5580' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [9] = \uartlite0_uartbaud0_cnt [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5564' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [8] = \uartlite0_uartbaud0_cnt [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5563' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [7] = \uartlite0_uartbaud0_cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5578' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [7] = \uartlite0_uartbaud0_cnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5562' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [6] = \uartlite0_uartbaud0_cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5577' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [6] = \uartlite0_uartbaud0_cnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5561' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [5] = \uartlite0_uartbaud0_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5560' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [4] = \uartlite0_uartbaud0_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5575' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [4] = \uartlite0_uartbaud0_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4376' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4370 [4] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4373' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4370 [1] = $eq$iceriver/catboard.v:631$268_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4375' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4370 [3] = $ne$iceriver/catboard.v:632$271_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5559' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [3] = \uartlite0_uartbaud0_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5574' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [3] = \uartlite0_uartbaud0_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5558' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [2] = \uartlite0_uartbaud0_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5573' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [2] = \uartlite0_uartbaud0_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5557' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [1] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5572' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [1] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5556' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3384_Y [0] = \uartlite0_uartbaud0_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5571' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1856.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3385_Y [0] = \uartlite0_uartbaud0_cnt [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5531' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405_Y [1] = \uartlite0_fifo_fast1_addr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5530' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$and$/usr/local/bin/../share/yosys/techmap.v:260$3405_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5536' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3406_Y [0] = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5995' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451_Y = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5993' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1885 [0] = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5540' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1883.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407_Y [2] = $auto$alumacc.cc:491:replace_alu$1885 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5525' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390_Y [1] = \uartlite0_fifo_fast0_addr [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5527' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [1] = \uartlite0_fifo_fast0_addr [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5524' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390_Y [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5477' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390_Y [0] = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5520' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391_Y [0] = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5478' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$ternary$/usr/local/bin/../share/yosys/techmap.v:258$3390_Y [1] = \uartlite0_fifo_fast1_addr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5521' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5522' (and_or_buffer) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391_Y [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5523' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$and$/usr/local/bin/../share/yosys/techmap.v:260$3391_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5493' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [9] = \glbl_timer_ticks0_seccnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5519' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [9] = \glbl_timer_ticks0_seccnt [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5492' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [8] = \glbl_timer_ticks0_seccnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5518' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [8] = \glbl_timer_ticks0_seccnt [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5491' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [7] = \glbl_timer_ticks0_seccnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5517' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [7] = \glbl_timer_ticks0_seccnt [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5490' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [6] = \glbl_timer_ticks0_seccnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5516' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [6] = \glbl_timer_ticks0_seccnt [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5489' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [5] = \glbl_timer_ticks0_seccnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5515' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [5] = \glbl_timer_ticks0_seccnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5488' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [4] = \glbl_timer_ticks0_seccnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5514' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [4] = \glbl_timer_ticks0_seccnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5487' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [3] = \glbl_timer_ticks0_seccnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5513' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [3] = \glbl_timer_ticks0_seccnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5486' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [2] = \glbl_timer_ticks0_seccnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5512' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [2] = \glbl_timer_ticks0_seccnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5485' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [1] = \glbl_timer_ticks0_seccnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5511' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [1] = \glbl_timer_ticks0_seccnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5484' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1850.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3378_Y [0] = \glbl_timer_ticks0_seccnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5509' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [3] = \uartlite0_uartrx0_mcnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5508' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [2] = \uartlite0_uartrx0_mcnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5507' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [1] = \uartlite0_uartrx0_mcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5506' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [0] = \uartlite0_uartrx0_mcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5505' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [3] = \uartlite0_uartrx0_mcnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5504' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [2] = \uartlite0_uartrx0_mcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5503' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1862.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [1] = \uartlite0_uartrx0_mcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5476' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [3] = \uartlite0_uarttx0_bitcnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5497' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [3] = \uartlite0_uarttx0_bitcnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5475' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [2] = \uartlite0_uarttx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5496' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [2] = \uartlite0_uarttx0_bitcnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5474' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [1] = \uartlite0_uarttx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5495' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [1] = \uartlite0_uarttx0_bitcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5473' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1865.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [0] = \uartlite0_uarttx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5480' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [1] = \uartlite0_fifo_fast1_addr [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5999' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5997' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1873 [0] = \uartlite0_fifo_fast1_addr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5996' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1873 [1] = $techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5483' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1871.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5481' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6003' (const_and) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:212$5451_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6001' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1870 [0] = \uartlite0_fifo_fast0_addr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6000' (and_or_buffer) in module `\catboard' with constant driver `$auto$alumacc.cc:491:replace_alu$1870 [1] = $techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5472' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1868.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:221$5453_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5470' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3393_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5465' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [3] = \uartlite0_uartrx0_bitcnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5469' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [3] = \uartlite0_uartrx0_bitcnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5464' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5468' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5463' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5467' (0?) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5462' (??0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1859.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3381_Y [0] = \uartlite0_uartrx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4101 [0] = \uartlite0_baudce'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3933' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [0] = \memmap_mem_addr [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3934' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [1] = \memmap_mem_addr [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3935' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [2] = \memmap_mem_addr [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3936' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [3] = \memmap_mem_addr [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3937' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [4] = \memmap_mem_addr [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3939' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [6] = \memmap_mem_addr [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3940' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [7] = \memmap_mem_addr [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3941' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [8] = \memmap_mem_addr [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [9] = \memmap_mem_addr [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3943' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [10] = \memmap_mem_addr [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [11] = \memmap_mem_addr [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [12] = \memmap_mem_addr [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [13] = \memmap_mem_addr [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [14] = \memmap_mem_addr [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [15] = \memmap_mem_addr [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [16] = \memmap_mem_addr [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [17] = \memmap_mem_addr [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [18] = \memmap_mem_addr [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [19] = \memmap_mem_addr [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3953' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [20] = \memmap_mem_addr [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [21] = \memmap_mem_addr [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [22] = \memmap_mem_addr [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [23] = \memmap_mem_addr [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [24] = \memmap_mem_addr [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [25] = \memmap_mem_addr [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [26] = \memmap_mem_addr [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3931 [27] = \memmap_mem_addr [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4325' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [1] = \command_bridge0_packet[1] [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4326' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [2] = \command_bridge0_packet[1] [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4327' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [3] = \command_bridge0_packet[1] [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4328' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [4] = \command_bridge0_packet[1] [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4329' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [5] = \command_bridge0_packet[1] [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4330' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [6] = \command_bridge0_packet[1] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4331' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4322 [7] = \command_bridge0_packet[1] [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4349' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4346 [1] = $eq$iceriver/catboard.v:631$268_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4350' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4346 [2] = $eq$iceriver/catboard.v:631$270_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4351' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4346 [3] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4707 [4] = $ne$iceriver/catboard.v:632$271_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4714' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4707 [5] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4734' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4728 [4] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4733' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4728 [3] = $eq$iceriver/catboard.v:631$270_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4693' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4688 [3] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4399' in module `catboard'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5075' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [0] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5076' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [1] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5077' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [2] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5078' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [3] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5079' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [4] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5080' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [5] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5081' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [6] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5082' (?x?) in module `\catboard' with constant driver `$memory\command_bridge0_packet$rdmux[9][0][0]$b$2559 [7] = $memory\command_bridge0_packet$rdmux[9][1][1]$a$2564 [7]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4468' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4469' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4470' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4471' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4472' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4473' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4474' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4475' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4476' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4477' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4478' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4479' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4480' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4481' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4482' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4483' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4484' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4485' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4486' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4487' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4488' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4489' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4490' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4491' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4492' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4493' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4494' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4495' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4496' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4497' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4498' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4499' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4625' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4626' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4630' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4665' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4666' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4670' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4672' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4746' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4747' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4748' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4749' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4834' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4829 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4844' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5061' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5055 [4] = $ne$iceriver/catboard.v:632$271_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5062' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5055 [5] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5059' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5055 [2] = $ne$iceriver/catboard.v:632$269_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5301' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5295 [4] = $auto$fsm_map.cc:74:implement_pattern_cache$1929'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5299' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5295 [2] = $ne$iceriver/catboard.v:632$269_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5300' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5295 [3] = $eq$iceriver/catboard.v:631$270_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4858' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4856 [0] = \uartlite0_uartrx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4861' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4856 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4871' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4877' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4874 [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4879' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4874 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4889' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4902' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4900 [0] = \uartlite0_uartrx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4903' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4900 [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4900 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4915' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4930' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4926 [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4931' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4926 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4941' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4962' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4960 [0] = \uartlite0_uartrx0_bitcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4964' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4960 [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4965' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4960 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4975' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4989' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4986 [1] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4990' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4986 [2] = \uartlite0_uartrx0_bitcnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4991' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4986 [3] = \uartlite0_uartrx0_bitcnt [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5001' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5018' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5029' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5030' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5031' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5032' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5157' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5158' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5159' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5160' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5161' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5162' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5163' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5164' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5165' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5166' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5185' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5186' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5187' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5188' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5189' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5190' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5191' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5192' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5193' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5194' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5195' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5196' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5197' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5198' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5199' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5200' in module `catboard'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5201' in module `catboard'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5768' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [0] = \uartlite0_uartbaud0_cnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5771' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [3] = \uartlite0_uartbaud0_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5773' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [5] = \uartlite0_uartbaud0_cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5774' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [6] = \uartlite0_uartbaud0_cnt [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5775' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [7] = \uartlite0_uartbaud0_cnt [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5776' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [8] = \uartlite0_uartbaud0_cnt [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5777' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [9] = \uartlite0_uartbaud0_cnt [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5779' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [11] = \uartlite0_uartbaud0_cnt [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5780' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [12] = \uartlite0_uartbaud0_cnt [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5781' (?0) in module `\catboard' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$1877.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3399_Y [13] = \uartlite0_uartbaud0_cnt [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5830' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5784' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5783 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5829' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5788' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5787 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5828' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5792' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5791 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5827' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5796' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5795 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5826' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5800' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5799 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5825' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5804' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5803 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5824' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5808' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5807 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5823' (const_and) in module `\catboard' with constant driver `$techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4136_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5812' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5811 = $techmap$procmux$493.$and$/usr/local/bin/../share/yosys/techmap.v:434$4135_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5859' (const_and) in module `\catboard' with constant driver `$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4393_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5852' (and_or_buffer) in module `\catboard' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$5851 [0] = $techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4394_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5856' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$959.$and$/usr/local/bin/../share/yosys/techmap.v:434$4396_Y = \command_bridge0_state [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5869' (const_and) in module `\catboard' with constant driver `$techmap$procmux$991.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5867' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$991.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438_Y = $techmap$procmux$991.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5876' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1008.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5874' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1008.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438_Y = $techmap$procmux$1008.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5883' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1024.$and$/usr/local/bin/../share/yosys/techmap.v:434$4436_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5881' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1024.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4438_Y = $techmap$procmux$1024.$and$/usr/local/bin/../share/yosys/techmap.v:434$4437_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5981' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5967' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4761_Y = $techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5980' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5969' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4760_Y = $techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5979' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5971' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4759_Y = $techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5978' (const_and) in module `\catboard' with constant driver `$techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4756_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5973' (and_or_buffer) in module `\catboard' with constant driver `$techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$4758_Y = $techmap$procmux$1571.$and$/usr/local/bin/../share/yosys/techmap.v:434$4757_Y [0]'.

2.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$5126' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$5315'.
    Redirecting output \Q: $memory\command_bridge0_packet$rdreg[9]$q$2556 [2] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [2]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$5126' from module `\catboard'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$5125' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$5314'.
    Redirecting output \Q: $memory\command_bridge0_packet$rdreg[9]$q$2556 [1] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [1]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$5125' from module `\catboard'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$5124' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$5313'.
    Redirecting output \Q: $memory\command_bridge0_packet$rdreg[9]$q$2556 [0] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$5124' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5058' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5298'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5055 [1] = $auto$simplemap.cc:250:simplemap_eqne$5295 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5058' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5057' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5055 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5057' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4996' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4994 [1] = $auto$simplemap.cc:168:logic_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4996' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4988' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5466'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4986 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4988' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4970' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4968 [1] = $auto$simplemap.cc:168:logic_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4970' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4936' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5014'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4934 [1] = $auto$simplemap.cc:168:logic_reduce$5012 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4936' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4929' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4963'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4926 [1] = $auto$simplemap.cc:250:simplemap_eqne$4960 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4929' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4928' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5466'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4926 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4928' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4909' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5013'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4908 [0] = $auto$simplemap.cc:168:logic_reduce$5012 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4909' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4904'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4874 [2] = $auto$simplemap.cc:250:simplemap_eqne$4900 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4878' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5466'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4874 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4876' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4860' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4904'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4856 [2] = $auto$simplemap.cc:250:simplemap_eqne$4900 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4860' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4859' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4963'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4856 [1] = $auto$simplemap.cc:250:simplemap_eqne$4960 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4859' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4833' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4904'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4829 [2] = $auto$simplemap.cc:250:simplemap_eqne$4900 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4833' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4832' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4963'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4829 [1] = $auto$simplemap.cc:250:simplemap_eqne$4960 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4832' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5466'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4829 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1859.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4831' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4731' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5298'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4728 [1] = $auto$simplemap.cc:250:simplemap_eqne$5295 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4731' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4730' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4728 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4730' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4720' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5068'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4717 [2] = $auto$simplemap.cc:127:simplemap_reduce$5065 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4720' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4712' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5060'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4707 [3] = $auto$simplemap.cc:250:simplemap_eqne$5055 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4711' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4732'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4707 [2] = $auto$simplemap.cc:250:simplemap_eqne$4728 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4710' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5298'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4707 [1] = $auto$simplemap.cc:250:simplemap_eqne$5295 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4709' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4707 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5060'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4688 [1] = $auto$simplemap.cc:250:simplemap_eqne$5055 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4691' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4688 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4690' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5930' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5554'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [13] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [13]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5930' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4374' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5060'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4370 [2] = $auto$simplemap.cc:250:simplemap_eqne$5055 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4374' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4372' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4370 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4372' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4348' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5297'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4346 [0] = $auto$simplemap.cc:250:simplemap_eqne$5295 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4348' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4338' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4460'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4334 [3] = $auto$simplemap.cc:127:simplemap_reduce$4456 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4338' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4337' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4459'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4334 [2] = $auto$simplemap.cc:127:simplemap_reduce$4456 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4337' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4336' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4458'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4334 [1] = $auto$simplemap.cc:127:simplemap_reduce$4456 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4336' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5526' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5592'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1868.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5526' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5479'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1883.$xor$/usr/local/bin/../share/yosys/techmap.v:263$3407_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1871.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3392_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5538' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5917' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5541'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5917' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5922' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5546'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5922' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3850' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5643'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3848 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1874.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3396_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3835' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3880'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3827 [6] = $auto$simplemap.cc:250:simplemap_eqne$3872 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3832' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3877'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3827 [3] = $auto$simplemap.cc:250:simplemap_eqne$3872 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3830' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3875'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3827 [1] = $auto$simplemap.cc:250:simplemap_eqne$3872 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5734' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5635'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5734' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3836' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3881'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3827 [7] = $auto$simplemap.cc:250:simplemap_eqne$3872 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' from module `\catboard'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3820' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3864'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3816 [3] = $auto$simplemap.cc:127:simplemap_reduce$3860 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3820' from module `\catboard'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3819' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3863'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3816 [2] = $auto$simplemap.cc:127:simplemap_reduce$3860 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3819' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5925' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5549'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5925' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3611' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5502'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3609 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1862.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3382_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3591' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5013'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3590 [0] = $auto$simplemap.cc:168:logic_reduce$5012 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3591' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5928' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5552'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [11] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [11]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5928' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3523' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3552'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [8] = $auto$simplemap.cc:250:simplemap_eqne$3542 [8]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3523' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3522' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3551'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [7] = $auto$simplemap.cc:250:simplemap_eqne$3542 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3522' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3521' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3550'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [6] = $auto$simplemap.cc:250:simplemap_eqne$3542 [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3521' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3520' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3549'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [5] = $auto$simplemap.cc:250:simplemap_eqne$3542 [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3520' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3517' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3546'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [2] = $auto$simplemap.cc:250:simplemap_eqne$3542 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3516' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3545'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [1] = $auto$simplemap.cc:250:simplemap_eqne$3542 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3515' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5510'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1850.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3379_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3524' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3553'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3513 [9] = $auto$simplemap.cc:250:simplemap_eqne$3542 [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3524' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5740' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5641'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5740' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5735' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5636'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5735' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5739' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5640'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5739' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5919' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5543'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5919' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3453' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3497'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [6] = $auto$simplemap.cc:127:simplemap_reduce$3490 [6]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3453' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3442' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3486'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [15] = $auto$simplemap.cc:250:simplemap_eqne$3469 [15]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3437' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3481'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [10] = $auto$simplemap.cc:250:simplemap_eqne$3469 [10]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3436' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3480'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [9] = $auto$simplemap.cc:250:simplemap_eqne$3469 [9]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3478'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [7] = $auto$simplemap.cc:250:simplemap_eqne$3469 [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3431' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3475'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [4] = $auto$simplemap.cc:250:simplemap_eqne$3469 [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3430' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3474'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [3] = $auto$simplemap.cc:250:simplemap_eqne$3469 [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3429' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3473'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [2] = $auto$simplemap.cc:250:simplemap_eqne$3469 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3428' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3472'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [1] = $auto$simplemap.cc:250:simplemap_eqne$3469 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3427' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5669'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [0] = $techmap$auto$alumacc.cc:474:replace_alu$1847.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$3376_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3443' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3487'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3425 [16] = $auto$simplemap.cc:250:simplemap_eqne$3469 [16]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5589' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3703'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1880.$xor$/usr/local/bin/../share/yosys/techmap.v:262$3406_Y [1] = $auto$simplemap.cc:250:simplemap_eqne$3700 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5589' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5642' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5741'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5642' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5638' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5737'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5638' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5551' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5927'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [10] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [10]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5551' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5550' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5926'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5550' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5920' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5544'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5920' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5637' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5736'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5637' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5548' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5924'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5548' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5547' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5923'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5547' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5555' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5931'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [14] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [14]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5555' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5929' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5553'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [12] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [12]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5929' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5918' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5542'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5918' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5545' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5921'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1856.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3383_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1827.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$4658_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5545' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5639' is identical to cell `$auto$simplemap.cc:37:simplemap_not$5738'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$1874.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3394_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$1836.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$3719_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5639' from module `\catboard'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$5127' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$5316'.
    Redirecting output \Q: $memory\command_bridge0_packet$rdreg[9]$q$2556 [3] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$5127' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5953' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4265'.
    Redirecting output \Y: $techmap$procmux$1368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754_Y = $auto$fsm_map.cc:102:implement_pattern_cache$2083
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5953' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4439' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$3764'.
    Redirecting output \Y: $procmux$995_Y = $logic_not$iceriver/catboard.v:511$205_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4439' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4884' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4882 [1] = $auto$simplemap.cc:127:simplemap_reduce$4908 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4884' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4883' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4995'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4882 [0] = $auto$simplemap.cc:127:simplemap_reduce$4994 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4883' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4866' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4864 [1] = $auto$simplemap.cc:127:simplemap_reduce$4908 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4866' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4865' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4969'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4864 [0] = $auto$simplemap.cc:127:simplemap_reduce$4968 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4865' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4839' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4910'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4837 [1] = $auto$simplemap.cc:127:simplemap_reduce$4908 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4839' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4838' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4935'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4837 [0] = $auto$simplemap.cc:127:simplemap_reduce$4934 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4838' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4738' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5066'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4737 [0] = $auto$simplemap.cc:127:simplemap_reduce$5065 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4738' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4718' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5066'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4717 [0] = $auto$simplemap.cc:127:simplemap_reduce$5065 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4718' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4355' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4380'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4354 [0] = $auto$simplemap.cc:127:simplemap_reduce$4379 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4355' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4341' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4463'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4339 [1] = $auto$simplemap.cc:127:simplemap_reduce$4461 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4341' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3842' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3887'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3838 [3] = $auto$simplemap.cc:127:simplemap_reduce$3883 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3842' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3839' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3884'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3838 [0] = $auto$simplemap.cc:127:simplemap_reduce$3883 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3839' from module `\catboard'.
  Cell `$auto$simplemap.cc:177:logic_reduce$3823' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3867'.
    Redirecting output \Y: $auto$simplemap.cc:168:logic_reduce$3821 [1] = $auto$simplemap.cc:127:simplemap_reduce$3865 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:177:logic_reduce$3823' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3532' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3561'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3527 [4] = $auto$simplemap.cc:127:simplemap_reduce$3556 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3532' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3531' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3560'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3527 [3] = $auto$simplemap.cc:127:simplemap_reduce$3556 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3531' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3530' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3559'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3527 [2] = $auto$simplemap.cc:127:simplemap_reduce$3556 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3530' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3529' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3558'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3527 [1] = $auto$simplemap.cc:127:simplemap_reduce$3556 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3529' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5305' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5066'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5304 [0] = $auto$simplemap.cc:127:simplemap_reduce$5065 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5305' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3454' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3498'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [7] = $auto$simplemap.cc:127:simplemap_reduce$3490 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3454' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3452' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3496'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [5] = $auto$simplemap.cc:127:simplemap_reduce$3490 [5]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3452' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3451' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3495'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [4] = $auto$simplemap.cc:127:simplemap_reduce$3490 [4]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3451' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3450' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3494'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [3] = $auto$simplemap.cc:127:simplemap_reduce$3490 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3450' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3449' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3493'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [2] = $auto$simplemap.cc:127:simplemap_reduce$3490 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3449' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3448' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3492'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3446 [1] = $auto$simplemap.cc:127:simplemap_reduce$3490 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3448' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3535' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3564'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3533 [1] = $auto$simplemap.cc:127:simplemap_reduce$3562 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3535' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3459' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3503'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3455 [3] = $auto$simplemap.cc:127:simplemap_reduce$3499 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3459' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3458' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3502'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3455 [2] = $auto$simplemap.cc:127:simplemap_reduce$3499 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3458' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3457' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3501'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3455 [1] = $auto$simplemap.cc:127:simplemap_reduce$3499 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3457' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3462' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3506'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3460 [1] = $auto$simplemap.cc:127:simplemap_reduce$3504 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3462' from module `\catboard'.
Removed a total of 120 cells.

2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5456'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3709'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3697'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5758'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[7].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5731'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5730'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5729'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5728'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5720'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5719'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5718'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5717'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5716'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5715'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5714'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5713'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5712'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5711'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5710'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5709'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5708'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5707'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5706'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5705'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5704'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5703'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1836.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3468'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5657'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5656'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5655'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5654'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5653'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5652'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1856.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1865.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1853.slice[3].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1877.slice[14].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1847.slice[16].carry'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5579'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5576'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3752'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1874.slice[7].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5532'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5533'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5534'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5535'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1859.slice[3].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5529'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5528'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5501'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5500'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5499'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5498'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1850.slice[9].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$3541'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5494'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$1862.slice[3].carry'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5461'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5460'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5457'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4018'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4019'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4020'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4021'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4022'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4023'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$4024'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4041'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4042'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4043'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4044'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4476'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4477'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4478'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4479'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4480'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4481'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4482'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4483'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4484'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4485'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4486'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4487'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4488'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4489'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4490'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4491'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4492'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4493'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4494'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4495'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4496'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4497'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4498'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4499'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4508'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4509'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4510'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4511'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4512'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4513'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4514'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4515'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4516'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4517'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4518'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4519'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4520'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4521'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4522'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4523'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4524'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4525'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4526'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4527'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4528'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4529'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4530'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4531'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[14].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[13].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[12].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[11].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[10].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$1827.slice[0].adder'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4843'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4870'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4888'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4914'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4940'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4974'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$5000'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$5017'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5210'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5211'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5212'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5213'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5259'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5260'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5261'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5262'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5263'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5264'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5265'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5266'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5267'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5268'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5269'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5270'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5271'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5272'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5273'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5274'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5275'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5276'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5277'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5278'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5279'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5280'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5281'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$5282'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5441'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5442'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5443'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$5444'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5759'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5458'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5459'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5760'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5761'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5762'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5763'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5764'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5765'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5766'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$5767'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5769'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5770'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5772'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5778'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5782'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5988'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5990'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5992'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5994'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5998'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6002'.
  removed 516 unused temporary wires.
Removed 205 unused cells and 531 unused wires.

2.14.6. Rerunning OPT passes. (Removed registers in this run.)

2.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1827.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1836.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$1836.BB [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1847.slice[0].carry: CO=\glbl_timer_ticks0_mscnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1850.slice[0].carry: CO=\glbl_timer_ticks0_seccnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1853.slice[0].carry: CO=\uartlite0_uartbaud0_cnt16 [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1859.slice[0].carry: CO=\uartlite0_uartrx0_bitcnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1862.slice[0].carry: CO=\uartlite0_uartrx0_mcnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1865.slice[0].carry: CO=\uartlite0_uarttx0_bitcnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1874.slice[0].carry: CO=\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [0]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1877.slice[0].carry: CO=\uartlite0_uartbaud0_cnt [0]
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1847.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1850.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1853.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1859.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1862.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1865.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1874.slice[1].adder back to logic.
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1877.slice[1].adder back to logic.

2.14.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in catboard to undef: \memmap_write_data [14]
Setting undriven signal in catboard to undef: \memmap_write_data [30]
Setting undriven signal in catboard to undef: \memmap_write_data [28]
Setting undriven signal in catboard to undef: \memmap_write_data [11]
Setting undriven signal in catboard to undef: \memmap_write_data [13]
Setting undriven signal in catboard to undef: \memmap_write_data [18]
Setting undriven signal in catboard to undef: \tone [5]
Setting undriven signal in catboard to undef: \memmap_write_data [12]
Setting undriven signal in catboard to undef: \tone [4]
Setting undriven signal in catboard to undef: \memmap_write_data [8]
Setting undriven signal in catboard to undef: \tone [6]
Setting undriven signal in catboard to undef: \memmap_write_data [20]
Setting undriven signal in catboard to undef: \memmap_write_data [19]
Setting undriven signal in catboard to undef: \memmap_write_data [26]
Setting undriven signal in catboard to undef: \memmap_write_data [21]
Setting undriven signal in catboard to undef: \memmap_write_data [25:22]
Setting undriven signal in catboard to undef: \memmap_write_data [10]
Setting undriven signal in catboard to undef: \memmap_write_data [9]
Setting undriven signal in catboard to undef: \tone [7]
Setting undriven signal in catboard to undef: \memmap_write_data [31]
Setting undriven signal in catboard to undef: \memmap_write_data [16]
Setting undriven signal in catboard to undef: \memmap_write_data [27]
Setting undriven signal in catboard to undef: \memmap_write_data [15]
Setting undriven signal in catboard to undef: \memmap_write_data [17]
Setting undriven signal in catboard to undef: \memmap_write_data [29]
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6064' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6065' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6068' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6143' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6142' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6149' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6146 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6145' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6144' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6150' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6146 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6141' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6140' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6148' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6146 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6139' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6138' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6137 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6147' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6146 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6152' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6151 [0] = \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6025' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6024' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6033' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6032 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6027' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6026' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6034' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6032 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6029' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6028' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6035' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6032 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6031' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6030' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6023 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6036' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6032 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6038' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6037 [0] = \glbl_timer_ticks0_seccnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6043' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6044' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6045' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6046' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6047' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6048' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6049' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6050' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6042 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6052' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6051 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6053' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6051 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6054' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6051 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6055' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6051 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6057' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6056 [0] = \uartlite0_uartbaud0_cnt16 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6062' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6063' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6163' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6164' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6169' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6165 [3] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6162' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6161' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6172' (??1) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6170 [1] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6160' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6159' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6158' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6157' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6156 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6166' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6165 [0] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6171' (??1) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6170 [0] = $auto$simplemap.cc:309:simplemap_lut$6165 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6124' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6123' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6130' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6127 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6126' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6125' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6131' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6127 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6122' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6121' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6129' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6127 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6120' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6119' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6118 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6128' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6127 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6133' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6132 [0] = \uartlite0_uarttx0_bitcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6103' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6102' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6110' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6108 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6101' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6100' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6109' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6108 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6114' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6113 [0] = \uartlite0_uartrx0_mcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6107' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6106' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6112' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6108 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6105' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6104' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6099 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6111' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6108 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6088' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6087' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6093' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6089 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6086' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6085' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6092' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6089 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6084' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6083' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6091' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6089 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6082' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6081' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6080 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6090' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6089 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6095' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6094 [0] = \uartlite0_uartrx0_bitcnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6069' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6074' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6070 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6067' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6066' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6061 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6073' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6070 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6072' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6070 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6071' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6070 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6076' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6075 [0] = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6079' (??0) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6078 = \uartlite0_uartbaud0_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6012' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6011' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6017' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6013 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6010' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6009' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6016' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6013 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6008' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6007' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6015' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6013 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6006' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6005' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6004 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6014' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6013 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6019' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6018 [0] = \glbl_timer_ticks0_mscnt [1]'.

2.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$6077' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6167'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$6075 [1] = $auto$simplemap.cc:309:simplemap_lut$6165 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$6077' from module `\catboard'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$6168' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6167'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$6165 [2] = $auto$simplemap.cc:309:simplemap_lut$6165 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$6168' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5542' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6167'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [1] = $auto$simplemap.cc:309:simplemap_lut$6165 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5542' from module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5636' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6153'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1836.BB [1] = $auto$simplemap.cc:309:simplemap_lut$6151 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5636' from module `\catboard'.
Removed a total of 4 cells.

2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 29 unused temporary wires.
Removed 205 unused cells and 560 unused wires.

2.14.12. Rerunning OPT passes. (Removed registers in this run.)

2.14.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1827.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$1827.BB [1]
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[2].adder back to logic.

2.14.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6176' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6177' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6185' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6184 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6178' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6179' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6186' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6184 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6190' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6189 [0] = \uartlite0_uartbaud0_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6180' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6181' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6187' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6184 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6182' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6183' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6175 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6188' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6184 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6193' (??0) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6192 = \uartlite0_uartbaud0_cnt [2]'.

2.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5543' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6191'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [2] = $auto$simplemap.cc:309:simplemap_lut$6189 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5543' from module `\catboard'.
Removed a total of 1 cells.

2.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 4 unused temporary wires.
Removed 205 unused cells and 564 unused wires.

2.14.18. Rerunning OPT passes. (Removed registers in this run.)

2.14.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[2].carry: CO=1'0
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[3].adder back to logic.

2.14.20. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6199' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6197' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6198' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6196' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6200' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6206' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6203 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6202' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6201' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6207' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6203 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6205' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6203 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6195' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6194 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6204' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6203 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6209' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6208 [0] = \uartlite0_uartbaud0_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6212' (??0) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6211 = \uartlite0_uartbaud0_cnt [3]'.

2.14.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5544' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6210'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [3] = $auto$simplemap.cc:309:simplemap_lut$6208 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5544' from module `\catboard'.
Removed a total of 1 cells.

2.14.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 4 unused temporary wires.
Removed 205 unused cells and 568 unused wires.

2.14.24. Rerunning OPT passes. (Removed registers in this run.)

2.14.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[4].adder back to logic.

2.14.26. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6221' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6220' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6226' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6222 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6218' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6219' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6225' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6222 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6216' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6217' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6224' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6222 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6214' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6215' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6213 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6223' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6222 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6228' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6227 [0] = \uartlite0_uartbaud0_cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6231' (??0) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6230 = \uartlite0_uartbaud0_cnt [4]'.

2.14.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5921' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6229'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [4] = $auto$simplemap.cc:309:simplemap_lut$6227 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5921' from module `\catboard'.
Removed a total of 1 cells.

2.14.28. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 4 unused temporary wires.
Removed 205 unused cells and 572 unused wires.

2.14.30. Rerunning OPT passes. (Removed registers in this run.)

2.14.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[4].carry: CO=1'0
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[5].adder back to logic.

2.14.32. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6236' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6235' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6243' (101) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6241 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6233' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6234' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6242' (011) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6241 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6237' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6238' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6244' (101) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6241 [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6240' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6239' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6232 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6245' (011) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6241 [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6248' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6246 [1] = \uartlite0_uartbaud0_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6250' (??0) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6249 = $auto$simplemap.cc:309:simplemap_lut$6246 [0]'.

2.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5546' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6247'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [5] = $auto$simplemap.cc:309:simplemap_lut$6246 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5546' from module `\catboard'.
Removed a total of 1 cells.

2.14.34. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 4 unused temporary wires.
Removed 205 unused cells and 576 unused wires.

2.14.36. Rerunning OPT passes. (Removed registers in this run.)

2.14.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[5].carry: CO=\uartlite0_uartbaud0_cnt [5]
Mapping SB_LUT4 cell catboard.$auto$alumacc.cc:474:replace_alu$1856.slice[6].adder back to logic.

2.14.38. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6256' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6257' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6263' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6260 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6258' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6259' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6264' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6260 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6253' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6252' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6261' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6260 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6254' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6255' (010) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6251 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6262' (100) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6260 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6266' (01?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6265 [0] = \uartlite0_uartbaud0_cnt [6]'.

2.14.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$simplemap.cc:37:simplemap_not$5923' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$6267'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$1827.BB [6] = $auto$simplemap.cc:309:simplemap_lut$6265 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5923' from module `\catboard'.
Removed a total of 1 cells.

2.14.40. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removed 4 unused temporary wires.
Removed 205 unused cells and 580 unused wires.

2.14.42. Rerunning OPT passes. (Removed registers in this run.)

2.14.43. Running ICE40 specific optimizations.

2.14.44. Executing OPT_EXPR pass (perform const folding).

2.14.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.14.46. Executing OPT_RMDFF pass (remove dff with constant values).

2.14.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 205 unused cells and 580 unused wires.

2.14.48. Finished OPT passes. (There is nothing left to do.)

2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module catboard:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3341 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [0] -> \uartlite0_fifo_fast1_mem[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3342 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [1] -> \uartlite0_fifo_fast1_mem[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3343 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [2] -> \uartlite0_fifo_fast1_mem[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3344 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [3] -> \uartlite0_fifo_fast1_mem[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3345 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [4] -> \uartlite0_fifo_fast1_mem[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3346 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [5] -> \uartlite0_fifo_fast1_mem[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3347 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [6] -> \uartlite0_fifo_fast1_mem[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3348 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [7] -> \uartlite0_fifo_fast1_mem[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3350 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [0] -> \uartlite0_fifo_fast0_mem[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3351 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [1] -> \uartlite0_fifo_fast0_mem[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3352 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [2] -> \uartlite0_fifo_fast0_mem[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3353 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [3] -> \uartlite0_fifo_fast0_mem[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3354 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [4] -> \uartlite0_fifo_fast0_mem[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3355 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [5] -> \uartlite0_fifo_fast0_mem[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3356 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [6] -> \uartlite0_fifo_fast0_mem[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3357 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [7] -> \uartlite0_fifo_fast0_mem[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3626 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [0] -> \command_bridge0_packet[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3627 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [1] -> \command_bridge0_packet[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3628 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [2] -> \command_bridge0_packet[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3629 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [3] -> \command_bridge0_packet[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3630 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [4] -> \command_bridge0_packet[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3631 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [5] -> \command_bridge0_packet[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3632 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [6] -> \command_bridge0_packet[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3633 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [7] -> \command_bridge0_packet[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3710 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [0] -> \command_bridge0_packet[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3711 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [1] -> \command_bridge0_packet[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3712 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [2] -> \command_bridge0_packet[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3713 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [3] -> \command_bridge0_packet[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3714 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [4] -> \command_bridge0_packet[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3715 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [5] -> \command_bridge0_packet[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3716 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [6] -> \command_bridge0_packet[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3717 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [7] -> \command_bridge0_packet[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3732 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [0] -> \command_bridge0_packet[10] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3733 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [1] -> \command_bridge0_packet[10] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3734 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [2] -> \command_bridge0_packet[10] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3735 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [3] -> \command_bridge0_packet[10] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3736 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [4] -> \command_bridge0_packet[10] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3737 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [5] -> \command_bridge0_packet[10] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3738 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [6] -> \command_bridge0_packet[10] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3739 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [7] -> \command_bridge0_packet[10] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3805 to $_DFFE_PP_ for $0\uartlite0_fifo_fast1_addr[1:0] [0] -> \uartlite0_fifo_fast1_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3806 to $_DFFE_PP_ for $0\uartlite0_fifo_fast1_addr[1:0] [1] -> \uartlite0_fifo_fast1_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3807 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [0] -> \uartlite0_fifo_fast1_mem[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3808 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [1] -> \uartlite0_fifo_fast1_mem[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3809 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [2] -> \uartlite0_fifo_fast1_mem[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3810 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [3] -> \uartlite0_fifo_fast1_mem[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3811 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [4] -> \uartlite0_fifo_fast1_mem[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3812 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [5] -> \uartlite0_fifo_fast1_mem[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3813 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [6] -> \uartlite0_fifo_fast1_mem[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3814 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [7] -> \uartlite0_fifo_fast1_mem[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3921 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [0] -> \uartlite0_fifo_fast1_mem[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3922 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [1] -> \uartlite0_fifo_fast1_mem[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3923 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [2] -> \uartlite0_fifo_fast1_mem[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3924 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [3] -> \uartlite0_fifo_fast1_mem[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3925 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [4] -> \uartlite0_fifo_fast1_mem[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3926 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [5] -> \uartlite0_fifo_fast1_mem[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3927 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [6] -> \uartlite0_fifo_fast1_mem[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3928 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [7] -> \uartlite0_fifo_fast1_mem[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4009 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [0] -> \uartlite0_fifo_fast1_mem[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4010 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [1] -> \uartlite0_fifo_fast1_mem[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4011 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [2] -> \uartlite0_fifo_fast1_mem[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4012 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [3] -> \uartlite0_fifo_fast1_mem[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4013 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [4] -> \uartlite0_fifo_fast1_mem[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4014 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [5] -> \uartlite0_fifo_fast1_mem[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4015 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [6] -> \uartlite0_fifo_fast1_mem[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4016 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [7] -> \uartlite0_fifo_fast1_mem[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4029 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [0] -> \command_bridge0_packet[11] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4030 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [1] -> \command_bridge0_packet[11] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4031 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [2] -> \command_bridge0_packet[11] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4032 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [3] -> \command_bridge0_packet[11] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4033 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [4] -> \command_bridge0_packet[11] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4034 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [5] -> \command_bridge0_packet[11] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4035 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [6] -> \command_bridge0_packet[11] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4036 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[11][3][0]$y$2951 [7] -> \command_bridge0_packet[11] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4178 to $_DFFE_PP_ for $0\uartlite0_fifo_fast0_addr[1:0] [0] -> \uartlite0_fifo_fast0_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4179 to $_DFFE_PP_ for $0\uartlite0_fifo_fast0_addr[1:0] [1] -> \uartlite0_fifo_fast0_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4180 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [0] -> \uartlite0_fifo_fast0_mem[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4181 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [1] -> \uartlite0_fifo_fast0_mem[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4182 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [2] -> \uartlite0_fifo_fast0_mem[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4183 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [3] -> \uartlite0_fifo_fast0_mem[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4184 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [4] -> \uartlite0_fifo_fast0_mem[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4185 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [5] -> \uartlite0_fifo_fast0_mem[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4186 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [6] -> \uartlite0_fifo_fast0_mem[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4187 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [7] -> \uartlite0_fifo_fast0_mem[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4188 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [0] -> \uartlite0_fifo_fast0_mem[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4189 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [1] -> \uartlite0_fifo_fast0_mem[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4190 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [2] -> \uartlite0_fifo_fast0_mem[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4191 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [3] -> \uartlite0_fifo_fast0_mem[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4192 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [4] -> \uartlite0_fifo_fast0_mem[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4193 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [5] -> \uartlite0_fifo_fast0_mem[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4194 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [6] -> \uartlite0_fifo_fast0_mem[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4195 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [7] -> \uartlite0_fifo_fast0_mem[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4196 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [0] -> \uartlite0_fifo_fast0_mem[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4197 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [1] -> \uartlite0_fifo_fast0_mem[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4198 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [2] -> \uartlite0_fifo_fast0_mem[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4199 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [3] -> \uartlite0_fifo_fast0_mem[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4200 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [4] -> \uartlite0_fifo_fast0_mem[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4201 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [5] -> \uartlite0_fifo_fast0_mem[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4202 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [6] -> \uartlite0_fifo_fast0_mem[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4203 to $_DFFE_PP_ for $memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [7] -> \uartlite0_fifo_fast0_mem[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4225 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [0] -> \command_bridge0_packet[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4226 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [1] -> \command_bridge0_packet[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4227 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [2] -> \command_bridge0_packet[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4228 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [3] -> \command_bridge0_packet[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4229 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [4] -> \command_bridge0_packet[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4230 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [5] -> \command_bridge0_packet[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4231 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [6] -> \command_bridge0_packet[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4232 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [7] -> \command_bridge0_packet[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4233 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [0] -> \command_bridge0_packet[9] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4234 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [1] -> \command_bridge0_packet[9] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4235 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [2] -> \command_bridge0_packet[9] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4236 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [3] -> \command_bridge0_packet[9] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4237 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [4] -> \command_bridge0_packet[9] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4238 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [5] -> \command_bridge0_packet[9] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4239 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [6] -> \command_bridge0_packet[9] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4240 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [7] -> \command_bridge0_packet[9] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4580 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [0] -> \command_bridge0_packet[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4581 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [1] -> \command_bridge0_packet[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4582 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [2] -> \command_bridge0_packet[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4583 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [3] -> \command_bridge0_packet[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4584 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [4] -> \command_bridge0_packet[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4585 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [5] -> \command_bridge0_packet[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4586 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [6] -> \command_bridge0_packet[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4587 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [7] -> \command_bridge0_packet[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4766 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [0] -> \command_bridge0_packet[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4767 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [1] -> \command_bridge0_packet[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4768 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [2] -> \command_bridge0_packet[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4769 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [3] -> \command_bridge0_packet[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4770 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [4] -> \command_bridge0_packet[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4771 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [5] -> \command_bridge0_packet[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4772 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [6] -> \command_bridge0_packet[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4773 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [7] -> \command_bridge0_packet[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5116 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [0] -> \command_bridge0_packet[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5117 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [1] -> \command_bridge0_packet[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5118 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [2] -> \command_bridge0_packet[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5119 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [3] -> \command_bridge0_packet[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5120 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [4] -> \command_bridge0_packet[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5121 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [5] -> \command_bridge0_packet[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5122 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [6] -> \command_bridge0_packet[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5123 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [7] -> \command_bridge0_packet[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5144 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [0] -> \command_bridge0_packet[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5145 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [1] -> \command_bridge0_packet[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5146 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [2] -> \command_bridge0_packet[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5147 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [3] -> \command_bridge0_packet[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5148 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [4] -> \command_bridge0_packet[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5149 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [5] -> \command_bridge0_packet[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5150 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [6] -> \command_bridge0_packet[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5151 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [7] -> \command_bridge0_packet[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5177 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [0] -> \command_bridge0_packet[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5178 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [1] -> \command_bridge0_packet[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5179 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [2] -> \command_bridge0_packet[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5180 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [3] -> \command_bridge0_packet[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5181 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [4] -> \command_bridge0_packet[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5182 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [5] -> \command_bridge0_packet[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5183 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [6] -> \command_bridge0_packet[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5184 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [7] -> \command_bridge0_packet[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5206 to $_DFFE_PP_ for $0\tone[7:0] [0] -> \tone [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5207 to $_DFFE_PP_ for $0\tone[7:0] [1] -> \tone [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5208 to $_DFFE_PP_ for $0\tone[7:0] [2] -> \tone [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5209 to $_DFFE_PP_ for $0\tone[7:0] [3] -> \tone [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5214 to $_DFFE_PP_ for $0\ledreg[7:0] [0] -> \ledreg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5215 to $_DFFE_PP_ for $0\ledreg[7:0] [1] -> \ledreg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5216 to $_DFFE_PP_ for $0\ledreg[7:0] [2] -> \ledreg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5217 to $_DFFE_PP_ for $0\ledreg[7:0] [3] -> \ledreg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5218 to $_DFFE_PP_ for $0\ledreg[7:0] [4] -> \ledreg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5219 to $_DFFE_PP_ for $0\ledreg[7:0] [5] -> \ledreg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5220 to $_DFFE_PP_ for $0\ledreg[7:0] [6] -> \ledreg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5221 to $_DFFE_PP_ for $0\ledreg[7:0] [7] -> \ledreg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5223 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [0] -> \memmap_mem_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5224 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [1] -> \memmap_mem_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5225 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [2] -> \memmap_mem_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5226 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [3] -> \memmap_mem_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5227 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [4] -> \memmap_mem_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5228 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [5] -> \memmap_mem_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5229 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [6] -> \memmap_mem_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5230 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [7] -> \memmap_mem_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5231 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [8] -> \memmap_mem_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5232 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [9] -> \memmap_mem_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5233 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [10] -> \memmap_mem_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5234 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [11] -> \memmap_mem_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5235 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [12] -> \memmap_mem_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5236 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [13] -> \memmap_mem_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5237 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [14] -> \memmap_mem_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5238 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [15] -> \memmap_mem_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5239 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [16] -> \memmap_mem_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5240 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [17] -> \memmap_mem_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5241 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [18] -> \memmap_mem_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5242 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [19] -> \memmap_mem_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5243 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [20] -> \memmap_mem_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5244 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [21] -> \memmap_mem_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5245 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [22] -> \memmap_mem_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5246 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [23] -> \memmap_mem_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5247 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [24] -> \memmap_mem_addr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5248 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [25] -> \memmap_mem_addr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5249 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [26] -> \memmap_mem_addr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5250 to $_DFFE_PP_ for $0\memmap_mem_addr[27:0] [27] -> \memmap_mem_addr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5251 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [0] -> \memmap_write_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5252 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [1] -> \memmap_write_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5253 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [2] -> \memmap_write_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5254 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [3] -> \memmap_write_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5255 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [4] -> \memmap_write_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5256 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [5] -> \memmap_write_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5257 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [6] -> \memmap_write_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5258 to $_DFFE_PP_ for $0\memmap_write_data[31:0] [7] -> \memmap_write_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5283 to $_DFFE_PP_ for $0\memmap_write[0:0] -> \memmap_write.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5284 to $_DFFE_PP_ for $0\memmap_read[0:0] -> \memmap_read.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5285 to $_DFFE_PP_ for $0\uartlite0_fifobus_write[0:0] -> \uartlite0_fifobus_write.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5286 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [0] -> \uartlite0_fifobus_write_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5287 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [1] -> \uartlite0_fifobus_write_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5288 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [2] -> \uartlite0_fifobus_write_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5289 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [3] -> \uartlite0_fifobus_write_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5290 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [4] -> \uartlite0_fifobus_write_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5291 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [5] -> \uartlite0_fifobus_write_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5292 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [6] -> \uartlite0_fifobus_write_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5293 to $_DFFE_PP_ for $0\uartlite0_fifobus_write_data[7:0] [7] -> \uartlite0_fifobus_write_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5294 to $_DFFE_PP_ for $0\command_bridge0_ready[0:0] -> \command_bridge0_ready.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5313 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [0] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5314 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [1] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5315 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [2] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5316 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [3] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5317 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [4] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5318 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [5] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5319 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [6] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5320 to $_DFFE_PP_ for $0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [7] -> \CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5321 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [0] -> \command_bridge0_packet[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5322 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [1] -> \command_bridge0_packet[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5323 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [2] -> \command_bridge0_packet[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5324 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [3] -> \command_bridge0_packet[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5325 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [4] -> \command_bridge0_packet[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5326 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [5] -> \command_bridge0_packet[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5327 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [6] -> \command_bridge0_packet[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5328 to $_DFFE_PP_ for $memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [7] -> \command_bridge0_packet[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5329 to $_DFFE_PP_ for $0\uartlite0_fbusrx_empty[0:0] -> \uartlite0_fbusrx_empty.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5337 to $_DFFE_PP_ for $0\uartlite0_fbustx_full[0:0] -> \uartlite0_fbustx_full.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5338 to $_DFFE_PP_ for $0\uartlite0_uarttx0_fbustx_empty[0:0] -> \uartlite0_uarttx0_fbustx_empty.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5339 to $_DFFE_PP_ for $0\uartlite0_tx[0:0] -> \uartlite0_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5340 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [0] -> \uartlite0_uarttx0_txbyte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5341 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [1] -> \uartlite0_uarttx0_txbyte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5342 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [2] -> \uartlite0_uarttx0_txbyte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5343 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [3] -> \uartlite0_uarttx0_txbyte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5344 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [4] -> \uartlite0_uarttx0_txbyte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5345 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [5] -> \uartlite0_uarttx0_txbyte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5346 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [6] -> \uartlite0_uarttx0_txbyte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5347 to $_DFFE_PP_ for $0\uartlite0_uarttx0_txbyte[7:0] [7] -> \uartlite0_uarttx0_txbyte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5349 to $_DFFE_PP_ for $0\uartlite0_uarttx0_bitcnt[3:0] [0] -> \uartlite0_uarttx0_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5350 to $_DFFE_PP_ for $0\uartlite0_uarttx0_bitcnt[3:0] [1] -> \uartlite0_uarttx0_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5351 to $_DFFE_PP_ for $0\uartlite0_uarttx0_bitcnt[3:0] [2] -> \uartlite0_uarttx0_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5352 to $_DFFE_PP_ for $0\uartlite0_uarttx0_bitcnt[3:0] [3] -> \uartlite0_uarttx0_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5354 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxinprog[0:0] -> \uartlite0_uartrx0_rxinprog.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5356 to $_DFFE_PP_ for $0\uartlite0_uartrx0_mcnt[3:0] [0] -> \uartlite0_uartrx0_mcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5357 to $_DFFE_PP_ for $0\uartlite0_uartrx0_mcnt[3:0] [1] -> \uartlite0_uartrx0_mcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5358 to $_DFFE_PP_ for $0\uartlite0_uartrx0_mcnt[3:0] [2] -> \uartlite0_uartrx0_mcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5359 to $_DFFE_PP_ for $0\uartlite0_uartrx0_mcnt[3:0] [3] -> \uartlite0_uartrx0_mcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5360 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [0] -> \uartlite0_uartrx0_rxbyte [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5361 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [1] -> \uartlite0_uartrx0_rxbyte [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5362 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [2] -> \uartlite0_uartrx0_rxbyte [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5363 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [3] -> \uartlite0_uartrx0_rxbyte [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5364 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [4] -> \uartlite0_uartrx0_rxbyte [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5365 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [5] -> \uartlite0_uartrx0_rxbyte [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5366 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [6] -> \uartlite0_uartrx0_rxbyte [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5367 to $_DFFE_PP_ for $0\uartlite0_uartrx0_rxbyte[7:0] [7] -> \uartlite0_uartrx0_rxbyte [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5368 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [0] -> \uartlite0_uartrx0_fbusrx_write_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5369 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [1] -> \uartlite0_uartrx0_fbusrx_write_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5370 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [2] -> \uartlite0_uartrx0_fbusrx_write_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5371 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [3] -> \uartlite0_uartrx0_fbusrx_write_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5372 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [4] -> \uartlite0_uartrx0_fbusrx_write_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5373 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [5] -> \uartlite0_uartrx0_fbusrx_write_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5374 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [6] -> \uartlite0_uartrx0_fbusrx_write_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5375 to $_DFFE_PP_ for $0\uartlite0_uartrx0_fbusrx_write_data[7:0] [7] -> \uartlite0_uartrx0_fbusrx_write_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5376 to $_DFFE_PP_ for $0\uartlite0_uartrx0_bitcnt[3:0] [0] -> \uartlite0_uartrx0_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5377 to $_DFFE_PP_ for $0\uartlite0_uartrx0_bitcnt[3:0] [1] -> \uartlite0_uartrx0_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5378 to $_DFFE_PP_ for $0\uartlite0_uartrx0_bitcnt[3:0] [2] -> \uartlite0_uartrx0_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5379 to $_DFFE_PP_ for $0\uartlite0_uartrx0_bitcnt[3:0] [3] -> \uartlite0_uartrx0_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5383 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt[14:0] [1] -> \uartlite0_uartbaud0_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5384 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt[14:0] [2] -> \uartlite0_uartbaud0_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5385 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt[14:0] [3] -> \uartlite0_uartbaud0_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5386 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt[14:0] [4] -> \uartlite0_uartbaud0_cnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5388 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt[14:0] [6] -> \uartlite0_uartbaud0_cnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5398 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt16[3:0] [0] -> \uartlite0_uartbaud0_cnt16 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5399 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt16[3:0] [1] -> \uartlite0_uartbaud0_cnt16 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5400 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt16[3:0] [2] -> \uartlite0_uartbaud0_cnt16 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5401 to $_DFFE_PP_ for $0\uartlite0_uartbaud0_cnt16[3:0] [3] -> \uartlite0_uartbaud0_cnt16 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5403 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [0] -> \glbl_timer_ticks0_seccnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5404 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [1] -> \glbl_timer_ticks0_seccnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5405 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [2] -> \glbl_timer_ticks0_seccnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5406 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [3] -> \glbl_timer_ticks0_seccnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5407 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [4] -> \glbl_timer_ticks0_seccnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5408 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [5] -> \glbl_timer_ticks0_seccnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5409 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [6] -> \glbl_timer_ticks0_seccnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5410 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [7] -> \glbl_timer_ticks0_seccnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5411 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [8] -> \glbl_timer_ticks0_seccnt [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5412 to $_DFFE_PP_ for $0\glbl_timer_ticks0_seccnt[9:0] [9] -> \glbl_timer_ticks0_seccnt [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5415 to $_DFFE_PP_ for $0\glbl_timer_ticks0_mscnt[16:0] [1] -> \glbl_timer_ticks0_mscnt [1].

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3627 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3717 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3716 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3715 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3714 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3713 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3712 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3711 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3710 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3349 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3573 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3572 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3630 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3626 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3333 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3329 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3330 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3331 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3332 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3334 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3335 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3337 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3336 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3338 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3339 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3341 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5339 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3340 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3814 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3342 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3813 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3343 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3812 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3345 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3344 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3811 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3346 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3810 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3347 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3809 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3808 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3348 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3807 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3806 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3805 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3350 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3351 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3352 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3353 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3354 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3355 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3356 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3357 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3415 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3412 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3413 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3414 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3631 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3628 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3739 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3738 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3737 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3736 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3735 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3734 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3633 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3733 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3732 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3632 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3629 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3921 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3922 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3923 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3924 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3925 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3926 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3927 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$3928 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4009 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4010 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4011 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4012 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4013 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4014 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4015 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4016 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4029 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4030 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4031 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4032 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4033 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4034 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4035 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4036 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4178 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4179 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4180 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4181 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4182 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4183 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4184 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4185 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4186 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4187 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4188 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4189 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4190 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4191 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4192 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4193 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4194 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4195 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4196 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4197 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4198 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4199 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4200 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4201 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4202 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4203 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4225 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4226 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4227 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4228 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4229 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4230 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4231 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4232 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4233 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4234 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4235 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4236 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4237 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4238 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4239 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4240 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4580 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4581 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4582 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4583 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4584 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4585 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4586 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4587 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4686 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4643 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4766 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4767 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4768 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4769 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4770 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4771 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4772 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$4773 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5116 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5117 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5118 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5119 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5120 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5121 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5122 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5123 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5144 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5145 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5146 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5147 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5148 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5149 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5150 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5151 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5177 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5178 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5179 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5180 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5181 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5182 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5183 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5184 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5202 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5203 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5204 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5205 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5206 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5207 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5208 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5209 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5214 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5215 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5216 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5217 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5218 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5219 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5220 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5221 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5222 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5223 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5224 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5225 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5226 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5227 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5228 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5229 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5230 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5231 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5232 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5233 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5234 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5235 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5236 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5237 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5238 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5239 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5240 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5241 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5242 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5243 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5244 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5245 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5246 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5247 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5248 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5249 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5250 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5251 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5252 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5253 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5254 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5255 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5256 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5257 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5258 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5283 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5284 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5285 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5286 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5287 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5288 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5289 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5290 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5291 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5292 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5293 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5294 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5313 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5314 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5315 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5316 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5317 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5318 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5319 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5320 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5321 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5322 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5323 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5324 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5325 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5326 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5327 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5328 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5329 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5331 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5332 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5333 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5334 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5335 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5337 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5338 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5340 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5341 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5342 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5343 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5344 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5345 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5346 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5347 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5348 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5349 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5350 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5351 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5352 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5353 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5354 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5355 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5356 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5357 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5358 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5359 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5360 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5361 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5362 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5363 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5364 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5365 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5366 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5367 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5368 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5369 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5370 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5371 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5372 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5373 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5374 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5375 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5376 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5377 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5378 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5379 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5380 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5381 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5382 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5383 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5384 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5385 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5386 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5387 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5388 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5389 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5390 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5391 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5392 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5393 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5394 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5395 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5396 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5397 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5398 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5399 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5400 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5401 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5402 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5403 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5404 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5405 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5406 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5407 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5408 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5409 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5410 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5411 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5412 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5413 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5414 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5415 using \$_DFFE_PP_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5416 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5417 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5418 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5419 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5420 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5421 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5422 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5423 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5424 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5425 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5426 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5427 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5428 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5429 using \$_DFF_P_.
Mapping catboard.$auto$simplemap.cc:420:simplemap_dff$5430 using \$_DFF_P_.
No more expansions possible.

2.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8785' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8783 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8752' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8750 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8773' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8771 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6700' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6698 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3724' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [0] = \uartlite0_fifo_fast1_mem[1] [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6550' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6548 [0] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6551' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6548 [1] = $logic_and$iceriver/catboard.v:480$183_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6539' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6536 [1] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6863' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6860 [1] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6560' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6557 [1] = $auto$simplemap.cc:168:logic_reduce$3750'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3725' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [1] = \uartlite0_fifo_fast1_mem[1] [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6706' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6704 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7127' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7124 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8686' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8684 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3604' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [7] = \uartlite0_fifo_fast1_mem[2] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3603' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [6] = \uartlite0_fifo_fast1_mem[2] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6928' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6926 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6710 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3602' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [5] = \uartlite0_fifo_fast1_mem[2] [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7109' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7106 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7100' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7097 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7108' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7106 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6718' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6716 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7117' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7115 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7099' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7097 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7118' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7115 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8707' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8705 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7126' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7124 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3601' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [4] = \uartlite0_fifo_fast1_mem[2] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3600' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [3] = \uartlite0_fifo_fast1_mem[2] [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6827' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6824 [1] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6838' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6836 [0] = $auto$simplemap.cc:168:logic_reduce$3695'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6848' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6845 [1] = $logic_and$iceriver/catboard.v:383$130_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6847' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6845 [0] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3599' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [2] = \uartlite0_fifo_fast1_mem[2] [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8405' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8403 = $auto$fsm_map.cc:102:implement_pattern_cache$2083'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8430' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8427 [1] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8429' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8427 [0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6910' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6908 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8390 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8386' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8384 = \uartlite0_uarttx0_state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3598' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [1] = \uartlite0_fifo_fast1_mem[2] [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6922' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6920 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7564' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7562 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6352' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6350 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6724' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6722 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8653' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8651 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8674' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8672 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8818' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8816 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8827' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8825 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6742' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6740 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7558' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7556 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8374' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8371 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8367' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8365 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7135' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7133 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8355' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8352 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8348' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8346 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7552' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7550 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7680' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7678 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8806' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8804 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6748' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6746 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3726' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [2] = \uartlite0_fifo_fast1_mem[1] [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6694' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6692 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3727' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [3] = \uartlite0_fifo_fast1_mem[1] [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7136' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7133 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6916' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6914 = \uartlite0_fbustx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3728' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [4] = \uartlite0_fifo_fast1_mem[1] [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6904' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6902 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8329' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8327 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8336' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8333 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7546' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7544 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8465' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8461 [2] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7540' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7538 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8856' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8854 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8463' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8461 [0] = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8884' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8882 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8875' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8873 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8903' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8901 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8894' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8892 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8317' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8314 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8310' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8308 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6682' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6680 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8865' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8863 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7534' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7532 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7528' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7526 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7144' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7142 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7145' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7142 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7522' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7520 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6736' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6734 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7516' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7514 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7510' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7508 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7504' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7502 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7594' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7592 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7600' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7598 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6730' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6728 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8298' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8295 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8291' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8289 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7606' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7604 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8450' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8448 [0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6884' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6881 [1] = $logic_and$iceriver/catboard.v:383$130_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6883' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6881 [0] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8438' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [0] = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8439' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [1] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8440' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8436 [2] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8272' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8270 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6940' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6938 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7576' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7574 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7582' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7580 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8260' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8257 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8251 = \uartlite0_uarttx0_state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6994' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6992 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6958' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6956 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8719' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8717 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8740' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8738 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9095' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9093 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9083' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9081 [0] = \glbl_timer_ticks0_seccnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7570' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7568 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7699' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7697 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8837' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8835 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7661' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7659 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8279' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8276 [1] = $auto$fsm_map.cc:74:implement_pattern_cache$2092'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8846' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8844 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8464' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8461 [1] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8232 [1] = $logic_and$iceriver/catboard.v:383$130_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8234' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8232 [0] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6754' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6752 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6755' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6752 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8620' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8618 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8641' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8639 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6988' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6986 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7498' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7496 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7091' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7088 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7090' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7088 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6970' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6968 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7492' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7490 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6358' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6356 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8179' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8176 [1] = $logic_and$iceriver/catboard.v:480$183_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8176 [0] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6269' (x??) in module `\catboard' with constant driver `$add$iceriver/catboard.v:210$87_Y [6] = $auto$alumacc.cc:474:replace_alu$1827.BB [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6340' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6338 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6982' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6980 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8172' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8170 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8158 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6763' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6761 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6764' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6761 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9135' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9133 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6782' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6779 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6781' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6779 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9141' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9139 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9147' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9145 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7588' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7586 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7642' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7640 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6797 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6773' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6770 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6797 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6964' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6962 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9077' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9075 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8166' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8164 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6976' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6974 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9153' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9151 [0] = \glbl_timer_ticks0_mscnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8245 = $techmap$procmux$1408.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4800_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6790' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6788 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8154' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8152 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7486' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7484 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8148' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8146 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6791' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6788 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3774' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [7] = \uartlite0_uartrx0_fbusrx_write_data [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8140 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8136' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8134 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3773' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [6] = \uartlite0_uartrx0_fbusrx_write_data [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6772' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6770 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8130' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8128 = $memory\command_bridge0_packet$wren[2][0][0]$y$2693'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3772' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [5] = \uartlite0_uartrx0_fbusrx_write_data [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6334' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6332 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8122 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9117' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9115 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3771' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [4] = \uartlite0_uartrx0_fbusrx_write_data [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9123' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9121 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8118' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8116 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6898' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6896 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9071' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9069 = \uartlite0_baudce16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3770' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [3] = \uartlite0_uartrx0_fbusrx_write_data [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8112' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8110 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3769' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [2] = \uartlite0_uartrx0_fbusrx_write_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3768' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [1] = \uartlite0_uartrx0_fbusrx_write_data [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8104 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9129' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9127 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3767' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[0][0][0]$y$3119 [0] = \uartlite0_uartrx0_fbusrx_write_data [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8100' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8098 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7084' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7082 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7480' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7478 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7078' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7076 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8478' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8473 [3] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8477' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8473 [2] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8476' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8473 [1] = \uartlite0_uartrx0_mcnt [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6806 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6806 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7072' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7070 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7066' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7064 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6688' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6686 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6815 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6818' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6815 [1] = $memory\command_bridge0_packet$wren[11][0][0]$y$2931'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6041' (x??) in module `\catboard' with constant driver `$add$iceriver/catboard.v:147$62_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6037 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8082' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8080 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8045' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8041 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8055' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8053 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8587' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8585 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8608' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8606 = \uartlite0_uartrx0_state [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3597' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[3][3][0]$y$3179 [0] = \uartlite0_fifo_fast1_mem[2] [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7474' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7472 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8088' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8086 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8076' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8074 = $techmap$procmux$959.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4391_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3747' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [7] = \uartlite0_fifo_fast1_mem[0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3746' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [6] = \uartlite0_fifo_fast1_mem[0] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6346' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6344 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6364' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6362 = \uartlite0_fbustx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3745' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [5] = \uartlite0_fifo_fast1_mem[0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3744' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [4] = \uartlite0_fifo_fast1_mem[0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3743' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [3] = \uartlite0_fifo_fast1_mem[0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3742' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [2] = \uartlite0_fifo_fast1_mem[0] [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7636' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7634 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6292' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6290 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3741' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [1] = \uartlite0_fifo_fast1_mem[0] [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8022' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8020 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8012' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8008 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6310' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6308 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6518 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6520' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6518 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6874' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6872 [0] = $auto$simplemap.cc:168:logic_reduce$3695'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7468' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7466 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7060' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7058 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3740' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[1][1][0]$y$3139 [0] = \uartlite0_fifo_fast1_mem[0] [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7462' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7460 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6509 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6509 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7054' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7052 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7456' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7454 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7718' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7716 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7048' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7046 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7153' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7151 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7154' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7151 [1] = $memory\command_bridge0_packet$wren[9][0][0]$y$2883'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6946' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6944 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7042' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7040 = $memory\command_bridge0_packet$wren[5][0][0]$y$2783'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6503' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6500 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6502' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6500 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7989' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7987 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7979' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7975 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6932 = \uartlite0_fbustx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3731' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [7] = \uartlite0_fifo_fast1_mem[1] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3730' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [6] = \uartlite0_fifo_fast1_mem[1] [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6952' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6950 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7000' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6998 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7450' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7448 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3729' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast1_mem$wrmux[2][2][0]$y$3159 [5] = \uartlite0_fifo_fast1_mem[1] [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7034 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7444' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7442 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8554' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8552 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8575' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8573 = \uartlite0_uartrx0_state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7030' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7028 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7024' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7022 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7016 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7012' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7010 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9111' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9109 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7946' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7942 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7956' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7954 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7438' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7436 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6060' (x??) in module `\catboard' with constant driver `$add$iceriver/catboard.v:184$81_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6056 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9105' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9103 = \glbl_timer_ticks0_timer_counter0_overflow'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7004 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6676' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6674 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7923' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7921 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7913' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7909 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6670' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6668 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7432' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7430 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7426' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7424 = $logic_and$iceriver/catboard.v:737$285_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7420' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7418 = \glbl_tick_sec'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4037' (x??) in module `\catboard' with constant driver `$0\tone[7:0] [0] = $and$iceriver/catboard.v:755$292_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4038' (x0?) in module `\catboard' with constant driver `$0\tone[7:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4039' (x0?) in module `\catboard' with constant driver `$0\tone[7:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4040' (x0?) in module `\catboard' with constant driver `$0\tone[7:0] [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7414' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7412 = \glbl_tick_sec'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4045' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [0] = \uartlite0_fifo_fast0_mem[2] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4046' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [1] = \uartlite0_fifo_fast0_mem[2] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4047' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [2] = \uartlite0_fifo_fast0_mem[2] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4048' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [3] = \uartlite0_fifo_fast0_mem[2] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4049' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [4] = \uartlite0_fifo_fast0_mem[2] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4050' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [5] = \uartlite0_fifo_fast0_mem[2] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4051' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [6] = \uartlite0_fifo_fast0_mem[2] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4052' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[3][3][0]$y$3069 [7] = \uartlite0_fifo_fast0_mem[2] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4061' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [0] = \memmap_write_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4062' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [1] = \memmap_write_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4063' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [2] = \memmap_write_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4064' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [3] = \memmap_write_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4065' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [4] = \memmap_write_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4066' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [5] = \memmap_write_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4067' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [6] = \memmap_write_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4068' (x??) in module `\catboard' with constant driver `$0\ledreg[7:0] [7] = \memmap_write_data [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6664' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6662 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4093' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [0] = \uartlite0_fifo_fast0_mem[1] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4094' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [1] = \uartlite0_fifo_fast0_mem[1] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4095' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [2] = \uartlite0_fifo_fast0_mem[1] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4096' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [3] = \uartlite0_fifo_fast0_mem[1] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4097' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [4] = \uartlite0_fifo_fast0_mem[1] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4098' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [5] = \uartlite0_fifo_fast0_mem[1] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4099' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [6] = \uartlite0_fifo_fast0_mem[1] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4100' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[2][2][0]$y$3047 [7] = \uartlite0_fifo_fast0_mem[1] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4125' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [0] = \uartlite0_fifo_fast0_mem[0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4126' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [1] = \uartlite0_fifo_fast0_mem[0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4127' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [2] = \uartlite0_fifo_fast0_mem[0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4128' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [3] = \uartlite0_fifo_fast0_mem[0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4129' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [4] = \uartlite0_fifo_fast0_mem[0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4130' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [5] = \uartlite0_fifo_fast0_mem[0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4131' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [6] = \uartlite0_fifo_fast0_mem[0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4132' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[1][1][0]$y$3025 [7] = \uartlite0_fifo_fast0_mem[0] [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8932' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8930 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8941' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8939 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8960' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8958 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8951' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8949 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8913' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8911 [0] = \uartlite0_uartrx0_midbit'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8922' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8920 = \uartlite0_uartrx0_state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6658' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6656 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6652' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6650 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6646' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6644 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6640' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6638 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6634' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6632 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6628' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6626 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6622' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6620 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4146' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [0] = \uartlite0_fifobus_write_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4147' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [1] = \uartlite0_fifobus_write_data [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6616' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6614 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4148' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [2] = \uartlite0_fifobus_write_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4149' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [3] = \uartlite0_fifobus_write_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4150' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [4] = \uartlite0_fifobus_write_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4151' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [5] = \uartlite0_fifobus_write_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4152' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [6] = \uartlite0_fifobus_write_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4153' (x??) in module `\catboard' with constant driver `$memory\uartlite0_fifo_fast0_mem$wrmux[0][0][0]$y$3003 [7] = \uartlite0_fifobus_write_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4214' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4215' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4216' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4217' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4218' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4219' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4220' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4221' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[11][0][0]$y$2933 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4255' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4256' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4257' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4258' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4259' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4260' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4261' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4262' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[10][0][0]$y$2909 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6610' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6608 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4280' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4281' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4282' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4283' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4284' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4285' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4286' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4287' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[9][0][0]$y$2885 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4297' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4298' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4299' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4300' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4301' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4302' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4303' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4304' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[8][0][0]$y$2861 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6587' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6584 [1] = $logic_and$iceriver/catboard.v:480$183_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6586' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6584 [0] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6575' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6572 [1] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6596' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6593 [1] = $auto$simplemap.cc:168:logic_reduce$3750'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7880' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7876 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7890' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7888 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9013' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9011 = $0\uartlite0_baudce16[0:0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9003' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9001 = $0\uartlite0_baudce16[0:0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4400' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4401' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8541' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8539 [0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8530' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8527 [1] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8529' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8527 [0] = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8531' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8527 [2] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4402' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4403' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4404' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4405' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4406' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4407' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[7][0][0]$y$2833 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4408' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [0] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4409' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [1] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4410' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [2] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4411' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [3] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4412' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [4] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4413' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [5] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4414' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [6] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4415' (?x?) in module `\catboard' with constant driver `$procmux$979_Y [7] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4416' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [0] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4417' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [1] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4418' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [2] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4419' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [3] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4420' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [4] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4421' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [5] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4422' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [6] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4423' (?x?) in module `\catboard' with constant driver `$procmux$981_Y [7] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4425' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [0] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4426' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [1] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4427' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [2] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4428' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [3] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4429' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [4] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4430' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [5] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4431' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [6] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4432' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write_data[7:0] [7] = $memrd$\command_bridge0_packet$iceriver/catboard.v:700$278_DATA [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9053' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9050 [1] = \uartlite0_uartbaud0_cnt16 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9046' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9044 = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9040' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9038 = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6494' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6491 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6174' (?x?) in module `\catboard' with constant driver `$auto$simplemap.cc:309:simplemap_lut$6173 = $auto$alumacc.cc:474:replace_alu$1827.BB [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6485' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6482 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6304' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6302 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6328' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6326 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6493' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6491 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6484' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6482 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8423' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8421 = $auto$fsm_map.cc:102:implement_pattern_cache$2083'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8417' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8415 = $auto$fsm_map.cc:102:implement_pattern_cache$2083'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8411' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8409 = $auto$fsm_map.cc:102:implement_pattern_cache$2083'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4468' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [0] = \command_bridge0_packet[11] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4469' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [1] = \command_bridge0_packet[11] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4470' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [2] = \command_bridge0_packet[11] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4471' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [3] = \command_bridge0_packet[11] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4472' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [4] = \command_bridge0_packet[11] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4473' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [5] = \command_bridge0_packet[11] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4474' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [6] = \command_bridge0_packet[11] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4475' (?x?) in module `\catboard' with constant driver `$procmux$1043_Y [7] = \command_bridge0_packet[11] [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7408' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7406 = \glbl_tick_sec'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7402' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7400 = \glbl_tick_sec'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7396' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7394 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7390' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7388 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7384' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7382 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7378' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7376 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7372' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7370 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7366' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7364 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4500' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [0] = \command_bridge0_packet[11] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4501' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [1] = \command_bridge0_packet[11] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4502' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [2] = \command_bridge0_packet[11] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4503' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [3] = \command_bridge0_packet[11] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4504' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [4] = \command_bridge0_packet[11] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4505' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [5] = \command_bridge0_packet[11] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4506' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [6] = \command_bridge0_packet[11] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4507' (x??) in module `\catboard' with constant driver `$0\memmap_write_data[31:0] [7] = \command_bridge0_packet[11] [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7360' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7358 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7354' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7352 = $memory\command_bridge0_packet$wren[6][0][0]$y$2807'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7348' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7346 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7342' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7340 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7336' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7334 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7330' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7328 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7324' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7322 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7318' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7316 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4532' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [0] = \command_bridge0_packet[5] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4533' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [1] = \command_bridge0_packet[5] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4534' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [2] = \command_bridge0_packet[5] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4535' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [3] = \command_bridge0_packet[5] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4536' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [4] = \command_bridge0_packet[5] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4537' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [5] = \command_bridge0_packet[5] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4538' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [6] = \command_bridge0_packet[5] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4539' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [7] = \command_bridge0_packet[5] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4540' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [8] = \command_bridge0_packet[4] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4541' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [9] = \command_bridge0_packet[4] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4542' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [10] = \command_bridge0_packet[4] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4543' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [11] = \command_bridge0_packet[4] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4544' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [12] = \command_bridge0_packet[4] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4545' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [13] = \command_bridge0_packet[4] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4546' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [14] = \command_bridge0_packet[4] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4547' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [15] = \command_bridge0_packet[4] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4548' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [16] = \command_bridge0_packet[3] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4549' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [17] = \command_bridge0_packet[3] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4550' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [18] = \command_bridge0_packet[3] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4551' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [19] = \command_bridge0_packet[3] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4552' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [20] = \command_bridge0_packet[3] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4553' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [21] = \command_bridge0_packet[3] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4554' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [22] = \command_bridge0_packet[3] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4555' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [23] = \command_bridge0_packet[3] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4556' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [24] = \command_bridge0_packet[2] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4557' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [25] = \command_bridge0_packet[2] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4558' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [26] = \command_bridge0_packet[2] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4559' (x??) in module `\catboard' with constant driver `$0\memmap_mem_addr[27:0] [27] = \command_bridge0_packet[2] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4560' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4561' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4562' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4563' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4564' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4565' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4566' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4567' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[6][0][0]$y$2809 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4570' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4571' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4572' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4573' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4574' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4575' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4576' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4577' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[5][0][0]$y$2785 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4607' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4608' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4609' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4610' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4611' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4612' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4613' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4614' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[4][0][0]$y$2761 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4621' (?x?) in module `\catboard' with constant driver `$procmux$1168_Y [0] = $add$iceriver/catboard.v:483$185_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4622' (?x?) in module `\catboard' with constant driver `$procmux$1168_Y [1] = $add$iceriver/catboard.v:483$185_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4623' (x??) in module `\catboard' with constant driver `$procmux$1170_Y [0] = $add$iceriver/catboard.v:483$185_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4624' (x??) in module `\catboard' with constant driver `$procmux$1170_Y [1] = $add$iceriver/catboard.v:483$185_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4625' (x??) in module `\catboard' with constant driver `$procmux$1174_Y [0] = $add$iceriver/catboard.v:483$185_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4626' (x??) in module `\catboard' with constant driver `$procmux$1174_Y [1] = $auto$wreduce.cc:347:run$1824 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4627' (???) in module `\catboard' with constant driver `$0\uartlite0_fifo_fast1_addr[1:0] [0] = $add$iceriver/catboard.v:483$185_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4629' (x0?) in module `\catboard' with constant driver `$procmux$1185_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4630' (1x?) in module `\catboard' with constant driver `$procmux$1189_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4631' (01?) in module `\catboard' with constant driver `$0\uartlite0_fbusrx_empty[0:0] = $logic_and$iceriver/catboard.v:471$179_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4632' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4633' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4634' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4635' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4636' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4637' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4638' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4639' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[3][0][0]$y$2727 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4646' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4647' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4648' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4649' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4650' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4651' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4652' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4653' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[2][0][0]$y$2695 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4661' (?x?) in module `\catboard' with constant driver `$procmux$1261_Y [0] = $add$iceriver/catboard.v:386$132_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4662' (?x?) in module `\catboard' with constant driver `$procmux$1261_Y [1] = $add$iceriver/catboard.v:386$132_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4663' (x??) in module `\catboard' with constant driver `$procmux$1263_Y [0] = $add$iceriver/catboard.v:386$132_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4664' (x??) in module `\catboard' with constant driver `$procmux$1263_Y [1] = $add$iceriver/catboard.v:386$132_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4665' (x??) in module `\catboard' with constant driver `$procmux$1267_Y [0] = $add$iceriver/catboard.v:386$132_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4666' (x??) in module `\catboard' with constant driver `$procmux$1267_Y [1] = $sub$iceriver/catboard.v:380$128_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4667' (???) in module `\catboard' with constant driver `$0\uartlite0_fifo_fast0_addr[1:0] [0] = $add$iceriver/catboard.v:386$132_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6280' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6278 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7312' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7310 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7306' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7304 = $memory\command_bridge0_packet$wren[7][0][0]$y$2831'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7300' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7298 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7294' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7292 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7288' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7286 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8516' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8514 [0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8505' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8502 [1] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8504' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8502 [0] = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8506' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8502 [2] = $logic_and$iceriver/catboard.v:265$100_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4669' (x0?) in module `\catboard' with constant driver `$procmux$1278_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4670' (1x?) in module `\catboard' with constant driver `$procmux$1282_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4671' (01?) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_fbustx_empty[0:0] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4672' (1x?) in module `\catboard' with constant driver `$procmux$1294_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4673' (x1?) in module `\catboard' with constant driver `$procmux$1296_Y = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4675' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4676' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4677' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4678' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4679' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4680' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4681' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4682' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[1][0][0]$y$2657 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7737' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7735 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7612' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7610 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6466' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6464 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8976' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8974 = $techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8982' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8980 = $techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8970' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8968 = $techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8988' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8986 = $techmap$procmux$1571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4754_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6476' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6473 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6467' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6464 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6475' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6473 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6117' (x??) in module `\catboard' with constant driver `$add$iceriver/catboard.v:269$101_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6113 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4775' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [0] = \uartlite0_uarttx0_fbustx_read_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4776' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [1] = \uartlite0_uarttx0_fbustx_read_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4777' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [2] = \uartlite0_uarttx0_fbustx_read_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4778' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [3] = \uartlite0_uarttx0_fbustx_read_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4779' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [4] = \uartlite0_uarttx0_fbustx_read_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4780' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [5] = \uartlite0_uarttx0_fbustx_read_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4781' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [6] = \uartlite0_uarttx0_fbustx_read_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4782' (x??) in module `\catboard' with constant driver `$procmux$1396_Y [7] = \uartlite0_uarttx0_fbustx_read_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4783' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [0] = \uartlite0_uarttx0_fbustx_read_data [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4784' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [1] = \uartlite0_uarttx0_fbustx_read_data [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4785' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [2] = \uartlite0_uarttx0_fbustx_read_data [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4786' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [3] = \uartlite0_uarttx0_fbustx_read_data [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4787' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [4] = \uartlite0_uarttx0_fbustx_read_data [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4788' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [5] = \uartlite0_uarttx0_fbustx_read_data [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4789' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [6] = \uartlite0_uarttx0_fbustx_read_data [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4790' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_txbyte[7:0] [7] = \uartlite0_uarttx0_fbustx_read_data [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4791' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [0] = $auto$rtlil.cc:1741:Mux$2111 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4792' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [1] = $auto$rtlil.cc:1741:Mux$2111 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4793' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [2] = $auto$rtlil.cc:1741:Mux$2111 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4794' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [3] = $auto$rtlil.cc:1741:Mux$2111 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4795' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [4] = $auto$rtlil.cc:1741:Mux$2111 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4796' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [5] = $auto$rtlil.cc:1741:Mux$2111 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4797' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [6] = $auto$rtlil.cc:1741:Mux$2111 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4798' (x??) in module `\catboard' with constant driver `$memory\command_bridge0_packet$wrmux[0][0][0]$y$2619 [7] = $auto$rtlil.cc:1741:Mux$2111 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9031' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9029 [0] = \uartlite0_uartbaud0_cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9032' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9029 [1] = $0\uartlite0_baudce16[0:0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9025' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9023 = $0\uartlite0_baudce16[0:0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9019' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9017 = $0\uartlite0_baudce16[0:0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6460' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6458 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6454' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6452 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6448' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6446 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4811' (x??) in module `\catboard' with constant driver `$procmux$1422_Y [0] = $add$iceriver/catboard.v:269$101_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4812' (x??) in module `\catboard' with constant driver `$procmux$1422_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6113 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4813' (x??) in module `\catboard' with constant driver `$procmux$1422_Y [2] = $add$iceriver/catboard.v:269$101_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4814' (x??) in module `\catboard' with constant driver `$procmux$1422_Y [3] = $add$iceriver/catboard.v:269$101_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4815' (?x?) in module `\catboard' with constant driver `$procmux$1425_Y [0] = $add$iceriver/catboard.v:269$101_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4816' (?x?) in module `\catboard' with constant driver `$procmux$1425_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6113 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4817' (?x?) in module `\catboard' with constant driver `$procmux$1425_Y [2] = $add$iceriver/catboard.v:269$101_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4818' (?x?) in module `\catboard' with constant driver `$procmux$1425_Y [3] = $add$iceriver/catboard.v:269$101_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4825' (x0?) in module `\catboard' with constant driver `$procmux$1431_Y = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4827' (01?) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxinprog[0:0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4844' (?x?) in module `\catboard' with constant driver `$procmux$1443_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7618' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7616 = \command_bridge0_state [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4845' (x??) in module `\catboard' with constant driver `$procmux$1445_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6442' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6440 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4855' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [7] = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4871' (?x?) in module `\catboard' with constant driver `$procmux$1457_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7282' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7280 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4872' (x??) in module `\catboard' with constant driver `$procmux$1459_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4873' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [6] = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4889' (?x?) in module `\catboard' with constant driver `$procmux$1472_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7624' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7622 = \command_bridge0_state [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4890' (x??) in module `\catboard' with constant driver `$procmux$1474_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4891' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [5] = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7857' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7855 = \command_bridge0_state [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4915' (?x?) in module `\catboard' with constant driver `$procmux$1488_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7756' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7754 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6286' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6284 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4916' (x??) in module `\catboard' with constant driver `$procmux$1490_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4925' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [4] = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7847' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7843 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4941' (?x?) in module `\catboard' with constant driver `$procmux$1505_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7276' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7274 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4950' (x??) in module `\catboard' with constant driver `$procmux$1507_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4951' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [3] = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4975' (?x?) in module `\catboard' with constant driver `$procmux$1523_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4976' (x??) in module `\catboard' with constant driver `$procmux$1525_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4977' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [2] = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5001' (?x?) in module `\catboard' with constant driver `$procmux$1542_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5002' (x??) in module `\catboard' with constant driver `$procmux$1544_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5011' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [1] = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7270' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7268 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5018' (?x?) in module `\catboard' with constant driver `$procmux$1562_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5019' (x??) in module `\catboard' with constant driver `$procmux$1564_Y = \uartlite0_syncro0_staps[2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5020' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_rxbyte[7:0] [0] = \uartlite0_syncro0_staps[2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6436' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6434 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6430' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6428 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6424' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6422 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6418' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6416 = $memory\command_bridge0_packet$wren[1][0][0]$y$2655'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6274' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6272 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8489' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8487 [0] = $logic_and$iceriver/catboard.v:261$98_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6400' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6398 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5092' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [0] = \uartlite0_uartrx0_rxbyte [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5093' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [1] = \uartlite0_uartrx0_rxbyte [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5094' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [2] = \uartlite0_uartrx0_rxbyte [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5095' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [3] = \uartlite0_uartrx0_rxbyte [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5096' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [4] = \uartlite0_uartrx0_rxbyte [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5097' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [5] = \uartlite0_uartrx0_rxbyte [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5098' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [6] = \uartlite0_uartrx0_rxbyte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5099' (x??) in module `\catboard' with constant driver `$procmux$1605_Y [7] = \uartlite0_uartrx0_rxbyte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5100' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [0] = \uartlite0_uartrx0_rxbyte [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5101' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [1] = \uartlite0_uartrx0_rxbyte [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5102' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [2] = \uartlite0_uartrx0_rxbyte [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5103' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [3] = \uartlite0_uartrx0_rxbyte [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5104' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [4] = \uartlite0_uartrx0_rxbyte [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5105' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [5] = \uartlite0_uartrx0_rxbyte [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5106' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [6] = \uartlite0_uartrx0_rxbyte [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5107' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_fbusrx_write_data[7:0] [7] = \uartlite0_uartrx0_rxbyte [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5130' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt[14:0] [1] = $auto$alumacc.cc:474:replace_alu$1827.BB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5131' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt[14:0] [2] = $sub$iceriver/catboard.v:206$86_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5132' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt[14:0] [3] = $sub$iceriver/catboard.v:206$86_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5133' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt[14:0] [4] = $sub$iceriver/catboard.v:206$86_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5152' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt16[3:0] [0] = $add$iceriver/catboard.v:184$81_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5153' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt16[3:0] [1] = $auto$simplemap.cc:309:simplemap_lut$6056 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5154' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt16[3:0] [2] = $add$iceriver/catboard.v:184$81_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5155' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartbaud0_cnt16[3:0] [3] = $add$iceriver/catboard.v:184$81_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5167' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [0] = $procmux$1653_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5168' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [1] = $procmux$1653_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5169' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [2] = $procmux$1653_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5170' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [3] = $procmux$1653_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5171' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [4] = $procmux$1653_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5172' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [5] = $procmux$1653_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5173' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [6] = $procmux$1653_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5174' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [7] = $procmux$1653_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5175' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [8] = $procmux$1653_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5176' (x??) in module `\catboard' with constant driver `$0\glbl_timer_ticks0_seccnt[9:0] [9] = $procmux$1653_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$6022' (x??) in module `\catboard' with constant driver `$add$iceriver/catboard.v:120$55_Y [1] = $auto$simplemap.cc:309:simplemap_lut$6018 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7264' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7262 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7256 = $memory\command_bridge0_packet$wren[4][0][0]$y$2759'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7252' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7250 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7246' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7244 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7238 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7234' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7232 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7228' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7226 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7222' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7220 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7216' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7214 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6298' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6296 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6412' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6410 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7210' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7208 = $memory\command_bridge0_packet$wren[8][0][0]$y$2859'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7204' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7202 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$9065' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$9063 = \uartlite0_baudce16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6406' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6404 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7198' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7196 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7192' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7190 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7186' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7184 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7180' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7178 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7814' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7810 [2] = $auto$fsm_map.cc:74:implement_pattern_cache$1937'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7824' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7822 = \command_bridge0_state [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7174' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7172 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6530' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6527 [1] = $memory\command_bridge0_packet$wren[10][0][0]$y$2907'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6529' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6527 [0] = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7806' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7804 = $techmap$procmux$991.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5839' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [0] = $procmux$493.Y_B [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5840' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [1] = $procmux$493.Y_B [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5841' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [2] = $procmux$493.Y_B [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5842' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [3] = $procmux$493.Y_B [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5843' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [4] = $procmux$493.Y_B [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5844' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [5] = $procmux$493.Y_B [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5845' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [6] = $procmux$493.Y_B [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5846' (x??) in module `\catboard' with constant driver `$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0] [7] = $procmux$493.Y_B [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7800' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7798 = $techmap$procmux$1008.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6316' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6314 = \uartlite0_uartrx0_fbusrx_write'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5860' (x??) in module `\catboard' with constant driver `$0\command_bridge0_ready[0:0] = $procmux$959.Y_B'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7794' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7792 = $techmap$procmux$1024.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4434_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5870' (x??) in module `\catboard' with constant driver `$0\uartlite0_fifobus_write[0:0] = $procmux$991.B_AND_S [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6370' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6368 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5877' (x??) in module `\catboard' with constant driver `$0\memmap_read[0:0] = $procmux$1008.B_AND_S [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5884' (x??) in module `\catboard' with constant driver `$0\memmap_write[0:0] = $procmux$1024.B_AND_S [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8201' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8198 [1] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8213' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8210 [1] = $logic_and$iceriver/catboard.v:383$130_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8212' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8210 [0] = $logic_and$iceriver/catboard.v:374$126_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6394' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6392 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5948' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_bitcnt[3:0] [0] = $procmux$1368.Y_B [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5949' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_bitcnt[3:0] [1] = $procmux$1368.Y_B [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5950' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_bitcnt[3:0] [2] = $procmux$1368.Y_B [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5951' (x??) in module `\catboard' with constant driver `$0\uartlite0_uarttx0_bitcnt[3:0] [3] = $procmux$1368.Y_B [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7630' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7628 = \command_bridge0_state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6388' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6386 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5961' (x??) in module `\catboard' with constant driver `$0\uartlite0_tx[0:0] = $procmux$1408.Y_B'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6382' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6380 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6376' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6374 = $memory\command_bridge0_packet$wren[3][0][0]$y$2725'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7775' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7773 = \command_bridge0_state [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5982' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_bitcnt[3:0] [0] = $procmux$1571.B_AND_S [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5983' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_bitcnt[3:0] [1] = $procmux$1571.B_AND_S [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5984' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_bitcnt[3:0] [2] = $procmux$1571.B_AND_S [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5985' (x??) in module `\catboard' with constant driver `$0\uartlite0_uartrx0_bitcnt[3:0] [3] = $procmux$1571.B_AND_S [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6322' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$6320 = \uartlite0_fbustx_write'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8094' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$8092 = $techmap$procmux$493.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$4133_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7168' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7166 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7162' (?0) in module `\catboard' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7160 = $memory\command_bridge0_packet$wren[0][0][0]$y$2617'.

2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in catboard.

2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in catboard.
  Merging $auto$simplemap.cc:277:simplemap_mux$5201 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [16], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5430 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=$auto$rtlil.cc:1741:Mux$2111 [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=$auto$rtlil.cc:1741:Mux$2111 [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=$auto$rtlil.cc:1741:Mux$2111 [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3633 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=$auto$rtlil.cc:1741:Mux$2111 [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=$auto$rtlil.cc:1741:Mux$2111 [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4247 (A=$auto$rtlil.cc:1741:Mux$2111 [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4248 (A=$auto$rtlil.cc:1741:Mux$2111 [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4249 (A=$auto$rtlil.cc:1741:Mux$2111 [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$3629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4268 (A=$auto$rtlil.cc:1741:Mux$2111 [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4269 (A=$auto$rtlil.cc:1741:Mux$2111 [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4270 (A=$auto$rtlil.cc:1741:Mux$2111 [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4271 (A=$auto$rtlil.cc:1741:Mux$2111 [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4272 (A=$auto$rtlil.cc:1741:Mux$2111 [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4273 (A=$auto$rtlil.cc:1741:Mux$2111 [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4274 (A=$auto$rtlil.cc:1741:Mux$2111 [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4275 (A=$auto$rtlil.cc:1741:Mux$2111 [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$4773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3416 (A=\uartlite0_fifobus_read_data [0], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3417 (A=\uartlite0_fifobus_read_data [1], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3418 (A=\uartlite0_fifobus_read_data [2], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3419 (A=\uartlite0_fifobus_read_data [3], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3420 (A=\uartlite0_fifobus_read_data [4], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=\uartlite0_fifobus_read_data [5], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=\uartlite0_fifobus_read_data [6], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=\uartlite0_fifobus_read_data [7], B=1'0, S=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]) into $auto$simplemap.cc:420:simplemap_dff$5328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4774 (A=1'0, B=$auto$fsm_map.cc:74:implement_pattern_cache$2092, S=\uartlite0_uarttx0_state [0]) into $auto$simplemap.cc:420:simplemap_dff$5348 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4820 (A=$add$iceriver/catboard.v:269$101_Y [0], B=1'0, S=$logic_and$iceriver/catboard.v:261$98_Y) into $auto$simplemap.cc:420:simplemap_dff$5356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4821 (A=$auto$simplemap.cc:309:simplemap_lut$6113 [1], B=1'0, S=$logic_and$iceriver/catboard.v:261$98_Y) into $auto$simplemap.cc:420:simplemap_dff$5357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4822 (A=$add$iceriver/catboard.v:269$101_Y [2], B=1'0, S=$logic_and$iceriver/catboard.v:261$98_Y) into $auto$simplemap.cc:420:simplemap_dff$5358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4823 (A=$add$iceriver/catboard.v:269$101_Y [3], B=1'0, S=$logic_and$iceriver/catboard.v:261$98_Y) into $auto$simplemap.cc:420:simplemap_dff$5359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5128 (A=1'0, B=\uartlite0_uartrx0_midbit, S=\uartlite0_uartrx0_state [1]) into $auto$simplemap.cc:420:simplemap_dff$5380 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5156 (A=1'0, B=$eq$iceriver/catboard.v:185$82_Y, S=\uartlite0_baudce16) into $auto$simplemap.cc:420:simplemap_dff$5397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5157 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5158 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$6037 [1], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5159 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5160 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5161 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5162 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5163 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5164 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5165 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5166 (A=1'0, B=$add$iceriver/catboard.v:147$62_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$3525) into $auto$simplemap.cc:420:simplemap_dff$5412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5185 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5414 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5186 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$6018 [1], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5187 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5188 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5189 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [10], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5424 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5196 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [11], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5425 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5197 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [12], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5426 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5198 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [13], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5427 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5199 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [14], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5428 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5200 (A=1'0, B=$add$iceriver/catboard.v:120$55_Y [15], S=$auto$simplemap.cc:256:simplemap_eqne$3444) into $auto$simplemap.cc:420:simplemap_dff$5429 (SB_DFF).

2.22. Executing ICE40_OPT pass (performing simple optimizations).

2.22.1. Running ICE40 specific optimizations.

2.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4241' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4212' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3359' in module `catboard' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3411' in module `catboard' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4053' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4054' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4055' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4056' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4057' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4058' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4059' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4060' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4398' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4399' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4441' in module `catboard' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4443' in module `catboard' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4746' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4747' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4748' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4749' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4774' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4799' in module `catboard' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5029' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5030' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5031' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5032' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5128' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5156' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5157' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5158' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5159' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5160' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5161' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5162' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5163' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5164' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5165' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5166' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5185' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5186' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5187' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5188' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5189' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5190' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5191' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5192' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5193' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5194' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5195' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5196' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5197' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5198' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5199' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5200' in module `catboard' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5201' in module `catboard' with and-gate.

2.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9582' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9583 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9582' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9580' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9581 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9580' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9578' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9579 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9578' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9576' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9577 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9576' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9574' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9575 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9574' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9572' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9573 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9572' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9570' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9571 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9570' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9568' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9569 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9568' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9566' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9567 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9566' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9564' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9565 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9564' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9562' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9563 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9562' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9560' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9561 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9560' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9558' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9559 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9558' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9556' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9557 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9556' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9554' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9555 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9554' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9550' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9551 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9550' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9548' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9549 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9548' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9546' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9547 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9546' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9544' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9545 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9544' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9542' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9543 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9542' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9540' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9541 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9540' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9538' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9539 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9538' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9536' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9537 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9536' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9534' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9552'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9535 = $auto$rtlil.cc:1804:NotGate$9553
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9534' from module `\catboard'.
  Cell `$auto$ice40_ffssr.cc:106:execute$9526' is identical to cell `$auto$ice40_ffssr.cc:106:execute$9584'.
    Redirecting output \Y: $auto$rtlil.cc:1804:NotGate$9527 = $auto$rtlil.cc:1804:NotGate$9585
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$9526' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8695' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8693 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8695' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8509' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8508 = $auto$simplemap.cc:127:simplemap_reduce$8442
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8509' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8542' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8539 [1] = $auto$simplemap.cc:250:simplemap_eqne$8514 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8542' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8627 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8630' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8588' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8585 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8588' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8629' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8627 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8629' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8563' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8561 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8563' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8555' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8552 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8555' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8534' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8533 = $auto$simplemap.cc:127:simplemap_reduce$8442
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8534' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8753' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8750 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8753' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8059 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8061' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8044' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8041 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8044' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8043' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8041 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8043' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8468' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8443'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8467 = $auto$simplemap.cc:127:simplemap_reduce$8442
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8468' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7996' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7993 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7996' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7978' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7975 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7978' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7977' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7975 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7977' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7982' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7981 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7982' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7962' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7960 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7962' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7963' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7960 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7963' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7966' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7958 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7966' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7945' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7942 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7945' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7944' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7942 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7944' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8684 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8687' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7949' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7948 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7949' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7929' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7927 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7929' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7930' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7927 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7930' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7933' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7925 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7933' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4268' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4242'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [0] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4268' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4269' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4243'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [1] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4269' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4270' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4244'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [2] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4270' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4271' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4245'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [3] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4271' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4272' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4246'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [4] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4272' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4273' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4247'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [5] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4273' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4274' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4248'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [6] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4274' from module `\catboard'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4275' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4249'.
    Redirecting output \Y: $memory\command_bridge0_packet$wrmux[9][1][0]$y$2891 [7] = $memory\command_bridge0_packet$wrmux[10][2][0]$y$2921 [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4275' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7912' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7909 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7912' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7911' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7909 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7911' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7915 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7916' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7896' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7894 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7896' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7897' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7894 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7897' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7900' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7892 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7900' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7879' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7876 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7879' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7878' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7876 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7878' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7883' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7882 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7883' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8545' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8520'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8537 = $auto$dff2dffe.cc:158:make_patterns_logic$8512
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8545' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7813' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7810 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7813' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7812' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7810 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7812' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7817' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7816 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7817' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7781' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7779 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7781' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7782' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7779 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7782' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7762' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7760 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7762' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7763' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7760 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7763' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7766' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7758 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7766' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7743' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7741 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7743' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7744' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7741 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7744' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7747' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7739 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7747' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7724' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7722 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7724' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7725' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7722 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7725' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7728' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7720 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7728' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8335' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8333 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8335' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7671' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7663 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7671' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8696' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8693 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8696' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7648' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7646 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7648' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7649' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7646 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7649' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7652' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7644 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7652' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8720' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8717 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8720' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8029' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8026 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8029' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8857' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8854 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8857' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8564' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8561 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8564' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8445' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8511'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8434 = $auto$dff2dffe.cc:158:make_patterns_logic$8500
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8445' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8354' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8352 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8354' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8278' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8276 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8278' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8895' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8892 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8895' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8762' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8759 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8762' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8451' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8448 [1] = $auto$simplemap.cc:250:simplemap_eqne$8514 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8451' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8794' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8792 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8794' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8786' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8783 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8786' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8663' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8660 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8663' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8316' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8314 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8316' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8729' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8726 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8729' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8728' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8726 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8728' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7863' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7861 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7863' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7861 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7864' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8654' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8651 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8654' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7684 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7687' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8339' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8282'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8331 = $auto$dff2dffe.cc:158:make_patterns_logic$8274
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8339' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8795' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8792 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8795' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7148' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7140 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7148' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7139' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7131 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7139' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7130' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7122 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7130' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7705' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7703 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7705' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7121' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7113 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7121' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7112' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7104 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7112' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7103' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7095 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7103' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8662' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8660 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8662' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7094' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7157'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7086 = $auto$dff2dffe.cc:158:make_patterns_logic$7149
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7094' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8490' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8517'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8487 [1] = $auto$simplemap.cc:250:simplemap_eqne$8514 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8490' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8475' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$9052'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8473 [0] = $auto$simplemap.cc:250:simplemap_eqne$9050 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8475' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8493' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8520'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8485 = $auto$dff2dffe.cc:158:make_patterns_logic$8512
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8493' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8591' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8723'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8583 = $auto$dff2dffe.cc:158:make_patterns_logic$8715
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8591' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8733' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8667'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8732 = $auto$simplemap.cc:127:simplemap_reduce$8666
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8733' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8297' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8295 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8297' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8876' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8873 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8876' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8202'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6860 [2] = $auto$simplemap.cc:250:simplemap_eqne$8198 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6864' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7846' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7843 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7846' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6851' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8238'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6843 = $auto$dff2dffe.cc:158:make_patterns_logic$8230
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6851' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8259' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8257 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6839' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8226'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6836 [1] = $auto$simplemap.cc:250:simplemap_eqne$8223 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6839' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6803' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6795 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6803' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6826' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6862'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6824 [0] = $auto$simplemap.cc:250:simplemap_eqne$6860 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6826' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8202'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6824 [2] = $auto$simplemap.cc:250:simplemap_eqne$8198 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6828' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6831' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6867'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6830 = $auto$simplemap.cc:127:simplemap_reduce$6866
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6831' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8470' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8511'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8459 = $auto$dff2dffe.cc:158:make_patterns_logic$8500
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8470' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8700' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8667'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8699 = $auto$simplemap.cc:127:simplemap_reduce$8666
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8700' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6821' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6813 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6821' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6812' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6804 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6812' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8621' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8597'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8618 [1] = $auto$simplemap.cc:250:simplemap_eqne$8594 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8621' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6785' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6777 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6785' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8596' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8761'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8594 [0] = $auto$simplemap.cc:250:simplemap_eqne$8759 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8596' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6776' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6768 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6776' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8634' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8667'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8633 = $auto$simplemap.cc:127:simplemap_reduce$8666
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8634' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6767' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6759 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6767' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8690' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8723'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8682 = $auto$dff2dffe.cc:158:make_patterns_logic$8715
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8690' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6758' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6794'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6750 = $auto$dff2dffe.cc:158:make_patterns_logic$6786
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6758' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8933' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8930 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8933' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8952' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8949 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8952' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8482' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8433'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8480 [1] = $auto$dff2dffe.cc:158:make_patterns_logic$8425
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8482' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8216' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8238'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8208 = $auto$dff2dffe.cc:158:make_patterns_logic$8230
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8216' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8010' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7845'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8008 [0] = $auto$simplemap.cc:250:simplemap_eqne$7843 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8010' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8396' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8282'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8388 = $auto$dff2dffe.cc:158:make_patterns_logic$8274
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8396' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7995' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7993 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7995' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8819' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8816 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8819' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7918' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7907 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7918' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6595' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8187'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6593 [0] = $auto$simplemap.cc:250:simplemap_eqne$8185 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6595' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7867' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7859 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7867' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6590' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8182'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6582 = $auto$dff2dffe.cc:158:make_patterns_logic$8174
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6590' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6554' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8182'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6546 = $auto$dff2dffe.cc:158:make_patterns_logic$8174
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6554' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8062'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7828 [1] = $auto$simplemap.cc:250:simplemap_eqne$8059 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7831' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6538' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6574'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6536 [0] = $auto$simplemap.cc:250:simplemap_eqne$6572 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6576'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6536 [2] = $auto$simplemap.cc:250:simplemap_eqne$6572 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6540' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6543' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6579'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6542 = $auto$simplemap.cc:127:simplemap_reduce$6578
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6543' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8373' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8392'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8371 [0] = $auto$simplemap.cc:250:simplemap_eqne$8390 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8373' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6516 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6524' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8358' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8282'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8350 = $auto$dff2dffe.cc:158:make_patterns_logic$8274
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8358' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8914' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8838'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8911 [1] = $auto$simplemap.cc:250:simplemap_eqne$8835 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8914' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6515' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6507 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6515' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8320' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8282'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8312 = $auto$dff2dffe.cc:158:make_patterns_logic$8274
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8320' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8028' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8026 [0] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8028' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6506' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6498 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6506' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6497' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6489 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6497' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6488' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6480 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6488' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6875' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8226'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6872 [1] = $auto$simplemap.cc:250:simplemap_eqne$8223 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6875' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6887' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8238'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6879 = $auto$dff2dffe.cc:158:make_patterns_logic$8230
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6887' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6479' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6471 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6479' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6470' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6533'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6462 = $auto$dff2dffe.cc:158:make_patterns_logic$6525
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6470' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7686' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7667'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7684 [0] = $auto$simplemap.cc:250:simplemap_eqne$7665 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7686' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6559' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8187'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$6557 [0] = $auto$simplemap.cc:250:simplemap_eqne$8185 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6559' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8400' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8286'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8397 = $auto$dff2dffe.cc:175:make_patterns_logic$8283
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8400' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8011' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7830'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$8008 [1] = $auto$simplemap.cc:250:simplemap_eqne$7828 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8011' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6878' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6842'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6870 = $auto$dff2dffe.cc:158:make_patterns_logic$6834
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6878' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7668'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7703 [1] = $auto$simplemap.cc:250:simplemap_eqne$7665 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7706' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3759' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4241'.
    Redirecting output \Y: $auto$fsm_map.cc:118:implement_pattern_cache$2017 = $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257 [7]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3759' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4124' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$4774'.
    Redirecting output \Y: $auto$fsm_map.cc:118:implement_pattern_cache$2094 = $0\uartlite0_uarttx0_fbustx_read[0:0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' from module `\catboard'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5336' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$5128'.
    Redirecting output \Y: $auto$fsm_map.cc:118:implement_pattern_cache$2053 = $0\uartlite0_uartrx0_fbusrx_write[0:0]
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5336' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8879' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8871 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8879' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8558' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8756'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8550 = $auto$dff2dffe.cc:158:make_patterns_logic$8748
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8558' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8568' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8766'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8567 = $auto$simplemap.cc:127:simplemap_reduce$8765
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8568' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8657' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8756'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8649 = $auto$dff2dffe.cc:158:make_patterns_logic$8748
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8657' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8536' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8511'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8525 = $auto$dff2dffe.cc:158:make_patterns_logic$8500
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8536' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8454'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8512 = $auto$dff2dffe.cc:158:make_patterns_logic$8446
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8520' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8286' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8362'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8283 = $auto$dff2dffe.cc:175:make_patterns_logic$8359
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8286' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8860' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8852 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8860' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7999' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7991 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7999' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7984' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7973 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7984' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7951' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7940 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7951' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7937' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8069'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7936 = $auto$simplemap.cc:127:simplemap_reduce$8068
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7937' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7939' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7934 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7939' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7885' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7874 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7885' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8015' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8014 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8015' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7850' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8048'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7849 = $auto$simplemap.cc:127:simplemap_reduce$8047
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7850' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7834' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7826 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7834' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7819' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7808 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7819' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7789' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7786 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7789' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7770' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7767 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7770' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7751' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7748 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7751' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7732' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7729 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7732' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7656' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7653 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7656' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8936' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8928 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8936' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8377' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8301'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8369 = $auto$dff2dffe.cc:158:make_patterns_logic$8293
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8377' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8343' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8362'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8340 = $auto$dff2dffe.cc:175:make_patterns_logic$8359
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8343' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8889' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8908'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8886 = $auto$dff2dffe.cc:175:make_patterns_logic$8905
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8889' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8870' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8908'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8867 = $auto$dff2dffe.cc:175:make_patterns_logic$8905
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8870' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8789' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8756'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8781 = $auto$dff2dffe.cc:158:make_patterns_logic$8748
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8789' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8799' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8766'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8798 = $auto$simplemap.cc:127:simplemap_reduce$8765
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8799' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8955' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8947 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8955' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8282' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8301'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8274 = $auto$dff2dffe.cc:158:make_patterns_logic$8293
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8282' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8263' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8301'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8255 = $auto$dff2dffe.cc:158:make_patterns_logic$8293
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8263' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8624' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8756'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8616 = $auto$dff2dffe.cc:158:make_patterns_logic$8748
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8624' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8032' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8065'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8024 = $auto$dff2dffe.cc:158:make_patterns_logic$8057
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8032' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8841' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8833 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8841' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8723' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8756'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8715 = $auto$dff2dffe.cc:158:make_patterns_logic$8748
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8723' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8017' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8006 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8017' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8917' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8909 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8917' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8667' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8766'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8666 = $auto$simplemap.cc:127:simplemap_reduce$8765
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8667' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8601' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8766'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8600 = $auto$simplemap.cc:127:simplemap_reduce$8765
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8601' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8324' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8305'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8321 = $auto$dff2dffe.cc:175:make_patterns_logic$8302
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8324' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8965' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8908'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8962 = $auto$dff2dffe.cc:175:make_patterns_logic$8905
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8965' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6833' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6869'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6822 = $auto$dff2dffe.cc:158:make_patterns_logic$6858
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6833' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8549' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8458'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8546 = $auto$dff2dffe.cc:175:make_patterns_logic$8455
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8549' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8822' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8898'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$8814 = $auto$dff2dffe.cc:158:make_patterns_logic$8890
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$8822' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8003' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8069'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8002 = $auto$simplemap.cc:127:simplemap_reduce$8068
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8003' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6563' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6599'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6555 = $auto$dff2dffe.cc:158:make_patterns_logic$6591
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6563' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6545' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6581'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$6534 = $auto$dff2dffe.cc:158:make_patterns_logic$6570
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$6545' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8381' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8305'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8378 = $auto$dff2dffe.cc:175:make_patterns_logic$8302
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8381' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7690' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7682 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7690' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7709' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7785'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7701 = $auto$dff2dffe.cc:158:make_patterns_logic$7777
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7709' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8832' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8908'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8829 = $auto$dff2dffe.cc:175:make_patterns_logic$8905
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8832' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7694' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7691 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7694' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8524' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8458'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8521 = $auto$dff2dffe.cc:175:make_patterns_logic$8455
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8524' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8927' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8908'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8924 = $auto$dff2dffe.cc:175:make_patterns_logic$8905
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8927' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6567' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6603'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6566 = $auto$simplemap.cc:127:simplemap_reduce$6602
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6567' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8267' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8362'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8264 = $auto$dff2dffe.cc:175:make_patterns_logic$8359
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8267' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8069' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7838'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8068 = $auto$simplemap.cc:127:simplemap_reduce$7837
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8069' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8036' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7838'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$8035 = $auto$simplemap.cc:127:simplemap_reduce$7837
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8036' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8305' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8362'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8302 = $auto$dff2dffe.cc:175:make_patterns_logic$8359
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8305' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7970' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7838'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7969 = $auto$simplemap.cc:127:simplemap_reduce$7837
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7970' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7972' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7967 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7972' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7904' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7838'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7903 = $auto$simplemap.cc:127:simplemap_reduce$7837
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7904' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7906' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7901 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7906' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7852' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8050'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$7841 = $auto$dff2dffe.cc:158:make_patterns_logic$8039
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7852' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7871' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7838'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7870 = $auto$simplemap.cc:127:simplemap_reduce$7837
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7871' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8908' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8946'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8905 = $auto$dff2dffe.cc:175:make_patterns_logic$8943
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8908' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8851' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8946'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8848 = $auto$dff2dffe.cc:175:make_patterns_logic$8943
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8851' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8038' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8033 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8038' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$8005' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$8000 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$8005' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7713' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7675'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7710 = $auto$dff2dffe.cc:175:make_patterns_logic$7672
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7713' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7840' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7835 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7840' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6855' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6891'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$6854 = $auto$simplemap.cc:127:simplemap_reduce$6890
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6855' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6857' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6893'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6852 = $auto$dff2dffe.cc:175:make_patterns_logic$6888
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6857' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$6605' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$6569'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$6600 = $auto$dff2dffe.cc:175:make_patterns_logic$6564
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$6605' from module `\catboard'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7873' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$8071'.
    Redirecting output \Y: $auto$dff2dffe.cc:175:make_patterns_logic$7868 = $auto$dff2dffe.cc:175:make_patterns_logic$8066
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$7873' from module `\catboard'.
Removed a total of 267 cells.

2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4242'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4243'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4244'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4245'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4246'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4247'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4248'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4249'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4820'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4821'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4822'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$4823'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5156'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5157'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5158'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5159'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5160'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5161'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5162'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5163'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5164'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5165'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5166'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5185'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5186'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5187'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5188'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5189'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5190'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5191'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5192'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5193'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5194'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5195'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5196'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5197'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5198'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5199'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5200'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$5201'.
  removed 2385 unused temporary wires.
Removed 245 unused cells and 2965 unused wires.

2.22.6. Rerunning OPT passes. (Removed registers in this run.)

2.22.7. Running ICE40 specific optimizations.

2.22.8. Executing OPT_EXPR pass (perform const folding).

2.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\catboard'.
Removed a total of 0 cells.

2.22.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \catboard..
Removed 245 unused cells and 2965 unused wires.

2.22.12. Finished OPT passes. (There is nothing left to do.)

2.23. Executing TECHMAP pass (map to technology primitives).

2.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

2.24. Executing ABC pass (technology mapping using ABC).

2.24.1. Extracting gate netlist of module `\catboard' to `<abc-temp-dir>/input.blif'..
Extracted 866 gates and 1219 wires to a netlist network with 351 inputs and 190 outputs.

2.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      730
ABC RESULTS:        internal signals:      678
ABC RESULTS:           input signals:      351
ABC RESULTS:          output signals:      190
Removing temp directory.
Removed 0 unused cells and 852 unused wires.

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

2.25.3. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9599 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

2.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

2.25.5. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9598 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.

2.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

2.25.7. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9597 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9596 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

2.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

2.25.9. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9595 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

2.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

2.25.11. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9593 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9592 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9591 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

2.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1000'.

2.25.13. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9590 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9594 using $paramod\$lut\WIDTH=3\LUT=8'10000000.

2.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0001'.

2.25.15. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9605 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9604 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

2.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

2.25.17. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9603 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9606 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

2.25.19. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9607 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9602 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110100'.

2.25.21. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9601 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

2.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110110000'.

2.25.23. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9600 using $paramod\$lut\WIDTH=4\LUT=16'1111111110110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9611 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

2.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101000000000'.

2.25.25. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9615 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9610 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9613 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9612 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000011111111'.

2.25.27. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9609 using $paramod\$lut\WIDTH=4\LUT=16'1000000011111111.

2.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10101100'.

2.25.29. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9608 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

2.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001111110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001111110101'.

2.25.31. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9619 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9616 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.

2.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

2.25.33. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9614 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9625 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9624 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9623 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9618 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9617 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9627 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9621 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9622 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9620 using $paramod\$lut\WIDTH=2\LUT=4'1011.

2.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

2.25.35. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9632 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9631 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011111000'.

2.25.37. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9626 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9635 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9629 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9630 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9628 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111000.

2.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11001010'.

2.25.39. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9639 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9634 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11111000'.

2.25.41. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9633 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9643 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

2.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

2.25.43. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9637 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101111111111'.

2.25.45. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9638 using $paramod\$lut\WIDTH=4\LUT=16'0000101111111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9636 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9647 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9641 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

2.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01010011'.

2.25.47. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9642 using $paramod\$lut\WIDTH=3\LUT=8'01010011.

2.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10001111'.

2.25.49. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9640 using $paramod\$lut\WIDTH=3\LUT=8'10001111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9655 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9653 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9654 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9652 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

2.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000010111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000010111011'.

2.25.51. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9651 using $paramod\$lut\WIDTH=4\LUT=16'1011000010111011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9649 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9650 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9648 using $paramod\$lut\WIDTH=4\LUT=16'1111001111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9646 using $paramod\$lut\WIDTH=4\LUT=16'1011000010111011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9645 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9656 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9644 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9659 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011010100110011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011010100110011'.

2.25.53. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9667 using $paramod\$lut\WIDTH=4\LUT=16'0011010100110011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9665 using $paramod\$lut\WIDTH=4\LUT=16'0011010100110011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9666 using $paramod\$lut\WIDTH=4\LUT=16'0011010100110011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9664 using $paramod\$lut\WIDTH=4\LUT=16'0011010100110011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9663 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00110101'.

2.25.55. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9658 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

2.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000111'.

2.25.57. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9662 using $paramod\$lut\WIDTH=3\LUT=8'10000111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9661 using $paramod\$lut\WIDTH=4\LUT=16'0011010100110011.

2.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011010100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011010100000000'.

2.25.59. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9660 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9657 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9669 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9673 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9672 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9671 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9675 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9670 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9668 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.

2.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111110100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111110100000'.

2.25.61. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9679 using $paramod\$lut\WIDTH=4\LUT=16'1110111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9674 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

2.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111111100000000'.

2.25.63. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9681 using $paramod\$lut\WIDTH=4\LUT=16'0111111100000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9684 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9683 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9677 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9678 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000111'.

2.25.65. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9676 using $paramod\$lut\WIDTH=3\LUT=8'00000111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9687 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9685 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9682 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

2.25.66. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111101000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111101000100'.

2.25.67. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9680 using $paramod\$lut\WIDTH=4\LUT=16'0100111101000100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9691 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9686 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

2.25.68. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11100000'.

2.25.69. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9708 using $paramod\$lut\WIDTH=3\LUT=8'11100000.

2.25.70. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000100011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000100011110000'.

2.25.71. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9707 using $paramod\$lut\WIDTH=4\LUT=16'1000100011110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9689 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9690 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9688 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9711 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9693 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9692 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9695 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9694 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

2.25.72. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111100000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111100000000000'.

2.25.73. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9697 using $paramod\$lut\WIDTH=4\LUT=16'0111100000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9696 using $paramod\$lut\WIDTH=3\LUT=8'11110100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9699 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9698 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

2.25.74. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000010111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000010111111'.

2.25.75. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9702 using $paramod\$lut\WIDTH=4\LUT=16'0000000010111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9701 using $paramod\$lut\WIDTH=3\LUT=8'10001111.

2.25.76. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111111110'.

2.25.77. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9700 using $paramod\$lut\WIDTH=4\LUT=16'1111111111111110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9705 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9703 using $paramod\$lut\WIDTH=4\LUT=16'1111111111111110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9706 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9704 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9710 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9721 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9720 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

2.25.78. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001100000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001100000101'.

2.25.79. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9719 using $paramod\$lut\WIDTH=4\LUT=16'0000001100000101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9717 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9718 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9716 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.

2.25.80. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000011111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000011111'.

2.25.81. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9715 using $paramod\$lut\WIDTH=4\LUT=16'0000000000011111.

2.25.82. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100010001000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100010001000'.

2.25.83. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9709 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9713 using $paramod\$lut\WIDTH=4\LUT=16'1111100010001000.

2.25.84. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110000011101110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110000011101110'.

2.25.85. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9714 using $paramod\$lut\WIDTH=4\LUT=16'1110000011101110.

2.25.86. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011101011000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011101011000000'.

2.25.87. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9712 using $paramod\$lut\WIDTH=4\LUT=16'1011101011000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9723 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9728 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.88. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100110000'.

2.25.89. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9727 using $paramod\$lut\WIDTH=4\LUT=16'0000000100110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9722 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9732 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9731 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.90. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

2.25.91. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9725 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9726 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9724 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9736 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9735 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9729 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9730 using $paramod\$lut\WIDTH=3\LUT=8'11111000.

2.25.92. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010011110000'.

2.25.93. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9739 using $paramod\$lut\WIDTH=4\LUT=16'0000010011110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9734 using $paramod\$lut\WIDTH=2\LUT=4'0001.

2.25.94. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010100110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010100110000'.

2.25.95. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9733 using $paramod\$lut\WIDTH=4\LUT=16'0000010100110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9741 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

2.25.96. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101110000'.

2.25.97. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9743 using $paramod\$lut\WIDTH=4\LUT=16'1111111101110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9737 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.98. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00101100'.

2.25.99. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9738 using $paramod\$lut\WIDTH=3\LUT=8'00101100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9747 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9742 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9740 using $paramod\$lut\WIDTH=3\LUT=8'00101100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9752 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9751 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

2.25.100. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111000000000000'.

2.25.101. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9745 using $paramod\$lut\WIDTH=4\LUT=16'0111000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9746 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9744 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9755 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9749 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9750 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9748 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9759 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9753 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9754 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9763 using $paramod\$lut\WIDTH=2\LUT=4'0001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9757 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9758 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9756 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9775 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9771 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9770 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9773 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9772 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9769 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9774 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9776 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9768 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9767 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9761 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9762 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9760 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9766 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9765 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9764 using $paramod\$lut\WIDTH=3\LUT=8'01000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9778 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9779 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9783 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9777 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9787 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9781 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9782 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9780 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9790 using $paramod\$lut\WIDTH=2\LUT=4'1000.

2.25.102. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111110000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111110000000'.

2.25.103. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9791 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9785 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9786 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9784 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9795 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9789 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9788 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.104. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10010110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10010110'.

2.25.105. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9799 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9793 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9794 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9792 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.

2.25.106. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111111110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111111110101'.

2.25.107. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9803 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9797 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9798 using $paramod\$lut\WIDTH=3\LUT=8'10010110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9796 using $paramod\$lut\WIDTH=4\LUT=16'1111111110000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9807 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9801 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.

2.25.108. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111010100111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111010100111111'.

2.25.109. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9802 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9800 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9811 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9805 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9806 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9804 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9815 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9809 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9810 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9808 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9819 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9813 using $paramod\$lut\WIDTH=4\LUT=16'0011111111110101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9814 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9812 using $paramod\$lut\WIDTH=4\LUT=16'1111010100111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9823 using $paramod\$lut\WIDTH=3\LUT=8'11001010.

2.25.110. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11000101'.

2.25.111. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9817 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9818 using $paramod\$lut\WIDTH=3\LUT=8'11000101.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9816 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9827 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9821 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9822 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9820 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9831 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9825 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9826 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9824 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9835 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9829 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9830 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9828 using $paramod\$lut\WIDTH=2\LUT=4'1000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9839 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9833 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9834 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9832 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9843 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9837 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9838 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9836 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9847 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9841 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9842 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9840 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

2.25.112. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

2.25.113. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9851 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9845 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9846 using $paramod\$lut\WIDTH=4\LUT=16'0111100000000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9844 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9855 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9849 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9850 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9848 using $paramod\$lut\WIDTH=3\LUT=8'11111000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9859 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9853 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9854 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9852 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9863 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9857 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9858 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9856 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9867 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9861 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9862 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9860 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9871 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9865 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9866 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9864 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9875 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9869 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9870 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9868 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9879 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9873 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9874 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9872 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9886 using $paramod\$lut\WIDTH=4\LUT=16'0100111101000100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9877 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9878 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9876 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9888 using $paramod\$lut\WIDTH=2\LUT=4'0100.

2.25.114. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000111101000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000111101000100'.

2.25.115. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9889 using $paramod\$lut\WIDTH=4\LUT=16'0000111101000100.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9890 using $paramod\$lut\WIDTH=4\LUT=16'1111111101110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9881 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9882 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9880 using $paramod\$lut\WIDTH=1\LUT=2'01.

2.25.116. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100111110100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100111110100000'.

2.25.117. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9893 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.

2.25.118. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111110000001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111110000001010'.

2.25.119. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9894 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.

2.25.120. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000011111111'.

2.25.121. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9887 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9897 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9898 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9891 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9892 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9901 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9902 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9895 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9896 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9905 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9906 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9899 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9900 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9910 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9903 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9904 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9914 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9908 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9909 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9907 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9915 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9916 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9917 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9918 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9912 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9913 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9911 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9922 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9925 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9926 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9920 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9921 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.

2.25.122. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0111011111110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0111011111110000'.

2.25.123. Continuing TECHMAP pass.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9919 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9930 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9923 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9924 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9932 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9931 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9933 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9934 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9927 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9928 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9929 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9935 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9936 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9937 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9938 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9942 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9945 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9946 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9940 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9941 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9939 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9950 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9943 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9944 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9952 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9951 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9953 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9954 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9947 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9948 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping catboard.$abc$9589$auto$blifparse.cc:465:parse_blif$9949 using $paramod\$lut\WIDTH=4\LUT=16'0111011111110000.
No more expansions possible.
Removed 0 unused cells and 724 unused wires.

2.26. Executing HIERARCHY pass (managing design hierarchy).

2.26.1. Analyzing design hierarchy..
Top module:  \catboard

2.26.2. Analyzing design hierarchy..
Top module:  \catboard
Removed 0 unused modules.

2.26.3. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

2.26.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.13. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110110000'.

2.26.14. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.15. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.16. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.17. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.18. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

2.26.19. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.20. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.21. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10101100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10101100'.

2.26.22. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000011111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000011111111'.

2.26.23. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.24. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.25. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.26. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.27. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.28. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.29. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.30. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.31. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.32. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.33. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.34. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.35. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.36. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.37. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.38. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.39. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000011111000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000011111000'.

2.26.40. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

2.26.41. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000011111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000011111000'.

2.26.42. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

2.26.43. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.44. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.45. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.46. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.47. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.48. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.49. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.50. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

2.26.51. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000101111111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000101111111111'.

2.26.52. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.53. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10001111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10001111'.

2.26.54. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.55. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01010011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01010011'.

2.26.56. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10101100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10101100'.

2.26.57. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.58. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.59. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1011000010111011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1011000010111011'.

2.26.60. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.61. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.62. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.63. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.64. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1011000010111011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1011000010111011'.

2.26.65. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.66. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.67. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.68. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111001111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111001111110101'.

2.26.69. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.70. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.71. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.72. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.73. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100000000'.

2.26.74. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100110011
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100110011'.

2.26.75. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000111'.

2.26.76. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.77. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100110011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100110011'.

2.26.78. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100110011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100110011'.

2.26.79. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100110011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100110011'.

2.26.80. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100110011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100110011'.

2.26.81. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.82. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.83. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.84. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

2.26.85. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.86. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

2.26.87. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.88. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.89. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00000111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00000111'.

2.26.90. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

2.26.91. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.92. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1110111110100000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1110111110100000'.

2.26.93. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100111101000100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100111101000100'.

2.26.94. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111111100000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111111100000000'.

2.26.95. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.96. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.97. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.98. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.99. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.100. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.101. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.102. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.103. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.104. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.105. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.106. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.107. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.108. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.109. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.110. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111100000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111100000000000'.

2.26.111. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11110100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11110100'.

2.26.112. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.113. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111111111110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111111111110'.

2.26.114. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10001111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10001111'.

2.26.115. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000010111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000010111111'.

2.26.116. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111111111110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111111111110'.

2.26.117. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.118. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.119. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.120. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000100011110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000100011110000'.

2.26.121. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11100000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11100000'.

2.26.122. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111100010001000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111100010001000'.

2.26.123. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.124. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.125. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1011101011000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1011101011000000'.

2.26.126. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111100010001000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111100010001000'.

2.26.127. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1110000011101110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1110000011101110'.

2.26.128. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000011111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000011111'.

2.26.129. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011010100000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011010100000000'.

2.26.130. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.131. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.132. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000001100000101
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000001100000101'.

2.26.133. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.134. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00110101'.

2.26.135. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.136. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.137. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.138. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.139. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.140. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100110000'.

2.26.141. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

2.26.142. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.143. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.144. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.145. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.146. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000010100110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000010100110000'.

2.26.147. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

2.26.148. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.149. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.150. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.151. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00101100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00101100'.

2.26.152. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000010011110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000010011110000'.

2.26.153. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00101100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00101100'.

2.26.154. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.155. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.156. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111101110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111101110000'.

2.26.157. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.158. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111000000000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111000000000000'.

2.26.159. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

2.26.160. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.161. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.162. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.163. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.164. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'00010000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'00010000'.

2.26.165. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.166. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.167. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.168. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.169. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.170. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.171. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.172. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.173. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.174. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.175. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.176. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0001'.

2.26.177. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'01000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'01000000'.

2.26.178. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.179. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.180. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.181. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.182. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1000000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1000000000000000'.

2.26.183. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.184. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.185. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.186. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.187. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000100000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000100000000'.

2.26.188. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.189. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000000000000001
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000000000000001'.

2.26.190. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.191. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.192. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.193. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.194. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.195. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.196. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.197. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.198. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.199. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.200. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1011
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1011'.

2.26.201. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.202. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.203. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.204. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.205. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.206. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.207. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.208. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.209. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.210. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111110000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111110000000'.

2.26.211. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10010110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10010110'.

2.26.212. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10010110'.

2.26.213. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.214. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.215. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.216. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.217. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.218. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.219. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.220. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.221. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.222. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.223. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.224. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.225. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.226. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.227. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111010100111111
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111010100111111'.

2.26.228. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0011111111110101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0011111111110101'.

2.26.229. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.230. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11000101
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11000101'.

2.26.231. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11000101
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11000101'.

2.26.232. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.233. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.234. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.235. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.236. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.237. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.238. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.239. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.240. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.241. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1000'.

2.26.242. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.243. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.244. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.245. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'1110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'1110'.

2.26.246. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.247. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.248. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.249. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.250. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.251. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000000000000'.

2.26.252. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.253. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.254. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.255. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0001000000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0001000000000000'.

2.26.256. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11100000'.

2.26.257. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11100000'.

2.26.258. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.259. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111100000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111100000000000'.

2.26.260. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100101000000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100101000000000'.

2.26.261. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11111000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11111000'.

2.26.262. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'10000000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'10000000'.

2.26.263. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.264. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.265. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.266. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.267. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.268. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.269. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.270. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.271. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.272. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.273. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.274. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.275. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.276. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.277. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.278. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.279. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.280. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.281. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.282. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.283. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.284. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.285. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.286. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.287. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.288. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.289. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.290. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.291. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.292. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.293. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.294. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.295. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 2'01
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=2'01'.

2.26.296. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100111101000100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100111101000100'.

2.26.297. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0100000011111111
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0100000011111111'.

2.26.298. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 4'0100
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=4'0100'.

2.26.299. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0000111101000100
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0000111101000100'.

2.26.300. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111111101110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111111101110000'.

2.26.301. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.302. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.303. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.304. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.305. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.306. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.307. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.308. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.309. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.310. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.311. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.312. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.313. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.314. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.315. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.316. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.317. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.318. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.319. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.320. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.321. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.322. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.323. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.324. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.325. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.326. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.327. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.328. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.329. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.330. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.331. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.332. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.333. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.334. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.335. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.336. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.337. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.338. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.339. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.340. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.341. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.342. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.343. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.344. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.345. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.346. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.347. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.348. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.349. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.350. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.351. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.352. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.353. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.354. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.355. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.356. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.357. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.358. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.359. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.360. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1100111110100000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1100111110100000'.

2.26.361. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.362. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'1111110000001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'1111110000001010'.

2.26.363. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 8'11001010
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=8'11001010'.

2.26.364. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0111011111110000
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0111011111110000'.

2.26.365. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Generating RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.366. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.367. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.368. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.369. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.370. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.371. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.372. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.373. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.374. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.375. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.376. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.377. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.378. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.379. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.380. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.381. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.382. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.383. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.384. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.385. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.386. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.387. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.388. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.389. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.390. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.391. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.392. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.393. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.394. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.395. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.396. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.397. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.398. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.399. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.400. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.401. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.402. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.403. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.404. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.405. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.406. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.407. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.408. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.409. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.410. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.411. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.412. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.413. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.414. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.415. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.416. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.417. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.418. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.419. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.420. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.421. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.422. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.423. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.424. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.425. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.426. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.427. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.428. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.429. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.430. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.26.431. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_LUT4'.
Parameter \LUT_INIT = 16'0110100110010110
Found cached RTLIL representation for module `$paramod\SB_LUT4\LUT_INIT=16'0110100110010110'.

2.27. Printing statistics.

=== catboard ===

   Number of wires:                437
   Number of wire bits:           1052
   Number of public wires:          79
   Number of public wire bits:     489
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                865
     SB_CARRY                       78
     SB_DFF                         46
     SB_DFFE                       190
     SB_DFFESR                     103
     SB_DFFSR                       19
     SB_LUT4                       429

2.28. Executing CHECK pass (checking for obvious problems).
checking module catboard..
found and reported 0 problems.

2.29. Executing BLIF backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: f3c4aaa7a3
CPU: user 46.25s system 0.22s, MEM: 22.06 MB total, 16.74 MB resident
Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)
Time spent: 27% 22x opt_merge (12 sec), 17% 25x opt_expr (8 sec), ...
seed: 1
device: 8k
read_chipdb +/share/arachne-pnr/chipdb-8k.bin...
  supported packages: cb132, cb132:4k, cm121, cm121:4k, cm225, cm225:4k, cm81, cm81:4k, ct256, tq144:4k
read_blif iceriver/catboard.blif...
prune...
read_pcf iceriver/catboard.pcf...
instantiate_io...
pack...

After packing:
IOs          7 / 206
GBs          0 / 8
  GB_IOs     0 / 8
LCs          704 / 7680
  DFF        332
  CARRY      63
  CARRY, DFF 26
  DFF PASS   232
  CARRY PASS 14
BRAMs        0 / 32
WARMBOOTs    0 / 1
PLLs         0 / 2

place_constraints...
promote_globals...
  promoted clock$2, 358 / 358
  promoted $0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7], 110 / 110
  promoted uartlite0_uartrx0_fbusrx_write, 35 / 35
  promoted uartlite0_fbustx_write, 36 / 36
  promoted command_bridge0_state[3], 32 / 32
  promoted $abc$9589$n9, 17 / 17
  promoted $abc$9589$n7, 10 / 10
  promoted glbl_timer_ticks0_timer_counter0_overflow, 11 / 11
  promoted 8 nets
    3 sr/we
    4 cen/wclke
    1 clk
  8 globals
    3 sr/we
    4 cen/wclke
    1 clk
realize_constants...
  realized 1
place...
  initial wire length = 16134
  at iteration #50: temp = 11.7494, wire length = 12010
  at iteration #100: temp = 7.79482, wire length = 8979
  at iteration #150: temp = 3.80134, wire length = 5725
  at iteration #200: temp = 1.95139, wire length = 3484
  at iteration #250: temp = 0.951643, wire length = 2258
  at iteration #300: temp = 0.00633725, wire length = 1615
  final wire length = 1600

After placement:
PIOs       14 / 206
PLBs       193 / 960
BRAMs      0 / 32

  place time 55.62s
route...
  pass 1, 1 shared.
  pass 2, 0 shared.

After routing:
span_4     705 / 29696
span_12    151 / 5632

  route time 28.17s
write_txt iceriver/catboard.txt...
