###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:37:32 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.355
= Slack Time                   17.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.068 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.755 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.658 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.394 | 
     | ALU/\ALU_OUT_reg[14]      | RN ^       | SDFFRQX2M | 0.985 | 0.029 |   2.355 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.068 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.068 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.068 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.355
= Slack Time                   17.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.068 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.755 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.658 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.394 | 
     | ALU/OUT_VALID_reg         | RN ^       | SDFFRQX2M | 0.985 | 0.029 |   2.355 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.068 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.068 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.068 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.355
= Slack Time                   17.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.068 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.755 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.658 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.394 | 
     | ALU/\ALU_OUT_reg[15]      | RN ^       | SDFFRQX2M | 0.985 | 0.029 |   2.355 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.068 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.068 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.068 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.354
= Slack Time                   17.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.069 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.756 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.659 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.395 | 
     | ALU/\ALU_OUT_reg[13]      | RN ^       | SDFFRQX2M | 0.985 | 0.029 |   2.354 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.069 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.069 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.069 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.354
= Slack Time                   17.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.070 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.757 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.659 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.396 | 
     | ALU/\ALU_OUT_reg[11]      | RN ^       | SDFFRQX2M | 0.985 | 0.028 |   2.354 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.070 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.070 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.070 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.354
= Slack Time                   17.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.070 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.757 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.659 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.396 | 
     | ALU/\ALU_OUT_reg[12]      | RN ^       | SDFFRQX2M | 0.985 | 0.028 |   2.354 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.070 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.070 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.070 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.353
= Slack Time                   17.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.070 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.757 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.660 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.396 | 
     | ALU/\ALU_OUT_reg[10]      | RN ^       | SDFFRQX2M | 0.985 | 0.027 |   2.353 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.070 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.070 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.070 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.351
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.760 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.662 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[7]       | RN ^       | SDFFRQX2M | 0.985 | 0.025 |   2.351 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.351
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.760 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.662 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[9]       | RN ^       | SDFFRQX2M | 0.985 | 0.025 |   2.351 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.760 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[8]       | RN ^       | SDFFRQX2M | 0.985 | 0.024 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.760 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[6]       | RN ^       | SDFFRQX2M | 0.985 | 0.024 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.073 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.760 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[5]       | RN ^       | SDFFRQX2M | 0.985 | 0.024 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.761 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[3]       | RN ^       | SDFFRQX2M | 0.985 | 0.024 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.761 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.399 | 
     | ALU/\ALU_OUT_reg[4]       | RN ^       | SDFFRQX2M | 0.985 | 0.024 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.073 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.073 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.073 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.350
= Slack Time                   17.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.761 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.663 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.400 | 
     | ALU/\ALU_OUT_reg[2]       | RN ^       | SDFFRQX2M | 0.985 | 0.023 |   2.350 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.074 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.074 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.074 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.349
= Slack Time                   17.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.074 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.761 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.664 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.400 | 
     | ALU/\ALU_OUT_reg[1]       | RN ^       | SDFFRQX2M | 0.985 | 0.023 |   2.349 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.074 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.074 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.074 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.348
= Slack Time                   17.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   17.075 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X8M    | 1.003 | 0.687 |   0.687 |   17.762 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.193 | 0.903 |   1.590 |   18.665 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX5M    | 0.985 | 0.736 |   2.326 |   19.401 | 
     | ALU/\ALU_OUT_reg[0]       | RN ^       | SDFFRQX2M | 0.985 | 0.022 |   2.348 |   19.423 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -17.075 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -17.075 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -17.075 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.444
= Slack Time                   18.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.834 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.444 |   0.444 |   19.278 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.444 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.834 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.834 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.443
= Slack Time                   18.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.836 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.443 |   0.443 |   19.278 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.443 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.835 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.442
= Slack Time                   18.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.836 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.442 |   0.442 |   19.278 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.442 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.836 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.442
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.837 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.442 |   0.442 |   19.278 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.442 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.837 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.441
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.837 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.095 | 0.441 |   0.441 |   19.278 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.095 | 0.000 |   0.441 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.837 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.440
= Slack Time                   18.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.839 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.439 |   0.439 |   19.279 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.440 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.839 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.439
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.840 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.438 |   0.438 |   19.279 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.439 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.840 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.840 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.438
= Slack Time                   18.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.438 |   0.438 |   19.279 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.438 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.841 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.841 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.841 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.438
= Slack Time                   18.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.437 |   0.437 |   19.279 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.438 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.842 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.437
= Slack Time                   18.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.437 |   0.437 |   19.279 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.437 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.842 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.435
= Slack Time                   18.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.844 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.844 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.435 |   0.435 |   19.280 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.435 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.844 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.844 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.844 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.433
= Slack Time                   18.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.847 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.847 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.433 |   0.433 |   19.280 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.433 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.847 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.847 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.847 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.432
= Slack Time                   18.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.848 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.848 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.432 |   0.432 |   19.280 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.432 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.848 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.848 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.848 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.431
= Slack Time                   18.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.849 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.849 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.431 |   0.431 |   19.280 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.431 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.849 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.849 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.849 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.281
- Arrival Time                  0.430
= Slack Time                   18.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.851 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.851 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.084 | 0.430 |   0.430 |   19.281 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.084 | 0.000 |   0.430 |   19.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.851 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.851 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.851 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.518
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.281
- Arrival Time                  0.425
= Slack Time                   18.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.856 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.856 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.080 | 0.425 |   0.425 |   19.281 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.080 | 0.000 |   0.425 |   19.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.856 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.856 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Reg_file/\REG_reg[7][5] /CK 
Endpoint:   Reg_file/\REG_reg[7][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[7][5] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[7][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Reg_file/\REG_reg[4][4] /CK 
Endpoint:   Reg_file/\REG_reg[4][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[4][4] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[4][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Reg_file/\REG_reg[6][7] /CK 
Endpoint:   Reg_file/\REG_reg[6][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[6][7] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Reg_file/\REG_reg[5][5] /CK 
Endpoint:   Reg_file/\REG_reg[5][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[5][5] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[5][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\REG_reg[5][6] /CK 
Endpoint:   Reg_file/\REG_reg[5][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[5][6] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[5][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\REG_reg[5][7] /CK 
Endpoint:   Reg_file/\REG_reg[5][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.448
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.189 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.008 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[5][7] | SE ^       | SDFFRQX2M | 0.737 | 0.015 |  22.448 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[5][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\REG_reg[6][5] /CK 
Endpoint:   Reg_file/\REG_reg[6][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.447
= Slack Time                   76.747
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.767 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.190 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.009 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.612 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.180 | 
     | Reg_file/\REG_reg[6][5] | SE ^       | SDFFRQX2M | 0.737 | 0.014 |  22.447 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.747 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.747 | 
     | Reg_file/\REG_reg[6][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\REG_reg[6][4] /CK 
Endpoint:   Reg_file/\REG_reg[6][4] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.447
= Slack Time                   76.748
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.768 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.190 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.009 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.613 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.181 | 
     | Reg_file/\REG_reg[6][4] | SE ^       | SDFFRQX2M | 0.737 | 0.014 |  22.447 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.748 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.748 | 
     | Reg_file/\REG_reg[6][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.748 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\REG_reg[4][5] /CK 
Endpoint:   Reg_file/\REG_reg[4][5] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.447
= Slack Time                   76.748
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.768 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.190 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.009 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.613 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.181 | 
     | Reg_file/\REG_reg[4][5] | SE ^       | SDFFRQX2M | 0.737 | 0.014 |  22.447 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.748 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.748 | 
     | Reg_file/\REG_reg[4][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.748 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\REG_reg[6][6] /CK 
Endpoint:   Reg_file/\REG_reg[6][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.447
= Slack Time                   76.748
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.768 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.191 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.613 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.181 | 
     | Reg_file/\REG_reg[6][6] | SE ^       | SDFFRQX2M | 0.737 | 0.014 |  22.447 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.748 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.748 | 
     | Reg_file/\REG_reg[6][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.748 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Reg_file/\REG_reg[4][6] /CK 
Endpoint:   Reg_file/\REG_reg[4][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.768 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.191 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.613 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[4][6] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[4][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Reg_file/\REG_reg[4][7] /CK 
Endpoint:   Reg_file/\REG_reg[4][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.614 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[4][7] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[4][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Reg_file/\REG_reg[10][3] /CK 
Endpoint:   Reg_file/\REG_reg[10][3] /SE (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SE                           (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE               | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE               | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE     | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.614 | 
     | Reg_file/FE_OFC13_SE     | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[10][3] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[10][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Reg_file/\REG_reg[7][6] /CK 
Endpoint:   Reg_file/\REG_reg[7][6] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.614 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[7][6] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[7][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Reg_file/\REG_reg[7][7] /CK 
Endpoint:   Reg_file/\REG_reg[7][7] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.614 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[7][7] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[7][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Reg_file/\REG_reg[8][2] /CK 
Endpoint:   Reg_file/\REG_reg[8][2] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.446
= Slack Time                   76.749
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.010 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.614 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.182 | 
     | Reg_file/\REG_reg[8][2] | SE ^       | SDFFRQX2M | 0.737 | 0.013 |  22.446 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.749 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.749 | 
     | Reg_file/\REG_reg[8][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Reg_file/\REG_reg[8][3] /CK 
Endpoint:   Reg_file/\REG_reg[8][3] /SE (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.605
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.195
- Arrival Time                 22.445
= Slack Time                   76.750
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time           20.020
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.065 |       |  20.020 |   96.769 | 
     | FE_OFC6_SE              | A ^ -> Y v | CLKINVX1M | 0.698 | 0.422 |  20.442 |   97.192 | 
     | FE_OFC7_SE              | A v -> Y ^ | INVX4M    | 1.135 | 0.819 |  21.261 |   98.011 | 
     | Reg_file/FE_OFC11_SE    | A ^ -> Y ^ | BUFX4M    | 0.780 | 0.604 |  21.865 |   98.615 | 
     | Reg_file/FE_OFC13_SE    | A ^ -> Y ^ | BUFX4M    | 0.737 | 0.568 |  22.433 |   99.183 | 
     | Reg_file/\REG_reg[8][3] | SE ^       | SDFFRQX2M | 0.737 | 0.012 |  22.445 |   99.195 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.000 |       |   0.000 |  -76.750 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -76.750 | 
     | Reg_file/\REG_reg[8][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -76.750 | 
     +---------------------------------------------------------------------------------------+ 

