Source Block: verilog-ethernet/rtl/eth_mac_1g_rx.v@65:75@HdlIdDef

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;
reg [7:0] gmii_rxd_d3 = 0;
reg [7:0] gmii_rxd_d4 = 0;


Diff Content:
- 70 reg [7:0] gmii_rxd_d0 = 0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_1g_rx.v@63:73

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;
reg [7:0] gmii_rxd_d3 = 0;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_1g_rx.v@68:78
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;
reg [7:0] gmii_rxd_d3 = 0;
reg [7:0] gmii_rxd_d4 = 0;

reg gmii_rx_dv_d0 = 0;
reg gmii_rx_dv_d1 = 0;
reg gmii_rx_dv_d2 = 0;

Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_1g_rx.v@66:76
// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;
reg [7:0] gmii_rxd_d3 = 0;
reg [7:0] gmii_rxd_d4 = 0;

reg gmii_rx_dv_d0 = 0;

Clone Blocks 4:
verilog-ethernet/rtl/eth_mac_1g_rx.v@67:77
reg reset_crc;
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;
reg [7:0] gmii_rxd_d3 = 0;
reg [7:0] gmii_rxd_d4 = 0;

reg gmii_rx_dv_d0 = 0;
reg gmii_rx_dv_d1 = 0;

Clone Blocks 5:
verilog-ethernet/rtl/eth_mac_1g_rx.v@62:72
    STATE_WAIT_LAST = 3'd2;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;

reg [7:0] gmii_rxd_d0 = 0;
reg [7:0] gmii_rxd_d1 = 0;
reg [7:0] gmii_rxd_d2 = 0;

