
*** Running vivado
    with args -log motorcc_cl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source motorcc_cl.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source motorcc_cl.tcl -notrace
Command: synth_design -top motorcc_cl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60833 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.855 ; gain = 204.688 ; free physical = 3393 ; free virtual = 48728
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'motorcc_cl' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/motorcc_cl.vhd:29]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/clkdiv.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/clkdiv.vhd:13]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/debouncer.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/debouncer.vhd:25]
INFO: [Synth 8-638] synthesizing module 'quad_decoder' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'quad_decoder' (3#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd:25]
INFO: [Synth 8-638] synthesizing module 'up_down_counter' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/up_down_counter.vhd:33]
	Parameter N bound to: 13 - type: integer 
	Parameter M bound to: 5760 - type: integer 
	Parameter M_n bound to: -5760 - type: integer 
INFO: [Synth 8-638] synthesizing module 'disp_mux' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/disp_mux.vhd:29]
INFO: [Synth 8-638] synthesizing module 'bin2sseg' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/bin2sseg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'bin2sseg' (4#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/bin2sseg.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'disp_mux' (5#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/disp_mux.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element r_reg_reg was removed.  [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/up_down_counter.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'up_down_counter' (6#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/up_down_counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'pwmg' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/pwmg.vhd:19]
	Parameter N bound to: 7 - type: integer 
	Parameter period bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwmg' (7#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/pwmg.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'motorcc_cl' (8#1) [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/motorcc_cl.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2094.605 ; gain = 265.438 ; free physical = 3481 ; free virtual = 48756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.574 ; gain = 268.406 ; free physical = 3474 ; free virtual = 48753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.574 ; gain = 268.406 ; free physical = 3474 ; free virtual = 48753
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.574 ; gain = 0.000 ; free physical = 3467 ; free virtual = 48747
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/motorcc_cl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/motorcc_cl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.355 ; gain = 0.000 ; free physical = 3381 ; free virtual = 48667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.355 ; gain = 0.000 ; free physical = 3381 ; free virtual = 48667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3423 ; free virtual = 48719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3423 ; free virtual = 48719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3423 ; free virtual = 48719
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'quad_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'up_reg' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd:48]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s3 |                               01 |                               11
                      s2 |                               10 |                               10
                      s1 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'quad_decoder'
WARNING: [Synth 8-327] inferring latch for variable 'down_reg' [/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.srcs/sources_1/new/quadrature_decoder.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3414 ; free virtual = 48711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module quad_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module disp_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module up_down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 10    
Module pwmg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3404 ; free virtual = 48697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3365 ; free virtual = 48625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3355 ; free virtual = 48622
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     7|
|4     |LUT2   |    10|
|5     |LUT3   |     5|
|6     |LUT4   |    34|
|7     |LUT5   |    10|
|8     |LUT6   |    23|
|9     |FDCE   |    65|
|10    |LD     |     2|
|11    |IBUF   |    17|
|12    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   209|
|2     |  clock_divider      |clkdiv          |    15|
|3     |  debounce_A         |debouncer       |     6|
|4     |  debounce_B         |debouncer_0     |     6|
|5     |  pwm_generator      |pwmg            |    29|
|6     |  quadrature_decoder |quad_decoder    |    10|
|7     |  up_down_ctr        |up_down_counter |    99|
|8     |    mux_disp         |disp_mux        |    40|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3356 ; free virtual = 48609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2263.355 ; gain = 268.406 ; free physical = 3405 ; free virtual = 48663
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 2263.355 ; gain = 434.188 ; free physical = 3405 ; free virtual = 48663
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.355 ; gain = 0.000 ; free physical = 3474 ; free virtual = 48733
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.355 ; gain = 0.000 ; free physical = 3423 ; free virtual = 48679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 2263.355 ; gain = 684.195 ; free physical = 3556 ; free virtual = 48813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2263.355 ; gain = 0.000 ; free physical = 3556 ; free virtual = 48813
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/fnavarro/TD4_2020_Practicos/Trabajo_Practico_1/TP1/TP1.runs/synth_1/motorcc_cl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file motorcc_cl_utilization_synth.rpt -pb motorcc_cl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 15 19:31:45 2020...
