============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  11:40:10 pm
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6613 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) u_counter/out_index_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1337                  
             Slack:=    6613                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_258_1 

#----------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                           (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  u_counter/out_index_reg[8]/CK -       -     R     (arrival)           15     0     0       0 
  u_counter/out_index_reg[8]/Q  -       CK->Q R     DFFRPQ_X1M_A9TL      3   152   348     348 
  u_counter/g423__5526/Y        -       A->Y  R     AND4_X0P5M_A9TL      1   122   191     539 
  u_counter/g421__4319/Y        -       D->Y  R     AND4_X0P5M_A9TL      1   121   207     745 
  u_counter/g420__6260/Y        -       A->Y  F     NAND3_X1A_A9TL       3   223   169     914 
  u_counter/g386/Y              -       A->Y  R     INV_X1M_A9TL         1   102   115    1029 
  u_fm/g90062__1881/Y           -       A->Y  R     OR2_X0P5M_A9TL       2   214   202    1231 
  u_fm/g90061/Y                 -       A->Y  F     INV_X1M_A9TL         1    95   106    1337 
  out_wait                      -       -     F     (port)               -     -     0    1337 
#----------------------------------------------------------------------------------------------

