GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1a59f2de6ffc29df983f1ea1c1c9d604  /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-1024-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x56454d2104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x56454d2104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x56454d210491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x56454d210463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x56454d21043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x56454d21040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x56454d2103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x56454d21039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x56454d21036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x56454d21033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x56454d21030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x56454d2102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x56454d2102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x56454d210295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.0 MB (=0.0 GB)
Total size: 0.0 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787a0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d2104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1576
gpu_sim_insn = 21504
gpu_ipc =      13.6447
gpu_tot_sim_cycle = 1576
gpu_tot_sim_insn = 21504
gpu_tot_ipc =      13.6447
gpu_tot_issued_cta = 1
gpu_occupancy = 40.7759% 
gpu_tot_occupancy = 40.7759% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1244
partiton_level_parallism_total  =       0.1244
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      11.7879 GB/Sec
L2_BW_total  =      11.7879 GB/Sec
gpu_total_sim_rate=21504

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 352
	L1I_total_cache_misses = 78
	L1I_total_cache_miss_rate = 0.2216
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192
	L1C_total_cache_misses = 64
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 190
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 64
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 190
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 63
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 78
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 75
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 352

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 190
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 21504
gpgpu_n_tot_w_icount = 672
gpgpu_n_stall_shd_mem = 685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 190
gpgpu_stall_shd_mem[c_mem][resource_stall] = 190
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1162	W0_Idle:1220	W0_Scoreboard:96	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:672
single_issue_nums: WS0:336	WS1:336	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26112 {136:192,}
traffic_breakdown_coretomem[INST_ACC_R] = 24 {8:3,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1536 {8:192,}
traffic_breakdown_memtocore[INST_ACC_R] = 408 {136:3,}
maxmflatency = 294 
max_icnt2mem_latency = 12 
maxmrqlatency = 52 
max_icnt2sh_latency = 8 
averagemflatency = 255 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 4 
mrq_lat_table:133 	8 	73 	91 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6 	190 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	192 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       916       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       975       971         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       941       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       947       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 388/20 = 19.400000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 784
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         33        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         31        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         30        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         31        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         31        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         31        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        258       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        269       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        287       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        266       274         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        293       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2496 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1454
n_activity=678 dram_eff=0.5782
bk0: 52a 2201i bk1: 48a 2173i bk2: 0a 2695i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.772425
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.436667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.145401 
total_CMD = 2696 
util_bw = 392 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 2088 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 13 
WTRc_limit = 216 
RTWc_limit = 150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 2696 
n_nop = 2496 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.072700 
Either_Row_CoL_Bus_Util = 0.074184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.301187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.301187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2496 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1454
n_activity=666 dram_eff=0.5886
bk0: 48a 2268i bk1: 52a 2142i bk2: 0a 2692i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780656
Bank_Level_Parallism_Col = 1.780702
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.401754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.145401 
total_CMD = 2696 
util_bw = 392 
Wasted_Col = 187 
Wasted_Row = 7 
Idle = 2110 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2696 
n_nop = 2496 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.001484 
CoL_Bus_Util = 0.072700 
Either_Row_CoL_Bus_Util = 0.074184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.189540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.18954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2488 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1484
n_activity=714 dram_eff=0.5602
bk0: 52a 2249i bk1: 52a 2146i bk2: 0a 2692i bk3: 0a 2695i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.699675
Bank_Level_Parallism_Col = 1.622150
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.423453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.148368 
total_CMD = 2696 
util_bw = 400 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 2072 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 216 
RTWc_limit = 113 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 113 

Commands details: 
total_CMD = 2696 
n_nop = 2488 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.002967 
CoL_Bus_Util = 0.074184 
Either_Row_CoL_Bus_Util = 0.077151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.232938
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1424
n_activity=620 dram_eff=0.6194
bk0: 48a 2331i bk1: 48a 2194i bk2: 0a 2694i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.736243
Bank_Level_Parallism_Col = 1.735741
Bank_Level_Parallism_Ready = 1.445596
write_to_read_ratio_blp_rw_average = 0.379278
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.142433 
total_CMD = 2696 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 2160 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 66 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 2696 
n_nop = 2502 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.071217 
Either_Row_CoL_Bus_Util = 0.071958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.151706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.151706
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1424
n_activity=619 dram_eff=0.6204
bk0: 48a 2262i bk1: 48a 2168i bk2: 0a 2694i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.826401
Bank_Level_Parallism_Col = 1.824275
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.416667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.142433 
total_CMD = 2696 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 2137 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 2696 
n_nop = 2502 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.071217 
Either_Row_CoL_Bus_Util = 0.071958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.270401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.270401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1424
n_activity=619 dram_eff=0.6204
bk0: 48a 2284i bk1: 48a 2178i bk2: 0a 2694i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.804428
Bank_Level_Parallism_Col = 1.804067
Bank_Level_Parallism_Ready = 1.468750
write_to_read_ratio_blp_rw_average = 0.409427
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.142433 
total_CMD = 2696 
util_bw = 384 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 2147 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 2696 
n_nop = 2502 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.071217 
Either_Row_CoL_Bus_Util = 0.071958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.205861
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc0005e00, atomic=0 1 entries : 0x7ff3cc266650 :  mf: uid=  1116, sid00:w30, part=6, addr=0xc0005e00, load , size=128, unknown  status = IN_PARTITION_DRAM (1570), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc0005e80, atomic=0 1 entries : 0x7ff3cc2aa830 :  mf: uid=  1115, sid00:w30, part=6, addr=0xc0005e80, load , size=128, unknown  status = IN_PARTITION_DRAM (1575), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2502 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.1424
n_activity=610 dram_eff=0.6295
bk0: 48a 2252i bk1: 48a 2158i bk2: 0a 2694i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.823009
Bank_Level_Parallism_Col = 1.822695
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.428191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.142433 
total_CMD = 2696 
util_bw = 384 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 2126 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 2696 
n_nop = 2502 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.071217 
Either_Row_CoL_Bus_Util = 0.071958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.362389 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.362389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc0005f00, atomic=0 1 entries : 0x7ff3cc29be80 :  mf: uid=  1118, sid00:w31, part=7, addr=0xc0005f00, load , size=128, unknown  status = IN_PARTITION_DRAM (1575), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc0005f80, atomic=0 1 entries : 0x7ff3cc2aa0c0 :  mf: uid=  1117, sid00:w31, part=7, addr=0xc0005f80, load , size=128, unknown  status = IN_PARTITION_DRAM (1575), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2696 n_nop=2508 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=90 n_write=96 n_wr_bk=0 bw_util=0.138
n_activity=597 dram_eff=0.6231
bk0: 46a 2248i bk1: 44a 2166i bk2: 0a 2694i bk3: 0a 2696i bk4: 0a 2696i bk5: 0a 2696i bk6: 0a 2696i bk7: 0a 2696i bk8: 0a 2696i bk9: 0a 2696i bk10: 0a 2696i bk11: 0a 2696i bk12: 0a 2696i bk13: 0a 2696i bk14: 0a 2696i bk15: 0a 2697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.851718
Bank_Level_Parallism_Col = 1.849638
Bank_Level_Parallism_Ready = 1.489247
write_to_read_ratio_blp_rw_average = 0.442029
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.137982 
total_CMD = 2696 
util_bw = 372 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 2139 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 2696 
n_nop = 2508 
Read = 0 
Write = 96 
L2_Alloc = 90 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 186 
Row_Bus_Util =  0.000742 
CoL_Bus_Util = 0.068991 
Either_Row_CoL_Bus_Util = 0.069733 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.367953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.367953

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 13, Miss = 13, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 12, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 196
L2_total_cache_misses = 196
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=210
icnt_total_pkts_simt_to_mem=964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.744898
	minimum = 6.000000
	maximum = 21.000000
Network latency average = 10.584184
	minimum = 6.000000
	maximum = 16.000000
Slowest packet = 7
Flit latency average = 9.711244
	minimum = 6.000000
	maximum = 13.000000
Slowest flit = 509
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.002700
	minimum = 0.000000 (at node 1)
	maximum = 0.067493 (at node 0)
Accepted packet rate average = 0.002700
	minimum = 0.000000 (at node 1)
	maximum = 0.067493 (at node 0)
Injected flit rate average = 0.008085
	minimum = 0.000000 (at node 1)
	maximum = 0.331956 (at node 0)
Accepted flit rate average= 0.008085
	minimum = 0.000000 (at node 1)
	maximum = 0.072314 (at node 0)
Injected packet length average = 2.994898
Accepted packet length average = 2.994898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.744898 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 21.000000 (1 samples)
Network latency average = 10.584184 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 16.000000 (1 samples)
Flit latency average = 9.711244 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 13.000000 (1 samples)
Fragmentation average = 0.000000 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.000000 (1 samples)
Injected packet rate average = 0.002700 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.067493 (1 samples)
Accepted packet rate average = 0.002700 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.067493 (1 samples)
Injected flit rate average = 0.008085 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.331956 (1 samples)
Accepted flit rate average = 0.008085 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.072314 (1 samples)
Injected packet size average = 2.994898 (1 samples)
Accepted packet size average = 2.994898 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 21504 (inst/sec)
gpgpu_simulation_rate = 1576 (cycle/sec)
gpgpu_silicon_slowdown = 1019670x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d2103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1201
gpu_sim_insn = 14336
gpu_ipc =      11.9367
gpu_tot_sim_cycle = 2777
gpu_tot_sim_insn = 35840
gpu_tot_ipc =      12.9060
gpu_tot_issued_cta = 2
gpu_occupancy = 46.3524% 
gpu_tot_occupancy = 43.1871% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1091
partiton_level_parallism_total  =       0.1178
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      10.3386 GB/Sec
L2_BW_total  =      11.1611 GB/Sec
gpu_total_sim_rate=35840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 576
	L1I_total_cache_misses = 142
	L1I_total_cache_miss_rate = 0.2465
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 256
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 190
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 190
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 126
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 142
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 137
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 190
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 35840
gpgpu_n_tot_w_icount = 1120
gpgpu_n_stall_shd_mem = 757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 64
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 190
gpgpu_stall_shd_mem[c_mem][resource_stall] = 190
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1254	W0_Idle:2392	W0_Scoreboard:848	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1120
single_issue_nums: WS0:496	WS1:496	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 512 {8:64,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34816 {136:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 40 {8:5,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8704 {136:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 680 {136:5,}
maxmflatency = 294 
max_icnt2mem_latency = 12 
maxmrqlatency = 52 
max_icnt2sh_latency = 156 
averagemflatency = 241 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 27 
mrq_lat_table:135 	8 	73 	91 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	79 	248 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	232 	10 	16 	25 	30 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       916       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       975       971         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       941       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       947       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 390/22 = 17.727272
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 792
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         49        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         45        44    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         44        44    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         45        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         46        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         44        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         46        47    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         47        47    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        280       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        258       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        269       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        287       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        270       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        293       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4550 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08253
n_activity=678 dram_eff=0.5782
bk0: 52a 4255i bk1: 48a 4227i bk2: 0a 4749i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.772425
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.436667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.082526 
total_CMD = 4750 
util_bw = 392 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 4142 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 13 
WTRc_limit = 216 
RTWc_limit = 150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 4750 
n_nop = 4550 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000842 
CoL_Bus_Util = 0.041263 
Either_Row_CoL_Bus_Util = 0.042105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.170947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.170947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4550 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08253
n_activity=666 dram_eff=0.5886
bk0: 48a 4322i bk1: 52a 4196i bk2: 0a 4746i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780656
Bank_Level_Parallism_Col = 1.780702
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.401754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.082526 
total_CMD = 4750 
util_bw = 392 
Wasted_Col = 187 
Wasted_Row = 7 
Idle = 4164 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4750 
n_nop = 4550 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000842 
CoL_Bus_Util = 0.041263 
Either_Row_CoL_Bus_Util = 0.042105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.107579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.107579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4542 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08421
n_activity=714 dram_eff=0.5602
bk0: 52a 4303i bk1: 52a 4200i bk2: 0a 4746i bk3: 0a 4749i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.699675
Bank_Level_Parallism_Col = 1.622150
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.423453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.084211 
total_CMD = 4750 
util_bw = 400 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 4126 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 216 
RTWc_limit = 113 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 113 

Commands details: 
total_CMD = 4750 
n_nop = 4542 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.001684 
CoL_Bus_Util = 0.042105 
Either_Row_CoL_Bus_Util = 0.043789 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.132211
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4556 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08084
n_activity=620 dram_eff=0.6194
bk0: 48a 4385i bk1: 48a 4248i bk2: 0a 4748i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.736243
Bank_Level_Parallism_Col = 1.735741
Bank_Level_Parallism_Ready = 1.445596
write_to_read_ratio_blp_rw_average = 0.379278
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080842 
total_CMD = 4750 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 4214 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 66 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 4750 
n_nop = 4556 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040421 
Either_Row_CoL_Bus_Util = 0.040842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0861053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4556 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08084
n_activity=619 dram_eff=0.6204
bk0: 48a 4316i bk1: 48a 4222i bk2: 0a 4748i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.826401
Bank_Level_Parallism_Col = 1.824275
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.416667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080842 
total_CMD = 4750 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 4191 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 4750 
n_nop = 4556 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040421 
Either_Row_CoL_Bus_Util = 0.040842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.153474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4544 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08421
n_activity=723 dram_eff=0.5533
bk0: 52a 4308i bk1: 52a 4201i bk2: 0a 4748i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.721854
Bank_Level_Parallism_Col = 1.753899
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.383882
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.084211 
total_CMD = 4750 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 4137 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 4750 
n_nop = 4544 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.001263 
CoL_Bus_Util = 0.042105 
Either_Row_CoL_Bus_Util = 0.043368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.116842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.116842
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4556 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08084
n_activity=620 dram_eff=0.6194
bk0: 48a 4306i bk1: 48a 4212i bk2: 0a 4748i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.823009
Bank_Level_Parallism_Col = 1.822695
Bank_Level_Parallism_Ready = 1.461140
write_to_read_ratio_blp_rw_average = 0.428191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080842 
total_CMD = 4750 
util_bw = 384 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 4180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 4750 
n_nop = 4556 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040421 
Either_Row_CoL_Bus_Util = 0.040842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.205684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4750 n_nop=4556 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.08084
n_activity=619 dram_eff=0.6204
bk0: 48a 4300i bk1: 48a 4210i bk2: 0a 4748i bk3: 0a 4750i bk4: 0a 4750i bk5: 0a 4750i bk6: 0a 4750i bk7: 0a 4750i bk8: 0a 4750i bk9: 0a 4750i bk10: 0a 4750i bk11: 0a 4750i bk12: 0a 4750i bk13: 0a 4750i bk14: 0a 4750i bk15: 0a 4751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.840425
Bank_Level_Parallism_Col = 1.838366
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.433393
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.080842 
total_CMD = 4750 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 4181 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 4750 
n_nop = 4556 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.040421 
Either_Row_CoL_Bus_Util = 0.040842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.208842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20, Miss = 12, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 327
L2_total_cache_misses = 198
L2_total_cache_miss_rate = 0.6055
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=607
icnt_total_pkts_simt_to_mem=1351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.667939
	minimum = 6.000000
	maximum = 286.000000
Network latency average = 43.427481
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 511
Flit latency average = 48.992347
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 1499
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.002369
	minimum = 0.000000 (at node 0)
	maximum = 0.059222 (at node 1)
Accepted packet rate average = 0.002369
	minimum = 0.000000 (at node 0)
	maximum = 0.059222 (at node 1)
Injected flit rate average = 0.007089
	minimum = 0.000000 (at node 0)
	maximum = 0.174955 (at node 1)
Accepted flit rate average= 0.007089
	minimum = 0.000000 (at node 0)
	maximum = 0.179476 (at node 1)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.706418 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 153.500000 (2 samples)
Network latency average = 27.005832 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 105.500000 (2 samples)
Flit latency average = 29.351795 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 102.000000 (2 samples)
Fragmentation average = 0.000000 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.000000 (2 samples)
Injected packet rate average = 0.002534 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.063358 (2 samples)
Accepted packet rate average = 0.002534 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.063358 (2 samples)
Injected flit rate average = 0.007587 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.253455 (2 samples)
Accepted flit rate average = 0.007587 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.125895 (2 samples)
Injected packet size average = 2.993715 (2 samples)
Accepted packet size average = 2.993715 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 35840 (inst/sec)
gpgpu_simulation_rate = 2777 (cycle/sec)
gpgpu_silicon_slowdown = 578682x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d21043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1239
gpu_sim_insn = 15360
gpu_ipc =      12.3971
gpu_tot_sim_cycle = 4016
gpu_tot_sim_insn = 51200
gpu_tot_ipc =      12.7490
gpu_tot_issued_cta = 3
gpu_occupancy = 46.2106% 
gpu_tot_occupancy = 44.1198% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1057
partiton_level_parallism_total  =       0.1140
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      10.0216 GB/Sec
L2_BW_total  =      10.8095 GB/Sec
gpu_total_sim_rate=51200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 832
	L1I_total_cache_misses = 206
	L1I_total_cache_miss_rate = 0.2476
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 320
	L1C_total_cache_misses = 192
	L1C_total_cache_miss_rate = 0.6000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 190
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 190
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 189
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 206
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 199
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 832

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 190
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 51200
gpgpu_n_tot_w_icount = 1600
gpgpu_n_stall_shd_mem = 830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128
gpgpu_n_mem_write_global = 320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 2048
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 190
gpgpu_stall_shd_mem[c_mem][resource_stall] = 190
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 224
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1346	W0_Idle:3607	W0_Scoreboard:1537	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1600
single_issue_nums: WS0:736	WS1:736	
dual_issue_nums: WS0:32	WS1:32	
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1024 {8:128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43520 {136:320,}
traffic_breakdown_coretomem[INST_ACC_R] = 56 {8:7,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17408 {136:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2560 {8:320,}
traffic_breakdown_memtocore[INST_ACC_R] = 952 {136:7,}
maxmflatency = 294 
max_icnt2mem_latency = 12 
maxmrqlatency = 52 
max_icnt2sh_latency = 156 
averagemflatency = 218 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 33 
mrq_lat_table:137 	8 	73 	91 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	355 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	281 	17 	30 	46 	59 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       916       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       975       971         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       941       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       947       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 392/24 = 16.333334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 800
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         65        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         59        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         60        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         60        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         58        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         59        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         62        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        280       284         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        258       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       282         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        269       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        287       287         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        271       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        294       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        293       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6669 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05707
n_activity=678 dram_eff=0.5782
bk0: 52a 6374i bk1: 48a 6346i bk2: 0a 6868i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.772425
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.436667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057068 
total_CMD = 6869 
util_bw = 392 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 6261 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 13 
WTRc_limit = 216 
RTWc_limit = 150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 6869 
n_nop = 6669 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000582 
CoL_Bus_Util = 0.028534 
Either_Row_CoL_Bus_Util = 0.029116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.118212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6669 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05707
n_activity=666 dram_eff=0.5886
bk0: 48a 6441i bk1: 52a 6315i bk2: 0a 6865i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780656
Bank_Level_Parallism_Col = 1.780702
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.401754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.057068 
total_CMD = 6869 
util_bw = 392 
Wasted_Col = 187 
Wasted_Row = 7 
Idle = 6283 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 6869 
n_nop = 6669 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000582 
CoL_Bus_Util = 0.028534 
Either_Row_CoL_Bus_Util = 0.029116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0743922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6661 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05823
n_activity=714 dram_eff=0.5602
bk0: 52a 6422i bk1: 52a 6319i bk2: 0a 6865i bk3: 0a 6868i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.699675
Bank_Level_Parallism_Col = 1.622150
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.423453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058233 
total_CMD = 6869 
util_bw = 400 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 6245 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 216 
RTWc_limit = 113 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 113 

Commands details: 
total_CMD = 6869 
n_nop = 6661 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.001165 
CoL_Bus_Util = 0.029116 
Either_Row_CoL_Bus_Util = 0.030281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0914252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6675 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0559
n_activity=620 dram_eff=0.6194
bk0: 48a 6504i bk1: 48a 6367i bk2: 0a 6867i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.736243
Bank_Level_Parallism_Col = 1.735741
Bank_Level_Parallism_Ready = 1.445596
write_to_read_ratio_blp_rw_average = 0.379278
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055903 
total_CMD = 6869 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 6333 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 66 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 6869 
n_nop = 6675 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.027952 
Either_Row_CoL_Bus_Util = 0.028243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0595429
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6675 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0559
n_activity=619 dram_eff=0.6204
bk0: 48a 6435i bk1: 48a 6341i bk2: 0a 6867i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.826401
Bank_Level_Parallism_Col = 1.824275
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.416667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055903 
total_CMD = 6869 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 6310 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 6869 
n_nop = 6675 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.027952 
Either_Row_CoL_Bus_Util = 0.028243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.106129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.106129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6663 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05823
n_activity=723 dram_eff=0.5533
bk0: 52a 6427i bk1: 52a 6320i bk2: 0a 6867i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.721854
Bank_Level_Parallism_Col = 1.753899
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.383882
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058233 
total_CMD = 6869 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 6256 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 6869 
n_nop = 6663 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.029116 
Either_Row_CoL_Bus_Util = 0.029990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0807978
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6663 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.05823
n_activity=724 dram_eff=0.5525
bk0: 52a 6395i bk1: 52a 6300i bk2: 0a 6867i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.741627
Bank_Level_Parallism_Col = 1.773333
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.402500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.058233 
total_CMD = 6869 
util_bw = 400 
Wasted_Col = 210 
Wasted_Row = 24 
Idle = 6235 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 6869 
n_nop = 6663 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000873 
CoL_Bus_Util = 0.029116 
Either_Row_CoL_Bus_Util = 0.029990 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.142233
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6869 n_nop=6675 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.0559
n_activity=619 dram_eff=0.6204
bk0: 48a 6419i bk1: 48a 6329i bk2: 0a 6867i bk3: 0a 6869i bk4: 0a 6869i bk5: 0a 6869i bk6: 0a 6869i bk7: 0a 6869i bk8: 0a 6869i bk9: 0a 6869i bk10: 0a 6869i bk11: 0a 6869i bk12: 0a 6869i bk13: 0a 6869i bk14: 0a 6869i bk15: 0a 6870i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.840425
Bank_Level_Parallism_Col = 1.838366
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.433393
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.055903 
total_CMD = 6869 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 6300 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 6869 
n_nop = 6675 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.027952 
Either_Row_CoL_Bus_Util = 0.028243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.144417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.144417

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 13, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28, Miss = 12, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 458
L2_total_cache_misses = 200
L2_total_cache_miss_rate = 0.4367
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1004
icnt_total_pkts_simt_to_mem=1738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.675573
	minimum = 6.000000
	maximum = 286.000000
Network latency average = 41.374046
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 769
Flit latency average = 48.818878
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 2263
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.002296
	minimum = 0.000000 (at node 0)
	maximum = 0.057406 (at node 2)
Accepted packet rate average = 0.002296
	minimum = 0.000000 (at node 0)
	maximum = 0.057406 (at node 2)
Injected flit rate average = 0.006871
	minimum = 0.000000 (at node 0)
	maximum = 0.169588 (at node 2)
Accepted flit rate average= 0.006871
	minimum = 0.000000 (at node 0)
	maximum = 0.173970 (at node 2)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.696136 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 197.666667 (3 samples)
Network latency average = 31.795237 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 135.333333 (3 samples)
Flit latency average = 35.840823 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 131.666667 (3 samples)
Fragmentation average = 0.000000 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.000000 (3 samples)
Injected packet rate average = 0.002455 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.061374 (3 samples)
Accepted packet rate average = 0.002455 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.061374 (3 samples)
Injected flit rate average = 0.007348 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.225500 (3 samples)
Accepted flit rate average = 0.007348 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.141920 (3 samples)
Injected packet size average = 2.993294 (3 samples)
Accepted packet size average = 2.993294 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 51200 (inst/sec)
gpgpu_simulation_rate = 4016 (cycle/sec)
gpgpu_silicon_slowdown = 400149x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d21040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1177
gpu_sim_insn = 19456
gpu_ipc =      16.5302
gpu_tot_sim_cycle = 5193
gpu_tot_sim_insn = 70656
gpu_tot_ipc =      13.6060
gpu_tot_issued_cta = 4
gpu_occupancy = 45.7447% 
gpu_tot_occupancy = 44.4880% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4380
partiton_level_parallism =       0.1657
partiton_level_parallism_total  =       0.1257
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      15.7034 GB/Sec
L2_BW_total  =      11.9187 GB/Sec
gpu_total_sim_rate=70656

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1152
	L1I_total_cache_misses = 270
	L1I_total_cache_miss_rate = 0.2344
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 416
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.6154
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 258
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 258
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 252
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 270
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 261
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 998
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 4096
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 258
gpgpu_stall_shd_mem[c_mem][resource_stall] = 258
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1642	W0_Idle:4223	W0_Scoreboard:2401	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:1008	WS1:1008	
dual_issue_nums: WS0:48	WS1:48	
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52224 {136:384,}
traffic_breakdown_coretomem[INST_ACC_R] = 72 {8:9,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 34816 {136:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
traffic_breakdown_memtocore[INST_ACC_R] = 1224 {136:9,}
maxmflatency = 471 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 159 
averagemflatency = 221 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 50 
mrq_lat_table:137 	8 	73 	91 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	473 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	207 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	317 	25 	46 	68 	97 	91 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       916       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       975       971         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       941       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       947       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 392/24 = 16.333334
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 800
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:         97        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         91        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         85        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         88        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         90        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         86        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         88        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         91        93    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        466       471         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        431       383         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        384       388         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        436       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        395       399         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        447       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        406       410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8682 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04413
n_activity=678 dram_eff=0.5782
bk0: 52a 8387i bk1: 48a 8359i bk2: 0a 8881i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.772425
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.436667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044134 
total_CMD = 8882 
util_bw = 392 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 8274 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 13 
WTRc_limit = 216 
RTWc_limit = 150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 8882 
n_nop = 8682 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000450 
CoL_Bus_Util = 0.022067 
Either_Row_CoL_Bus_Util = 0.022517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0914209
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8682 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04413
n_activity=666 dram_eff=0.5886
bk0: 48a 8454i bk1: 52a 8328i bk2: 0a 8878i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780656
Bank_Level_Parallism_Col = 1.780702
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.401754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.044134 
total_CMD = 8882 
util_bw = 392 
Wasted_Col = 187 
Wasted_Row = 7 
Idle = 8296 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 8882 
n_nop = 8682 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000450 
CoL_Bus_Util = 0.022067 
Either_Row_CoL_Bus_Util = 0.022517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0575321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8674 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04503
n_activity=714 dram_eff=0.5602
bk0: 52a 8435i bk1: 52a 8332i bk2: 0a 8878i bk3: 0a 8881i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.699675
Bank_Level_Parallism_Col = 1.622150
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.423453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045035 
total_CMD = 8882 
util_bw = 400 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 8258 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 216 
RTWc_limit = 113 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 113 

Commands details: 
total_CMD = 8882 
n_nop = 8674 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.000901 
CoL_Bus_Util = 0.022517 
Either_Row_CoL_Bus_Util = 0.023418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0707048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8688 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04323
n_activity=620 dram_eff=0.6194
bk0: 48a 8517i bk1: 48a 8380i bk2: 0a 8880i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.736243
Bank_Level_Parallism_Col = 1.735741
Bank_Level_Parallism_Ready = 1.445596
write_to_read_ratio_blp_rw_average = 0.379278
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043234 
total_CMD = 8882 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 8346 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 66 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 8882 
n_nop = 8688 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021617 
Either_Row_CoL_Bus_Util = 0.021842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0460482
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8688 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04323
n_activity=619 dram_eff=0.6204
bk0: 48a 8448i bk1: 48a 8354i bk2: 0a 8880i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.826401
Bank_Level_Parallism_Col = 1.824275
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.416667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043234 
total_CMD = 8882 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 8323 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 8882 
n_nop = 8688 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021617 
Either_Row_CoL_Bus_Util = 0.021842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0820761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8676 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04503
n_activity=723 dram_eff=0.5533
bk0: 52a 8440i bk1: 52a 8333i bk2: 0a 8880i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.721854
Bank_Level_Parallism_Col = 1.753899
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.383882
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045035 
total_CMD = 8882 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 8269 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 8882 
n_nop = 8676 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000676 
CoL_Bus_Util = 0.022517 
Either_Row_CoL_Bus_Util = 0.023193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0624859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8676 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04503
n_activity=724 dram_eff=0.5525
bk0: 52a 8408i bk1: 52a 8313i bk2: 0a 8880i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.741627
Bank_Level_Parallism_Col = 1.773333
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.402500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.045035 
total_CMD = 8882 
util_bw = 400 
Wasted_Col = 210 
Wasted_Row = 24 
Idle = 8248 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 8882 
n_nop = 8676 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000676 
CoL_Bus_Util = 0.022517 
Either_Row_CoL_Bus_Util = 0.023193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.109998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.109998
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8882 n_nop=8688 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.04323
n_activity=619 dram_eff=0.6204
bk0: 48a 8432i bk1: 48a 8342i bk2: 0a 8880i bk3: 0a 8882i bk4: 0a 8882i bk5: 0a 8882i bk6: 0a 8882i bk7: 0a 8882i bk8: 0a 8882i bk9: 0a 8882i bk10: 0a 8882i bk11: 0a 8882i bk12: 0a 8882i bk13: 0a 8882i bk14: 0a 8882i bk15: 0a 8883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.840425
Bank_Level_Parallism_Col = 1.838366
Bank_Level_Parallism_Ready = 1.484375
write_to_read_ratio_blp_rw_average = 0.433393
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.043234 
total_CMD = 8882 
util_bw = 384 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 8313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 8882 
n_nop = 8688 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000225 
CoL_Bus_Util = 0.021617 
Either_Row_CoL_Bus_Util = 0.021842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44, Miss = 13, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 13, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 13, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 41, Miss = 13, Miss_rate = 0.317, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 12, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 653
L2_total_cache_misses = 200
L2_total_cache_miss_rate = 0.3063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=1721
icnt_total_pkts_simt_to_mem=2189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 84.953846
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 66.241026
	minimum = 6.000000
	maximum = 208.000000
Slowest packet = 1083
Flit latency average = 75.251712
	minimum = 6.000000
	maximum = 208.000000
Slowest flit = 3710
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.003598
	minimum = 0.000000 (at node 0)
	maximum = 0.089945 (at node 3)
Accepted packet rate average = 0.003598
	minimum = 0.000000 (at node 0)
	maximum = 0.089945 (at node 3)
Injected flit rate average = 0.010775
	minimum = 0.000000 (at node 0)
	maximum = 0.208026 (at node 3)
Accepted flit rate average= 0.010775
	minimum = 0.000000 (at node 0)
	maximum = 0.330720 (at node 3)
Injected packet length average = 2.994872
Accepted packet length average = 2.994872
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 47.260564 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 220.750000 (4 samples)
Network latency average = 40.406684 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 153.500000 (4 samples)
Flit latency average = 45.693545 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 150.750000 (4 samples)
Fragmentation average = 0.000000 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.000000 (4 samples)
Injected packet rate average = 0.002741 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068516 (4 samples)
Accepted packet rate average = 0.002741 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068516 (4 samples)
Injected flit rate average = 0.008205 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.221131 (4 samples)
Accepted flit rate average = 0.008205 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.189120 (4 samples)
Injected packet size average = 2.993812 (4 samples)
Accepted packet size average = 2.993812 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 70656 (inst/sec)
gpgpu_simulation_rate = 5193 (cycle/sec)
gpgpu_silicon_slowdown = 309455x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd7787a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d210463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (1,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1328
gpu_sim_insn = 19456
gpu_ipc =      14.6506
gpu_tot_sim_cycle = 6521
gpu_tot_sim_insn = 90112
gpu_tot_ipc =      13.8187
gpu_tot_issued_cta = 5
gpu_occupancy = 46.1916% 
gpu_tot_occupancy = 44.8349% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 8715
partiton_level_parallism =       0.1468
partiton_level_parallism_total  =       0.1300
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =      13.9178 GB/Sec
L2_BW_total  =      12.3258 GB/Sec
gpu_total_sim_rate=90112

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1472
	L1I_total_cache_misses = 334
	L1I_total_cache_miss_rate = 0.2269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 512
	L1C_total_cache_misses = 320
	L1C_total_cache_miss_rate = 0.6250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 326
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 320
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 326
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 315
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 334
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 323
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1472

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 326
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 90112
gpgpu_n_tot_w_icount = 2816
gpgpu_n_stall_shd_mem = 1170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 384
gpgpu_n_mem_write_global = 448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 5
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 326
gpgpu_stall_shd_mem[c_mem][resource_stall] = 326
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 416
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1934	W0_Idle:5160	W0_Scoreboard:3255	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2816
single_issue_nums: WS0:1274	WS1:1276	
dual_issue_nums: WS0:67	WS1:66	
traffic_breakdown_coretomem[CONST_ACC_R] = 40 {8:5,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3072 {8:384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60928 {136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 88 {8:11,}
traffic_breakdown_memtocore[CONST_ACC_R] = 360 {72:5,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52224 {136:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3584 {8:448,}
traffic_breakdown_memtocore[INST_ACC_R] = 1496 {136:11,}
maxmflatency = 471 
max_icnt2mem_latency = 15 
maxmrqlatency = 52 
max_icnt2sh_latency = 159 
averagemflatency = 217 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 62 
mrq_lat_table:138 	8 	73 	91 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	592 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	279 	569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	353 	34 	56 	95 	135 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       916       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       975       971         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       941       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       947       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.500000  8.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.500000 12.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.500000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 393/25 = 15.720000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 804
min_bank_accesses = 0!
chip skew: 104/96 = 1.08
number of total write accesses:
dram[0]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 768
min_bank_accesses = 0!
chip skew: 96/96 = 1.00
average mf latency per bank:
dram[0]:        129       118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        120       112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        112       114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        118       119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        119       121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        115       116    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        117       118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        118       125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        466       471         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        431       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        425       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        436       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        436       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        447       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        447       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        448       453         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10953 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03515
n_activity=678 dram_eff=0.5782
bk0: 52a 10658i bk1: 48a 10630i bk2: 0a 11152i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.772425
Bank_Level_Parallism_Col = 1.753333
Bank_Level_Parallism_Ready = 1.428571
write_to_read_ratio_blp_rw_average = 0.436667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035147 
total_CMD = 11153 
util_bw = 392 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 10545 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 13 
WTRc_limit = 216 
RTWc_limit = 150 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 150 

Commands details: 
total_CMD = 11153 
n_nop = 10953 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000359 
CoL_Bus_Util = 0.017574 
Either_Row_CoL_Bus_Util = 0.017932 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0728055
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10953 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03515
n_activity=666 dram_eff=0.5886
bk0: 48a 10725i bk1: 52a 10599i bk2: 0a 11149i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.780656
Bank_Level_Parallism_Col = 1.780702
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.401754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035147 
total_CMD = 11153 
util_bw = 392 
Wasted_Col = 187 
Wasted_Row = 7 
Idle = 10567 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 11153 
n_nop = 10953 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000359 
CoL_Bus_Util = 0.017574 
Either_Row_CoL_Bus_Util = 0.017932 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0458173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10945 n_act=5 n_pre=3 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03586
n_activity=714 dram_eff=0.5602
bk0: 52a 10706i bk1: 52a 10603i bk2: 0a 11149i bk3: 0a 11152i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.699675
Bank_Level_Parallism_Col = 1.622150
Bank_Level_Parallism_Ready = 1.375000
write_to_read_ratio_blp_rw_average = 0.423453
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035865 
total_CMD = 11153 
util_bw = 400 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 10529 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 216 
RTWc_limit = 113 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 113 

Commands details: 
total_CMD = 11153 
n_nop = 10945 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 200 
Row_Bus_Util =  0.000717 
CoL_Bus_Util = 0.017932 
Either_Row_CoL_Bus_Util = 0.018650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0563077
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10959 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03443
n_activity=620 dram_eff=0.6194
bk0: 48a 10788i bk1: 48a 10651i bk2: 0a 11151i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.736243
Bank_Level_Parallism_Col = 1.735741
Bank_Level_Parallism_Ready = 1.445596
write_to_read_ratio_blp_rw_average = 0.379278
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034430 
total_CMD = 11153 
util_bw = 384 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 10617 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 66 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 66 

Commands details: 
total_CMD = 11153 
n_nop = 10959 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.017215 
Either_Row_CoL_Bus_Util = 0.017394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0366717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10959 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=0 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03443
n_activity=619 dram_eff=0.6204
bk0: 48a 10719i bk1: 48a 10625i bk2: 0a 11151i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.826401
Bank_Level_Parallism_Col = 1.824275
Bank_Level_Parallism_Ready = 1.447917
write_to_read_ratio_blp_rw_average = 0.416667
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.034430 
total_CMD = 11153 
util_bw = 384 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 10594 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 11153 
n_nop = 10959 
Read = 0 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 192 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.017215 
Either_Row_CoL_Bus_Util = 0.017394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0653636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10947 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03586
n_activity=723 dram_eff=0.5533
bk0: 52a 10711i bk1: 52a 10604i bk2: 0a 11151i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.721854
Bank_Level_Parallism_Col = 1.753899
Bank_Level_Parallism_Ready = 1.450000
write_to_read_ratio_blp_rw_average = 0.383882
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035865 
total_CMD = 11153 
util_bw = 400 
Wasted_Col = 189 
Wasted_Row = 24 
Idle = 10540 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 100 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 100 

Commands details: 
total_CMD = 11153 
n_nop = 10947 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000538 
CoL_Bus_Util = 0.017932 
Either_Row_CoL_Bus_Util = 0.018470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0497624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10947 n_act=4 n_pre=2 n_ref_event=0 n_req=50 n_rd=8 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03586
n_activity=724 dram_eff=0.5525
bk0: 52a 10679i bk1: 52a 10584i bk2: 0a 11151i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.741627
Bank_Level_Parallism_Col = 1.773333
Bank_Level_Parallism_Ready = 1.442786
write_to_read_ratio_blp_rw_average = 0.402500
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035865 
total_CMD = 11153 
util_bw = 400 
Wasted_Col = 210 
Wasted_Row = 24 
Idle = 10519 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 11153 
n_nop = 10947 
Read = 8 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 50 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 200 
Row_Bus_Util =  0.000538 
CoL_Bus_Util = 0.017932 
Either_Row_CoL_Bus_Util = 0.018470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.087600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0875997
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11153 n_nop=10953 n_act=3 n_pre=1 n_ref_event=0 n_req=49 n_rd=4 n_rd_L2_A=96 n_write=96 n_wr_bk=0 bw_util=0.03515
n_activity=671 dram_eff=0.5842
bk0: 52a 10673i bk1: 48a 10612i bk2: 0a 11151i bk3: 0a 11153i bk4: 0a 11153i bk5: 0a 11153i bk6: 0a 11153i bk7: 0a 11153i bk8: 0a 11153i bk9: 0a 11153i bk10: 0a 11153i bk11: 0a 11153i bk12: 0a 11153i bk13: 0a 11153i bk14: 0a 11153i bk15: 0a 11154i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938776
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.796639
Bank_Level_Parallism_Col = 1.812392
Bank_Level_Parallism_Ready = 1.474490
write_to_read_ratio_blp_rw_average = 0.419966
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.035147 
total_CMD = 11153 
util_bw = 392 
Wasted_Col = 197 
Wasted_Row = 12 
Idle = 10552 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 8 
WTRc_limit = 216 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 216 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 11153 
n_nop = 10953 
Read = 4 
Write = 96 
L2_Alloc = 96 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 49 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000359 
CoL_Bus_Util = 0.017574 
Either_Row_CoL_Bus_Util = 0.017932 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0889447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57, Miss = 13, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 54, Miss = 13, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 53, Miss = 13, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 12, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 848
L2_total_cache_misses = 201
L2_total_cache_miss_rate = 0.2370
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2438
icnt_total_pkts_simt_to_mem=2640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.228205
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 66.664103
	minimum = 6.000000
	maximum = 208.000000
Slowest packet = 1481
Flit latency average = 75.889555
	minimum = 6.000000
	maximum = 208.000000
Slowest flit = 4876
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.003189
	minimum = 0.000000 (at node 0)
	maximum = 0.079722 (at node 4)
Accepted packet rate average = 0.003189
	minimum = 0.000000 (at node 0)
	maximum = 0.079722 (at node 4)
Injected flit rate average = 0.009550
	minimum = 0.000000 (at node 0)
	maximum = 0.184383 (at node 4)
Accepted flit rate average= 0.009550
	minimum = 0.000000 (at node 0)
	maximum = 0.293132 (at node 4)
Injected packet length average = 2.994872
Accepted packet length average = 2.994872
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 54.854092 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 234.600000 (5 samples)
Network latency average = 45.658168 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 164.400000 (5 samples)
Flit latency average = 51.732747 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 162.200000 (5 samples)
Fragmentation average = 0.000000 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.000000 (5 samples)
Injected packet rate average = 0.002830 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.070758 (5 samples)
Accepted packet rate average = 0.002830 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.070758 (5 samples)
Injected flit rate average = 0.008474 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.213781 (5 samples)
Accepted flit rate average = 0.008474 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.209922 (5 samples)
Injected packet size average = 2.994051 (5 samples)
Accepted packet size average = 2.994051 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 90112 (inst/sec)
gpgpu_simulation_rate = 6521 (cycle/sec)
gpgpu_silicon_slowdown = 246434x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd778798..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd778790..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdbd778788..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdbd778784..

GPGPU-Sim PTX: cudaLaunch for 0x0x56454d2104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 33060
gpu_sim_insn = 33304832
gpu_ipc =    1007.4057
gpu_tot_sim_cycle = 39581
gpu_tot_sim_insn = 33394944
gpu_tot_ipc =     843.7115
gpu_tot_issued_cta = 261
gpu_occupancy = 92.0791% 
gpu_tot_occupancy = 91.6105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 13340
partiton_level_parallism =       0.0145
partiton_level_parallism_total  =       0.0335
partiton_level_parallism_util =       1.0021
partiton_level_parallism_util_total  =       1.0008
L2_BW  =       1.3704 GB/Sec
L2_BW_total  =       3.1754 GB/Sec
gpu_total_sim_rate=642210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632720
	L1I_total_cache_misses = 3602
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6313
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 33280
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0385
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1346
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1346
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629118
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3602
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6313
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3512
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 33280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 632720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1346
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6313
ctas_completed 261, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1383, 977, 918, 916, 858, 858, 858, 858, 801, 801, 801, 801, 801, 801, 801, 801, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 753, 1362, 960, 899, 899, 840, 840, 839, 839, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 34487296
gpgpu_n_tot_w_icount = 1077728
gpgpu_n_stall_shd_mem = 34286
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 512
gpgpu_n_mem_write_global = 704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 8192
gpgpu_n_store_insn = 7424
gpgpu_n_shmem_insn = 1049088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1064960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1346
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1346
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32032
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24662	W0_Idle:155762	W0_Scoreboard:65291	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1066208
single_issue_nums: WS0:531682	WS1:525364	
dual_issue_nums: WS0:6983	WS1:3358	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4096 {8:512,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71168 {40:256,136:448,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69632 {136:512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5632 {8:704,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmflatency = 471 
max_icnt2mem_latency = 24 
maxmrqlatency = 52 
max_icnt2sh_latency = 159 
averagemflatency = 215 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 49 
mrq_lat_table:227 	9 	76 	103 	62 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	923 	313 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	697 	620 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	625 	41 	65 	108 	165 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5017      4646         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      4757       684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       532       919         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       928       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       934       931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     23983     23934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     25795     28746         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     30035       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 13.333333  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.666667 15.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 29.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 28.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 10.000000  9.666667      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 498/36 = 13.833333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        60        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        52        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        56         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        56        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 880
min_bank_accesses = 0!
chip skew: 116/104 = 1.12
number of total write accesses:
dram[0]:        61        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        54        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        52        53         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        51        58         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        52        51         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        49        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        49        62         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 854
min_bank_accesses = 0!
chip skew: 112/101 = 1.11
average mf latency per bank:
dram[0]:        170       147    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        151       142    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        148       150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        152       153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        157       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        149       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        156       156    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        154       155    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        466       471         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        431       430         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        437       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        436       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        446       450         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        447       452         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        455       459         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        448       453         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67486 n_act=7 n_pre=5 n_ref_event=0 n_req=69 n_rd=12 n_rd_L2_A=104 n_write=112 n_wr_bk=0 bw_util=0.006733
n_activity=992 dram_eff=0.4597
bk0: 60a 67159i bk1: 56a 67136i bk2: 0a 67722i bk3: 0a 67725i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.611842
Bank_Level_Parallism_Col = 1.640227
Bank_Level_Parallism_Ready = 1.368421
write_to_read_ratio_blp_rw_average = 0.422096
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006733 
total_CMD = 67726 
util_bw = 456 
Wasted_Col = 278 
Wasted_Row = 48 
Idle = 66944 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 27 
WTRc_limit = 234 
RTWc_limit = 156 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 156 

Commands details: 
total_CMD = 67726 
n_nop = 67486 
Read = 12 
Write = 112 
L2_Alloc = 104 
L2_WB = 0 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 69 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 228 
Row_Bus_Util =  0.000177 
CoL_Bus_Util = 0.003367 
Either_Row_CoL_Bus_Util = 0.003544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0125506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67499 n_act=5 n_pre=3 n_ref_event=0 n_req=63 n_rd=8 n_rd_L2_A=104 n_write=107 n_wr_bk=0 bw_util=0.006467
n_activity=885 dram_eff=0.4949
bk0: 56a 67222i bk1: 56a 67144i bk2: 0a 67722i bk3: 0a 67726i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920635
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.914286
Bank_Level_Parallism = 1.649425
Bank_Level_Parallism_Col = 1.673222
Bank_Level_Parallism_Ready = 1.424658
write_to_read_ratio_blp_rw_average = 0.406959
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006467 
total_CMD = 67726 
util_bw = 438 
Wasted_Col = 244 
Wasted_Row = 31 
Idle = 67013 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 15 
WTRc_limit = 234 
RTWc_limit = 140 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 67726 
n_nop = 67499 
Read = 8 
Write = 107 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 63 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 219 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003234 
Either_Row_CoL_Bus_Util = 0.003352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00804713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67500 n_act=5 n_pre=3 n_ref_event=0 n_req=62 n_rd=8 n_rd_L2_A=104 n_write=106 n_wr_bk=0 bw_util=0.006438
n_activity=853 dram_eff=0.5111
bk0: 56a 67253i bk1: 56a 67156i bk2: 0a 67722i bk3: 0a 67725i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.911765
Bank_Level_Parallism = 1.639466
Bank_Level_Parallism_Col = 1.568452
Bank_Level_Parallism_Ready = 1.344037
write_to_read_ratio_blp_rw_average = 0.425595
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006438 
total_CMD = 67726 
util_bw = 436 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 67033 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 21 
WTRc_limit = 234 
RTWc_limit = 128 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 128 

Commands details: 
total_CMD = 67726 
n_nop = 67500 
Read = 8 
Write = 106 
L2_Alloc = 104 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 62 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 218 
Row_Bus_Util =  0.000118 
CoL_Bus_Util = 0.003219 
Either_Row_CoL_Bus_Util = 0.003337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00946461
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67515 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=0 n_rd_L2_A=104 n_write=105 n_wr_bk=0 bw_util=0.006172
n_activity=740 dram_eff=0.5649
bk0: 52a 67336i bk1: 52a 67208i bk2: 0a 67724i bk3: 0a 67726i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.939394
Bank_Level_Parallism = 1.670121
Bank_Level_Parallism_Col = 1.669550
Bank_Level_Parallism_Ready = 1.409524
write_to_read_ratio_blp_rw_average = 0.378028
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006172 
total_CMD = 67726 
util_bw = 418 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 67128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 76 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 76 

Commands details: 
total_CMD = 67726 
n_nop = 67515 
Read = 0 
Write = 105 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 209 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 209 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.003086 
Either_Row_CoL_Bus_Util = 0.003115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00603904
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67511 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=0 n_rd_L2_A=104 n_write=109 n_wr_bk=0 bw_util=0.00629
n_activity=781 dram_eff=0.5455
bk0: 52a 67277i bk1: 52a 67183i bk2: 0a 67724i bk3: 0a 67726i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.945946
Bank_Level_Parallism = 1.764214
Bank_Level_Parallism_Col = 1.762144
Bank_Level_Parallism_Ready = 1.403756
write_to_read_ratio_blp_rw_average = 0.407035
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006290 
total_CMD = 67726 
util_bw = 426 
Wasted_Col = 193 
Wasted_Row = 0 
Idle = 67107 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 234 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 67726 
n_nop = 67511 
Read = 0 
Write = 109 
L2_Alloc = 104 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 213 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.003145 
Either_Row_CoL_Bus_Util = 0.003175 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.010764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67501 n_act=6 n_pre=4 n_ref_event=0 n_req=59 n_rd=8 n_rd_L2_A=104 n_write=103 n_wr_bk=0 bw_util=0.006349
n_activity=865 dram_eff=0.4971
bk0: 56a 67239i bk1: 56a 67129i bk2: 0a 67722i bk3: 0a 67725i bk4: 0a 67725i bk5: 0a 67725i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67727i bk15: 0a 67729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.870968
Bank_Level_Parallism = 1.617564
Bank_Level_Parallism_Col = 1.666156
Bank_Level_Parallism_Ready = 1.418605
write_to_read_ratio_blp_rw_average = 0.403522
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006349 
total_CMD = 67726 
util_bw = 430 
Wasted_Col = 241 
Wasted_Row = 48 
Idle = 67007 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 120 

Commands details: 
total_CMD = 67726 
n_nop = 67501 
Read = 8 
Write = 103 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 59 
total_req = 215 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 215 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.003175 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00928742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67503 n_act=6 n_pre=4 n_ref_event=0 n_req=57 n_rd=8 n_rd_L2_A=104 n_write=101 n_wr_bk=0 bw_util=0.00629
n_activity=845 dram_eff=0.5041
bk0: 56a 67217i bk1: 56a 67109i bk2: 0a 67722i bk3: 0a 67726i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.862069
Bank_Level_Parallism = 1.649441
Bank_Level_Parallism_Col = 1.699849
Bank_Level_Parallism_Ready = 1.415888
write_to_read_ratio_blp_rw_average = 0.407994
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006290 
total_CMD = 67726 
util_bw = 426 
Wasted_Col = 252 
Wasted_Row = 48 
Idle = 67000 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 22 
WTRc_limit = 234 
RTWc_limit = 148 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 67726 
n_nop = 67503 
Read = 8 
Write = 101 
L2_Alloc = 104 
L2_WB = 0 
n_act = 6 
n_pre = 4 
n_ref = 0 
n_req = 57 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 213 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.003145 
Either_Row_CoL_Bus_Util = 0.003293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0154889
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67726 n_nop=67501 n_act=4 n_pre=2 n_ref_event=0 n_req=66 n_rd=4 n_rd_L2_A=104 n_write=111 n_wr_bk=0 bw_util=0.006467
n_activity=850 dram_eff=0.5153
bk0: 56a 67211i bk1: 52a 67168i bk2: 0a 67724i bk3: 0a 67726i bk4: 0a 67726i bk5: 0a 67726i bk6: 0a 67726i bk7: 0a 67726i bk8: 0a 67726i bk9: 0a 67726i bk10: 0a 67726i bk11: 0a 67726i bk12: 0a 67726i bk13: 0a 67726i bk14: 0a 67726i bk15: 0a 67727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = 0.923077
Bank_Level_Parallism = 1.714932
Bank_Level_Parallism_Col = 1.742138
Bank_Level_Parallism_Ready = 1.424658
write_to_read_ratio_blp_rw_average = 0.418239
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006467 
total_CMD = 67726 
util_bw = 438 
Wasted_Col = 222 
Wasted_Row = 24 
Idle = 67042 

BW Util Bottlenecks: 
RCDc_limit = 15 
RCDWRc_limit = 15 
WTRc_limit = 234 
RTWc_limit = 138 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 234 
RTWc_limit_alone = 138 

Commands details: 
total_CMD = 67726 
n_nop = 67501 
Read = 4 
Write = 111 
L2_Alloc = 104 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 66 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 219 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.003234 
Either_Row_CoL_Bus_Util = 0.003322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.014913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116, Miss = 15, Miss_rate = 0.129, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 96, Miss = 14, Miss_rate = 0.146, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[10]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 78, Miss = 14, Miss_rate = 0.179, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 77, Miss = 14, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 76, Miss = 13, Miss_rate = 0.171, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 1326
L2_total_cache_misses = 220
L2_total_cache_miss_rate = 0.1659
L2_total_cache_pending_hits = 127
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3774
icnt_total_pkts_simt_to_mem=3374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.465481
	minimum = 6.000000
	maximum = 290.000000
Network latency average = 27.677824
	minimum = 6.000000
	maximum = 195.000000
Slowest packet = 2014
Flit latency average = 43.717874
	minimum = 6.000000
	maximum = 191.000000
Slowest flit = 5826
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.000314
	minimum = 0.000000 (at node 36)
	maximum = 0.002396 (at node 5)
Accepted packet rate average = 0.000314
	minimum = 0.000000 (at node 36)
	maximum = 0.002396 (at node 5)
Injected flit rate average = 0.000679
	minimum = 0.000000 (at node 36)
	maximum = 0.003299 (at node 20)
Accepted flit rate average= 0.000679
	minimum = 0.000000 (at node 36)
	maximum = 0.011094 (at node 5)
Injected packet length average = 2.165272
Accepted packet length average = 2.165272
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.455990 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 243.833333 (6 samples)
Network latency average = 42.661444 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 169.500000 (6 samples)
Flit latency average = 50.396935 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 167.000000 (6 samples)
Fragmentation average = 0.000000 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.000000 (6 samples)
Injected packet rate average = 0.002411 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.059364 (6 samples)
Accepted packet rate average = 0.002411 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.059364 (6 samples)
Injected flit rate average = 0.007175 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.178701 (6 samples)
Accepted flit rate average = 0.007175 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.176784 (6 samples)
Injected packet size average = 2.976073 (6 samples)
Accepted packet size average = 2.976073 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 642210 (inst/sec)
gpgpu_simulation_rate = 761 (cycle/sec)
gpgpu_silicon_slowdown = 2111695x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.080       0.20410     0.20410     0.20410     
Mul         0.080       0.20358     0.20358     0.20358     
Add         0.121       0.20358     0.20358     0.20358     
Triad       0.081       0.30333     0.30333     0.30333     
Dot         0.000       50.05539    50.05539    50.05539    
GPGPU-Sim: *** exit detected ***
