// Seed: 2305821920
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input wire id_5,
    output supply1 module_0,
    output tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output wor id_10,
    output supply0 id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14
);
  logic id_16 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3
    , id_11,
    input wire id_4,
    output uwire id_5,
    input wor id_6,
    input supply1 id_7,
    output tri id_8,
    input tri id_9
);
  wire id_12;
  assign id_5 = {id_1, -1'd0, -1, ~id_12 * id_6 - -1'b0 & id_12 | 1, 1, -1, id_9};
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_5,
      id_6,
      id_7,
      id_5,
      id_3,
      id_1,
      id_0,
      id_3,
      id_8,
      id_5,
      id_3,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
