# Generated by Yosys 0.18+20 (git sha1 90147f5fb, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model tff
.inputs d rst clk
.outputs LED5
.names $false
.names $true
1
.names $undef
.gate SB_DFFER C=u1.clk_out D=q_SB_DFFER_Q_D E=d Q=q R=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:11.3-19.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=q O=q_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=u1.clk_out_SB_DFF_Q_D Q=u1.clk_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[1] I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[1] I2=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[2] I3=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[24] O=u1.clk_out_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[0] I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[1] I2=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[2] I3=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[17] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[17] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[17] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[24]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[9] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[10] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[16]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[8] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[9] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[15]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[15] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[16] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[22]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[14] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[15] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[21]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[13] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[14] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[20]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[12] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[13] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[19]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[11] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[12] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[18]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[10] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[11] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[17]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[7] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[8] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[14]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[6] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[7] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[13]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[5] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[6] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[12]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[4] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[5] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[11]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[3] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[4] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[10]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[2] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[3] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[9]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_24_D[7] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[2] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[8]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[16] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[17] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[23]
.attr src "design.v:7.11-7.28|design.v:41.9-41.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=u1.counter[9] I1=u1.counter[14] I2=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2] I3=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=u1.counter[18] I3=u1.counter[19] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=u1.counter[12] I1=u1.counter[22] I2=u1.counter[13] I3=u1.counter[23] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] I2=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1] I3=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=u1.counter[16] I1=u1.counter[17] I2=u1.counter[0] I3=u1.counter[1] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=u1.counter[9] I3=u1.counter[14] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] I2=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] I3=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=u1.counter[11] I1=u1.counter[15] I2=u1.counter[20] I3=u1.counter[10] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=u1.counter[2] I1=u1.counter[3] I2=u1.counter[4] I3=u1.counter[5] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=u1.counter[21] I2=u1.counter[8] I3=u1.counter[24] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=u1.counter[10] I1=u1.counter[15] I2=u1.counter[20] I3=u1.counter[11] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=u1.counter[2] I1=u1.counter[3] I2=u1.counter[4] I3=u1.counter[5] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[7] I3=u1.counter[6] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=u1.counter[0] I1=u1.counter[1] I2=u1.counter[16] I3=u1.counter[17] O=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[24] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[24]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[9]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[8]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[21]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[20]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_24_D[0] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[1]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[19]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[18]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[17]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[16]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[15]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[14]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[13]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[7]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[12]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[11]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[10]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] I0=$true I1=u1.counter_SB_DFFSR_Q_24_D[6]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[5]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[4]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[3]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[2]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[23]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] CO=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] I0=$false I1=u1.counter_SB_DFFSR_Q_24_D[22]
.attr src "design.v:7.11-7.28|design.v:43.17-43.36|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[24] Q=u1.counter[24] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[23] Q=u1.counter[23] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[14] Q=u1.counter[14] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[13] Q=u1.counter[13] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[12] Q=u1.counter[12] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[11] Q=u1.counter[11] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[10] Q=u1.counter[10] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[9] Q=u1.counter[9] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[8] Q=u1.counter[8] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[7] Q=u1.counter[7] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[6] Q=u1.counter[6] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[5] Q=u1.counter[5] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[22] Q=u1.counter[22] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[4] Q=u1.counter[4] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[3] Q=u1.counter[3] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[2] Q=u1.counter[2] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[1] Q=u1.counter[1] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_24_D[0] Q=u1.counter[0] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[19] O=u1.counter_SB_DFFSR_Q_24_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[17] O=u1.counter_SB_DFFSR_Q_24_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[9] O=u1.counter_SB_DFFSR_Q_24_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[7] O=u1.counter_SB_DFFSR_Q_24_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[24] O=u1.counter_SB_DFFSR_Q_24_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[21] O=u1.counter_SB_DFFSR_Q_24_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[20] O=u1.counter_SB_DFFSR_Q_24_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[15] O=u1.counter_SB_DFFSR_Q_24_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[11] O=u1.counter_SB_DFFSR_Q_24_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[10] O=u1.counter_SB_DFFSR_Q_24_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[8] O=u1.counter_SB_DFFSR_Q_24_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[5] O=u1.counter_SB_DFFSR_Q_24_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[6] O=u1.counter_SB_DFFSR_Q_24_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[4] O=u1.counter_SB_DFFSR_Q_24_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[3] O=u1.counter_SB_DFFSR_Q_24_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[2] O=u1.counter_SB_DFFSR_Q_24_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[1] O=u1.counter_SB_DFFSR_Q_24_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[0] O=u1.counter_SB_DFFSR_Q_24_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[18] O=u1.counter_SB_DFFSR_Q_24_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[23] O=u1.counter_SB_DFFSR_Q_24_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[22] O=u1.counter_SB_DFFSR_Q_24_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[16] O=u1.counter_SB_DFFSR_Q_24_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[14] O=u1.counter_SB_DFFSR_Q_24_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[13] O=u1.counter_SB_DFFSR_Q_24_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=u1.counter[12] O=u1.counter_SB_DFFSR_Q_24_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[21] Q=u1.counter[21] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[20] Q=u1.counter[20] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[19] Q=u1.counter[19] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[18] Q=u1.counter[18] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[17] Q=u1.counter[17] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[16] Q=u1.counter[16] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=u1.counter_SB_DFFSR_Q_D[15] Q=u1.counter[15] R=u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:39.3-44.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[9] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] O=u1.counter_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[8] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] O=u1.counter_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[22] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] O=u1.counter_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[21] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] O=u1.counter_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[20] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] O=u1.counter_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[1] I3=u1.counter[0] O=u1.counter_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[19] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] O=u1.counter_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[18] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] O=u1.counter_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[17] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] O=u1.counter_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[16] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] O=u1.counter_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[15] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] O=u1.counter_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[14] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] O=u1.counter_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[7] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=u1.counter_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[13] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] O=u1.counter_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[12] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] O=u1.counter_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[11] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] O=u1.counter_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[10] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] O=u1.counter_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[6] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=u1.counter_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[5] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=u1.counter_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[4] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=u1.counter_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[3] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=u1.counter_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[2] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=u1.counter_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[24] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] O=u1.counter_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=u1.counter[23] I3=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] O=u1.counter_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=u1.counter[9]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=u1.counter[8]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] I0=$false I1=u1.counter[21]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] I0=$false I1=u1.counter[20]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter[0] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=u1.counter[1]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] I0=$false I1=u1.counter[19]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] I0=$false I1=u1.counter[18]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] I0=$false I1=u1.counter[17]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] I0=$false I1=u1.counter[16]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] I0=$false I1=u1.counter[15]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=u1.counter[14]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=u1.counter[13]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=u1.counter[7]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=u1.counter[12]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=u1.counter[11]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=u1.counter[10]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=u1.counter[6]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=u1.counter[5]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=u1.counter[4]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=u1.counter[3]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=u1.counter[2]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] I0=$false I1=u1.counter[23]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] CO=u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] I0=$false I1=u1.counter[22]
.attr src "design.v:7.11-7.28|design.v:40.16-40.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=u1.clk_out D=q Q=u2.q
.attr module_not_derived 00000000000000000000000000000001
.attr src "design.v:21.7-21.25|design.v:26.3-27.12|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.names u1.counter[18] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
1 1
.names u1.counter[19] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[1] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[0]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[24] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1[3]
1 1
.names u1.counter[9] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
1 1
.names u1.counter[14] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[17] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0[3]
1 1
.names u1.counter[9] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names u1.counter[14] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names $true u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names u1.counter_SB_DFFSR_Q_24_D[0] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names u1.counter_SB_DFFSR_Q_24_D[0] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[0]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[1]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[2]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[3]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[4]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[5]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[6]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[7]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[8]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[10] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[9]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[11] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[10]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[12] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[11]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[13] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[12]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[14] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[13]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[15] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[14]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[16] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[15]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[17] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[16]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[18] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[17]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[19] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[18]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[20] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[19]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[21] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[20]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[22] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[21]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[23] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[22]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[24] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I3[23]
1 1
.names $true u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[0]
1 1
.names u1.counter_SB_DFFSR_Q_24_D[7] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[1]
1 1
.names u1.counter_SB_DFFSR_Q_24_D[7] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[0]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[2] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[1]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[3] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[2]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[4] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[3]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[5] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[4]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[6] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[5]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[7] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[6]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[8] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[7]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[9] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[8]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[10] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[9]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[11] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[10]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[12] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[11]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[13] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[12]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[14] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[13]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[15] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[14]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[16] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[15]
1 1
.names u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3_SB_CARRY_CO_CI[17] u1.clk_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_I3[16]
1 1
.names $false u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names u1.counter[0] u1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names u1.counter_SB_DFFSR_Q_24_D[0] u1.counter_SB_DFFSR_Q_D[0]
1 1
.names u2.q LED5
1 1
.names u2.q Q
1 1
.names u1.clk_out clk_out
1 1
.names clk u1.clk
1 1
.names u1.clk_out u2.clk
1 1
.names q u2.d
1 1
.end
