m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/simulation/questa
T_opt
!s110 1672180443
VD]Cj6<kG7=Kc3ZomM02cO3
04 5 4 work fetch fast 0
=1-000ae431a4f1-63ab72db-54125-59ca
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work rtl_work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vdecode
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1672180404
!i10b 1
!s100 STK7ROGkkoL6>R=:h<PeB3
I6XWGh?HSCZX?c39YcY=4c0
S1
R0
w1672167139
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv
!i122 2
Z4 L0 10 25
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2;73
r1
!s85 0
31
Z7 !s108 1672180404.000000
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/decode.sv|
!i113 0
Z8 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -sv -work work {+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vexecute
R2
R3
!i10b 1
!s100 `5?VYbQ9eJR26OSEEzTaT0
I0B]Q=m6@f>mMa<J_aaBgz3
S1
R0
w1672167136
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv
!i122 3
R4
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/execute.sv|
!i113 0
R8
R9
R1
vfetch
R2
Z10 DXx4 work 12 RiscVDefines 0 22 nbl22]:]Dhl]n5L0il1MO3
DXx4 work 13 fetch_sv_unit 0 22 ]KhZGeQ<o5kdEDR7Of9]51
R3
R5
r1
!s85 0
!i10b 1
!s100 7SJSoGHPUTYzoiH;XKkK_0
I^@GYoV9kJai@Q5mBM_FEW2
!s105 fetch_sv_unit
S1
R0
Z11 w1672178554
Z12 8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv
Z13 F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv
!i122 8
L0 12 70
R6
31
R7
Z14 !s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv|
Z15 !s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/fetch.sv|
!i113 0
R8
R9
R1
Xfetch_sv_unit
R2
R10
R3
V]KhZGeQ<o5kdEDR7Of9]51
r1
!s85 0
!i10b 1
!s100 K_coLEG4hFnb?a0:nmN_[3
I]KhZGeQ<o5kdEDR7Of9]51
!i103 1
S1
R0
R11
R12
R13
!i122 8
L0 10 0
R6
31
R7
R14
R15
!i113 0
R8
R9
R1
vIRAM
R2
R3
!i10b 1
!s100 _eCG`FZZh^zEZnLY`cL^d2
IS@hgDUZdkjnb7Y<OMfTKd0
S1
R0
w1672175424
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv
!i122 4
L0 1 28
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/IRAM.sv|
!i113 0
R8
R9
R1
n@i@r@a@m
vissue
R2
R3
!i10b 1
!s100 FX=aA8Kd5cLMZ:8[F<Gk=0
I^[dz4M^>n44n[lK;ehh9@3
S1
R0
w1672167138
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv
!i122 5
R4
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/issue.sv|
!i113 0
R8
R9
R1
vmemaccess
R2
R3
!i10b 1
!s100 W5ca;9GGBI5h=WUahBoO93
I;fPD5;kEQBQPSiM4:m<;f1
S1
R0
w1672167135
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv
!i122 6
R4
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/memaccess.sv|
!i113 0
R8
R9
R1
vRISCV_Core
R2
R3
!i10b 1
!s100 3<dMFZ;lZNSkUTDRRbPV01
I1jdoRK2P57P66?GP3Hkaj2
S1
R0
w1672164856
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv
!i122 0
L0 1 15
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Core.sv|
!i113 0
R8
R9
R1
n@r@i@s@c@v_@core
XRiscVDefines
R2
R3
!i10b 1
!s100 3jOENh72Cg_zRba:I9`oZ2
Inbl22]:]Dhl]n5L0il1MO3
S1
R0
w1672166763
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv
!i122 1
L0 1 0
Vnbl22]:]Dhl]n5L0il1MO3
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/RiscV_Defines&Packages.sv|
!i113 0
R8
R9
R1
n@risc@v@defines
vwriteback
R2
R3
!i10b 1
!s100 lll88>j]=67gUjK>3HQcX0
I:@6fHjVm82SLMI3NIMcX<2
S1
R0
w1672167132
8/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv
F/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv
!i122 7
R4
R5
R6
r1
!s85 0
31
R7
!s107 /home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source|/home/drewarosa/git_repos/FPGA-Adventures-Source-Code/Risc-V Project/Verilog Source/writeback.sv|
!i113 0
R8
R9
R1
