Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.62 secs
 
--> Reading design: Show.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Show.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Show"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : Show
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\MUX4T1_4.vf" into library work
Parsing module <MUX4T1_4>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\ScanSync.vf" into library work
Parsing module <MUX4T1_4_MUSER_ScanSync>.
Parsing module <ScanSync>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\Seg7_Dev16.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev16>.
Parsing module <MUX4T1_4_MUSER_Seg7_Dev16>.
Parsing module <ScanSync_MUSER_Seg7_Dev16>.
Parsing module <Seg7_Dev16>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" into library work
Parsing module <InputT32>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\Anti_jitter.v" into library work
Parsing module <Anti_jitter>.
Analyzing Verilog file "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Show>.
Parsing module <MUX4T1_4_MUSER_Show>.
Parsing module <ScanSync_MUSER_Show>.
Parsing module <Seg7_Dev16_MUSER_Show>.
Parsing module <Show>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Show>.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf" Line 497: Assignment to XLXN_21 ignored, since the identifier is never used

Elaborating module <BUF>.

Elaborating module <InputT32>.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 64: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 65: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 66: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 67: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 69: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 70: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 71: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 72: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 73: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 74: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 75: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 76: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 77: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 78: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 79: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 84: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 85: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 86: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 87: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 88: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 89: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 90: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 91: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 92: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 93: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 94: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 95: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 96: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 97: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v" Line 99: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <clkdiv>.

Elaborating module <Anti_jitter>.
WARNING:HDLCompiler:413 - "E:\test_1\logicproject\7\test1\Exp07-MUX\Anti_jitter.v" Line 55: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <Seg7_Dev16_MUSER_Show>.

Elaborating module <ScanSync_MUSER_Show>.

Elaborating module <MUX4T1_4_MUSER_Show>.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <MC14495_ZJU_MUSER_Show>.

Elaborating module <OR2>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Show>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf".
INFO:Xst:3210 - "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf" line 500: Output port <Bi> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf" line 510: Output port <button_pulse> of the instance <XLXI_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf" line 510: Output port <CR> of the instance <XLXI_10> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Show> synthesized.

Synthesizing Unit <InputT32>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\InputT32.v".
WARNING:Xst:647 - Input <Dctr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <get_23>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <Ai>.
    Found 32-bit register for signal <Bi>.
    Found 2-bit register for signal <get_01>.
    Found 3-bit adder for signal <state[2]_GND_5_o_add_6_OUT> created at line 42.
    Found 4-bit adder for signal <Ai[3]_GND_5_o_add_17_OUT> created at line 64.
    Found 4-bit adder for signal <Ai[7]_GND_5_o_add_19_OUT> created at line 66.
    Found 4-bit adder for signal <Ai[11]_GND_5_o_add_21_OUT> created at line 68.
    Found 4-bit adder for signal <Ai[15]_GND_5_o_add_23_OUT> created at line 70.
    Found 4-bit adder for signal <Ai[19]_GND_5_o_add_25_OUT> created at line 72.
    Found 4-bit adder for signal <Ai[23]_GND_5_o_add_27_OUT> created at line 74.
    Found 4-bit adder for signal <Ai[27]_GND_5_o_add_29_OUT> created at line 76.
    Found 4-bit adder for signal <Ai[31]_GND_5_o_add_31_OUT> created at line 78.
    Found 4-bit adder for signal <Bi[3]_GND_5_o_add_36_OUT> created at line 84.
    Found 4-bit adder for signal <Bi[7]_GND_5_o_add_38_OUT> created at line 86.
    Found 4-bit adder for signal <Bi[11]_GND_5_o_add_40_OUT> created at line 88.
    Found 4-bit adder for signal <Bi[15]_GND_5_o_add_42_OUT> created at line 90.
    Found 4-bit adder for signal <Bi[19]_GND_5_o_add_44_OUT> created at line 92.
    Found 4-bit adder for signal <Bi[23]_GND_5_o_add_46_OUT> created at line 94.
    Found 4-bit adder for signal <Bi[27]_GND_5_o_add_48_OUT> created at line 96.
    Found 4-bit adder for signal <Bi[31]_GND_5_o_add_50_OUT> created at line 98.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_8_OUT<2:0>> created at line 42.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_19_OUT<3:0>> created at line 65.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_21_OUT<3:0>> created at line 67.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_23_OUT<3:0>> created at line 69.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_25_OUT<3:0>> created at line 71.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_27_OUT<3:0>> created at line 73.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_29_OUT<3:0>> created at line 75.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_31_OUT<3:0>> created at line 77.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_33_OUT<3:0>> created at line 79.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_38_OUT<3:0>> created at line 85.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_40_OUT<3:0>> created at line 87.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_42_OUT<3:0>> created at line 89.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_44_OUT<3:0>> created at line 91.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_46_OUT<3:0>> created at line 93.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_48_OUT<3:0>> created at line 95.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_50_OUT<3:0>> created at line 97.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_52_OUT<3:0>> created at line 99.
    Found 8x8-bit Read Only RAM for signal <HexUP16_PWR_5_o_wide_mux_12_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <HexUP16_GND_5_o_wide_mux_33_OUT> created at line 63.
    Found 32-bit 8-to-1 multiplexer for signal <HexUP16_GND_5_o_wide_mux_52_OUT> created at line 83.
    Found 3-bit comparator lessequal for signal <n0004> created at line 41
    Found 3-bit comparator lessequal for signal <n0013> created at line 47
    Summary:
	inferred   1 RAM(s).
	inferred  33 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  67 Multiplexer(s).
Unit <InputT32> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_6_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <Anti_jitter>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Anti_jitter.v".
    Found 16-bit register for signal <sw_temp>.
    Found 32-bit register for signal <counter>.
    Found 32-bit register for signal <rst_counter>.
    Found 1-bit register for signal <pulse>.
    Found 4-bit register for signal <button_out>.
    Found 1-bit register for signal <CR>.
    Found 16-bit register for signal <SW_OK>.
    Found 4-bit register for signal <button_pulse>.
    Found 1-bit register for signal <rst>.
    Found 5-bit register for signal <btn_temp>.
    Found 32-bit adder for signal <counter[31]_GND_7_o_add_6_OUT> created at line 49.
    Found 32-bit adder for signal <rst_counter[31]_GND_7_o_add_9_OUT> created at line 58.
    Found 5-bit comparator not equal for signal <n0003> created at line 43
    Found 16-bit comparator not equal for signal <n0005> created at line 43
    Found 32-bit comparator greater for signal <counter[31]_GND_7_o_LessThan_6_o> created at line 48
    Found 32-bit comparator greater for signal <rst_counter[31]_GND_7_o_LessThan_9_o> created at line 57
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Anti_jitter> synthesized.

Synthesizing Unit <Seg7_Dev16_MUSER_Show>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf".
    Summary:
	no macro.
Unit <Seg7_Dev16_MUSER_Show> synthesized.

Synthesizing Unit <ScanSync_MUSER_Show>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf".
    Summary:
	no macro.
Unit <ScanSync_MUSER_Show> synthesized.

Synthesizing Unit <MUX4T1_4_MUSER_Show>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf".
    Summary:
	no macro.
Unit <MUX4T1_4_MUSER_Show> synthesized.

Synthesizing Unit <MC14495_ZJU_MUSER_Show>.
    Related source file is "E:\test_1\logicproject\7\test1\Exp07-MUX\Show.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU_MUSER_Show> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 36
 3-bit addsub                                          : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 16
 4-bit subtractor                                      : 16
# Registers                                            : 16
 1-bit register                                        : 3
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 2
 5-bit register                                        : 1
# Comparators                                          : 6
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 2
 32-bit comparator greater                             : 2
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 64
 32-bit 8-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <SW_OK_4> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_5> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_6> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_7> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_8> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_9> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_10> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_11> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_12> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_13> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_14> of sequential type is unconnected in block <XLXI_10>.
WARNING:Xst:2677 - Node <SW_OK_15> of sequential type is unconnected in block <XLXI_10>.

Synthesizing (advanced) Unit <Anti_jitter>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <rst_counter>: 1 register on signal <rst_counter>.
Unit <Anti_jitter> synthesized (advanced).

Synthesizing (advanced) Unit <InputT32>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_HexUP16_PWR_5_o_wide_mux_12_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",state<1:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InputT32> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 32
 4-bit adder                                           : 16
 4-bit subtractor                                      : 16
# Counters                                             : 4
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
# Registers                                            : 116
 Flip-Flops                                            : 116
# Comparators                                          : 6
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 2
 32-bit comparator greater                             : 2
 5-bit comparator not equal                            : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 64
 32-bit 8-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Bi_31> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_30> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_29> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_28> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_27> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_26> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_25> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_24> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_23> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_22> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_21> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_20> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_19> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_18> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_17> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Bi_16> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_31> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_30> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_29> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_28> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_27> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_26> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_25> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_24> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_23> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_22> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_21> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_20> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_19> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_18> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_17> has a constant value of 0 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ai_16> has a constant value of 1 in block <InputT32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_26> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_27> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_28> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_29> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_30> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_9/clkdiv_31> of sequential type is unconnected in block <Show>.

Optimizing unit <Show> ...

Optimizing unit <MUX4T1_4_MUSER_Show> ...

Optimizing unit <MC14495_ZJU_MUSER_Show> ...

Optimizing unit <Anti_jitter> ...

Optimizing unit <InputT32> ...
WARNING:Xst:2677 - Node <XLXI_10/pulse> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/button_pulse_3> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/button_pulse_2> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/button_pulse_1> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/button_pulse_0> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/CR> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_15> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_14> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_13> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_12> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_11> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_10> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_9> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_8> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_7> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_6> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_5> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_10/SW_OK_4> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_15> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_14> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_13> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_12> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_11> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_10> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_9> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_8> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_7> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_6> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_5> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_4> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_3> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_2> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_1> of sequential type is unconnected in block <Show>.
WARNING:Xst:2677 - Node <XLXI_8/Bi_0> of sequential type is unconnected in block <Show>.
WARNING:Xst:1710 - FF/Latch <XLXI_10/rst_counter_28> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/rst_counter_29> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/rst_counter_30> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/rst_counter_31> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_17> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_18> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_19> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_20> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_21> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_22> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_23> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_24> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_25> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_26> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_27> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_28> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_29> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_30> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_10/counter_31> (without init value) has a constant value of 0 in block <Show>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Show, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Show.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 516
#      AND2                        : 62
#      AND3                        : 11
#      AND4                        : 9
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 68
#      LUT2                        : 8
#      LUT3                        : 6
#      LUT4                        : 15
#      LUT5                        : 44
#      LUT6                        : 83
#      MUXCY                       : 87
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 16
#      VCC                         : 1
#      XORCY                       : 71
# FlipFlops/Latches                : 124
#      FD                          : 67
#      FDC                         : 26
#      FDE                         : 27
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 21
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             124  out of  202800     0%  
 Number of Slice LUTs:                  245  out of  101400     0%  
    Number used as Logic:               245  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    257
   Number with an unused Flip Flop:     133  out of    257    51%  
   Number with an unused LUT:            12  out of    257     4%  
   Number of fully used LUT-FF pairs:   112  out of    257    43%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    400    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 101   |
XLXI_9/clkdiv_0                    | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.251ns (Maximum Frequency: 444.178MHz)
   Minimum input arrival time before clock: 2.087ns
   Maximum output required time after clock: 5.997ns
   Maximum combinational path delay: 4.231ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 2.251ns (frequency: 444.178MHz)
  Total number of paths / destination ports: 4148 / 122
-------------------------------------------------------------------------
Delay:               2.251ns (Levels of Logic = 29)
  Source:            XLXI_10/rst_counter_0 (FF)
  Destination:       XLXI_10/rst_counter_25 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_10/rst_counter_0 to XLXI_10/rst_counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.236   0.351  XLXI_10/rst_counter_0 (XLXI_10/rst_counter_0)
     INV:I->O              1   0.054   0.000  XLXI_10/Mcount_rst_counter_lut<0>_INV_0 (XLXI_10/Mcount_rst_counter_lut<0>)
     MUXCY:S->O            1   0.238   0.000  XLXI_10/Mcount_rst_counter_cy<0> (XLXI_10/Mcount_rst_counter_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<1> (XLXI_10/Mcount_rst_counter_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<2> (XLXI_10/Mcount_rst_counter_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<3> (XLXI_10/Mcount_rst_counter_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<4> (XLXI_10/Mcount_rst_counter_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<5> (XLXI_10/Mcount_rst_counter_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<6> (XLXI_10/Mcount_rst_counter_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<7> (XLXI_10/Mcount_rst_counter_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<8> (XLXI_10/Mcount_rst_counter_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<9> (XLXI_10/Mcount_rst_counter_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<10> (XLXI_10/Mcount_rst_counter_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<11> (XLXI_10/Mcount_rst_counter_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<12> (XLXI_10/Mcount_rst_counter_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<13> (XLXI_10/Mcount_rst_counter_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<14> (XLXI_10/Mcount_rst_counter_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<15> (XLXI_10/Mcount_rst_counter_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<16> (XLXI_10/Mcount_rst_counter_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<17> (XLXI_10/Mcount_rst_counter_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<18> (XLXI_10/Mcount_rst_counter_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<19> (XLXI_10/Mcount_rst_counter_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<20> (XLXI_10/Mcount_rst_counter_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<21> (XLXI_10/Mcount_rst_counter_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<22> (XLXI_10/Mcount_rst_counter_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<23> (XLXI_10/Mcount_rst_counter_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  XLXI_10/Mcount_rst_counter_cy<24> (XLXI_10/Mcount_rst_counter_cy<24>)
     XORCY:CI->O           1   0.262   0.350  XLXI_10/Mcount_rst_counter_xor<25> (XLXI_10/Result<25>)
     LUT6:I5->O            1   0.043   0.350  XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_SW2 (N79)
     LUT6:I5->O            1   0.043   0.000  XLXI_10/rst_counter_25_rstpot (XLXI_10/rst_counter_25_rstpot)
     FD:D                     -0.000          XLXI_10/rst_counter_25
    ----------------------------------------
    Total                      2.251ns (1.200ns logic, 1.051ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_9/clkdiv_0'
  Clock period: 1.385ns (frequency: 722.230MHz)
  Total number of paths / destination ports: 118 / 40
-------------------------------------------------------------------------
Delay:               1.385ns (Levels of Logic = 1)
  Source:            XLXI_8/get_23_1 (FF)
  Destination:       XLXI_8/Ai_15 (FF)
  Source Clock:      XLXI_9/clkdiv_0 rising
  Destination Clock: XLXI_9/clkdiv_0 rising

  Data Path: XLXI_8/get_23_1 to XLXI_8/Ai_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.522  XLXI_8/get_23_1 (XLXI_8/get_23_1)
     LUT5:I1->O           16   0.043   0.422  XLXI_8/Dctr[4]_get_23[1]_AND_2_o21 (XLXI_8/Dctr[4]_get_23[1]_AND_2_o)
     FDE:CE                    0.161          XLXI_8/Ai_0
    ----------------------------------------
    Total                      1.385ns (0.440ns logic, 0.945ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1218 / 83
-------------------------------------------------------------------------
Offset:              2.087ns (Levels of Logic = 4)
  Source:            K_COL<2> (PAD)
  Destination:       XLXI_10/counter_16 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: K_COL<2> to XLXI_10/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.630  K_COL_2_IBUF (K_COL_2_IBUF)
     LUT6:I0->O            1   0.043   0.350  XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_SW0_1 (XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_SW0)
     LUT5:I4->O            1   0.043   0.000  XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_lut (XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_lut)
     MUXCY:S->O            6   0.390   0.367  XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o_cy (XLXI_10/btn_temp[4]_sw_temp[15]_OR_28_o)
     FDRE:R                    0.264          XLXI_10/counter_13
    ----------------------------------------
    Total                      2.087ns (0.740ns logic, 1.347ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_9/clkdiv_0'
  Total number of paths / destination ports: 54 / 19
-------------------------------------------------------------------------
Offset:              1.264ns (Levels of Logic = 2)
  Source:            SW<5> (PAD)
  Destination:       XLXI_8/Ai_15 (FF)
  Destination Clock: XLXI_9/clkdiv_0 rising

  Data Path: SW<5> to XLXI_8/Ai_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.637  SW_5_IBUF (SW_5_IBUF)
     LUT5:I0->O           16   0.043   0.422  XLXI_8/Dctr[4]_get_23[1]_AND_2_o21 (XLXI_8/Dctr[4]_get_23[1]_AND_2_o)
     FDE:CE                    0.161          XLXI_8/Ai_0
    ----------------------------------------
    Total                      1.264ns (0.204ns logic, 1.060ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 795 / 12
-------------------------------------------------------------------------
Offset:              5.997ns (Levels of Logic = 9)
  Source:            XLXI_9/clkdiv_17 (FF)
  Destination:       SEGMENT<0> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_9/clkdiv_17 to SEGMENT<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  XLXI_9/clkdiv_17 (XLXI_9/clkdiv_17)
     INV:I->O              2   0.317   0.608  XLXI_12/XLXI_1/MUX2/XLXI_2 (XLXI_12/XLXI_1/MUX2/XLXN_7)
     AND2:I1->O            4   0.053   0.620  XLXI_12/XLXI_1/MUX2/XLXI_5 (XLXI_12/XLXI_1/MUX2/x_3)
     AND2:I1->O            1   0.053   0.603  XLXI_12/XLXI_1/MUX2/XLXI_14 (XLXI_12/XLXI_1/MUX2/XLXN_40)
     OR4:I1->O            11   0.053   0.395  XLXI_12/XLXI_1/MUX2/XLXI_16 (XLXI_12/Hex<1>)
     INV:I->O              8   0.317   0.561  XLXI_12/XLXI_3/XLXI_325 (XLXI_12/XLXI_3/XLXN_472)
     AND4:I2->O            2   0.134   0.500  XLXI_12/XLXI_3/XLXI_55 (XLXI_12/XLXI_3/XLXN_107)
     OR4:I3->O             1   0.161   0.603  XLXI_12/XLXI_3/XLXI_15 (XLXI_12/XLXI_3/XLXN_14)
     OR2:I1->O             1   0.053   0.339  XLXI_12/XLXI_3/XLXI_13 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.997ns (1.377ns logic, 4.620ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_9/clkdiv_0'
  Total number of paths / destination ports: 403 / 10
-------------------------------------------------------------------------
Offset:              4.660ns (Levels of Logic = 7)
  Source:            XLXI_8/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_9/clkdiv_0 rising

  Data Path: XLXI_8/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             24   0.236   0.727  XLXI_8/state_0 (XLXI_8/state_0)
     LUT5:I0->O            1   0.043   0.613  XLXI_8/blink<0>1 (blink<0>)
     AND2:I0->O            1   0.043   0.522  XLXI_12/XLXI_1/MUX3/XLXI_23 (XLXI_12/XLXI_1/MUX3/XLXN_49)
     OR4:I2->O             1   0.134   0.339  XLXI_12/XLXI_1/MUX3/XLXI_26 (XLXI_12/XLXI_1/o<3>)
     BUF:I->O              1   0.317   0.613  XLXI_12/XLXI_1/XLXI_7 (XLXI_12/XLXN_7)
     AND2:I0->O            7   0.043   0.647  XLXI_12/XLXI_2 (XLXI_12/XLXN_9)
     OR2:I0->O             1   0.043   0.339  XLXI_12/XLXI_3/XLXI_1 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                      4.660ns (0.859ns logic, 3.801ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 89 / 12
-------------------------------------------------------------------------
Delay:               4.231ns (Levels of Logic = 8)
  Source:            SW<7> (PAD)
  Destination:       SEGMENT<6> (PAD)

  Data Path: SW<7> to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.534  SW_7_IBUF (SW_7_IBUF)
     LUT5:I2->O            1   0.043   0.613  XLXI_8/blink<0>1 (blink<0>)
     AND2:I0->O            1   0.043   0.522  XLXI_12/XLXI_1/MUX3/XLXI_23 (XLXI_12/XLXI_1/MUX3/XLXN_49)
     OR4:I2->O             1   0.134   0.339  XLXI_12/XLXI_1/MUX3/XLXI_26 (XLXI_12/XLXI_1/o<3>)
     BUF:I->O              1   0.317   0.613  XLXI_12/XLXI_1/XLXI_7 (XLXI_12/XLXN_7)
     AND2:I0->O            7   0.043   0.647  XLXI_12/XLXI_2 (XLXI_12/XLXN_9)
     OR2:I0->O             1   0.043   0.339  XLXI_12/XLXI_3/XLXI_1 (SEGMENT_6_OBUF)
     OBUF:I->O                 0.000          SEGMENT_6_OBUF (SEGMENT<6>)
    ----------------------------------------
    Total                      4.231ns (0.623ns logic, 3.608ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_9/clkdiv_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_9/clkdiv_0|    1.385|         |         |         |
clk_100mhz     |    0.873|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    2.251|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 67.00 secs
Total CPU time to Xst completion: 66.89 secs
 
--> 

Total memory usage is 4793084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  139 (   0 filtered)
Number of infos    :    4 (   0 filtered)

