/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [7:0] _02_;
  reg [13:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [27:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [20:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(in_data[178] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_19z = !(celloutsig_1_15z[18] ? celloutsig_1_12z : celloutsig_1_11z[0]);
  assign celloutsig_0_10z = !(celloutsig_0_0z ? celloutsig_0_9z[2] : celloutsig_0_2z[27]);
  assign celloutsig_0_31z = celloutsig_0_29z | ~(celloutsig_0_2z[27]);
  assign celloutsig_1_6z = in_data[179] | ~(celloutsig_1_1z);
  assign celloutsig_1_9z = celloutsig_1_2z ^ celloutsig_1_4z[4];
  assign celloutsig_0_6z = celloutsig_0_5z ^ celloutsig_0_4z[6];
  assign celloutsig_1_13z = celloutsig_1_9z ^ celloutsig_1_11z[2];
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_10z[16:11], celloutsig_1_6z, celloutsig_1_6z };
  reg [7:0] _13_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 8'h00;
    else _13_ <= { celloutsig_0_2z[19:16], celloutsig_0_8z[3:1], celloutsig_0_5z };
  assign { _02_[7:5], _00_, _02_[3:0] } = _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_0_14z[11:1], celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[102:101], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } & celloutsig_1_3z[4:0];
  assign celloutsig_0_14z = { celloutsig_0_4z[8:4], celloutsig_0_8z[3:1], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z } / { 1'h1, _02_[5], _00_, _02_[3:0], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z[4:1], in_data[0] };
  assign celloutsig_1_0z = in_data[102:100] >= in_data[149:147];
  assign celloutsig_1_5z = celloutsig_1_4z[3:1] >= { celloutsig_1_3z[4:3], celloutsig_1_1z };
  assign celloutsig_0_40z = celloutsig_0_2z[18:10] <= { _02_[7:5], _00_, _02_[3:0], celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[166:159], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[165:161], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[9:2] % { 1'h1, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[7:0], celloutsig_0_10z };
  assign celloutsig_1_10z = { celloutsig_1_7z[6:1], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z } * { in_data[173:165], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_7z[4:0] * { celloutsig_0_8z[3:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_3z[3] ? celloutsig_0_2z[10:0] : { in_data[16:9], celloutsig_0_1z };
  assign celloutsig_0_48z = celloutsig_0_31z ? { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_8z[3:1], celloutsig_0_5z } : { celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_1_11z = celloutsig_1_4z[2] ? { celloutsig_1_10z[20:19], celloutsig_1_8z } : { celloutsig_1_7z[5:4], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_16z ? in_data[166:161] : _01_[7:2];
  assign celloutsig_0_8z[3:1] = celloutsig_0_4z[4] ? { in_data[74:73], celloutsig_0_6z } : celloutsig_0_7z[4:2];
  assign celloutsig_0_12z = celloutsig_0_0z ? celloutsig_0_3z[4:1] : celloutsig_0_7z[4:1];
  assign celloutsig_0_13z = celloutsig_0_1z[1] ? { celloutsig_0_7z[4:1], celloutsig_0_0z } : { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_0z ? celloutsig_0_2z[17:9] : { celloutsig_0_7z[5:1], celloutsig_0_12z };
  assign celloutsig_0_5z = { celloutsig_0_4z[10:9], celloutsig_0_4z } != celloutsig_0_2z[19:7];
  assign celloutsig_1_8z = celloutsig_1_4z[2:0] != celloutsig_1_7z[6:4];
  assign celloutsig_1_12z = { celloutsig_1_7z[4], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z } != in_data[143:133];
  assign celloutsig_1_14z = { celloutsig_1_4z[1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z } != { in_data[182:171], celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[152:145], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_13z } != { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_0z = | in_data[72:57];
  assign celloutsig_0_16z = | { _02_[6:5], _00_, _02_[3:0] };
  assign celloutsig_0_29z = | { celloutsig_0_9z[2:1], celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_39z = ^ { celloutsig_0_12z, celloutsig_0_29z };
  assign celloutsig_1_1z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = ^ _03_[6:2];
  assign celloutsig_1_15z = { in_data[161:152], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z } << { in_data[154:138], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[2:0] << in_data[42:40];
  assign celloutsig_0_2z = { in_data[44:19], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[73:48], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_17z[5:1] <<< { celloutsig_0_3z[2:0], celloutsig_0_40z, celloutsig_0_39z };
  assign celloutsig_0_3z = in_data[25:21] <<< in_data[70:66];
  assign celloutsig_0_7z = { celloutsig_0_2z[19:18], celloutsig_0_6z, celloutsig_0_1z } - { celloutsig_0_3z[1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_3z[4:2], celloutsig_0_13z, celloutsig_0_8z[3:1], celloutsig_0_5z } - _03_[11:0];
  assign celloutsig_0_26z = celloutsig_0_22z[8:3] ~^ { _02_[6:5], _00_, _02_[3:1] };
  assign _02_[4] = _00_;
  assign celloutsig_0_8z[0] = celloutsig_0_5z;
  assign { out_data[133:128], out_data[96], out_data[39:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
