// Seed: 532077269
module module_0;
  assign module_2.id_5 = 0;
  always id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  not primCall (id_1, id_3);
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input supply1 id_0,
    input uwire id_1,
    output tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    id_7,
    input tri id_5
);
  tri0 id_8 = -1 - "";
  tri1 id_9, id_10, id_11, id_12, id_13;
  assign id_11 = -1;
  assign id_4  = ~-1;
  always_latch $display;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_14, id_15;
endmodule
