#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 11 09:13:21 2023
# Process ID: 4844
# Current directory: C:/Users/miche/git/I-DNN/vivado/scripts/mains
# Command line: vivado.exe -mode batch -source ./tcl/DB_fixed_time_NVREG_DELAY_2_simulation_batch.tcl
# Log file: C:/Users/miche/git/I-DNN/vivado/scripts/mains/vivado.log
# Journal file: C:/Users/miche/git/I-DNN/vivado/scripts/mains\vivado.jou
#-----------------------------------------------------------
source ./tcl/DB_fixed_time_NVREG_DELAY_2_simulation_batch.tcl
# set_param general.MaxThreads 4
# open_project ../../vivado/I-DNN/I-DNN.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/miche/git/I-DNN/vivado/vivado/I-DNN/I-DNN.gen/sources_1'.
Scanning sources...
Finished scanning sources
# set_property top I_DNN_multiple_images_tb [get_filesets sim_1]
# set_property top_lib xil_defaultlib [get_filesets sim_1]
# update_compile_order -fileset sim_1
update_compile_order: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.652 ; gain = 0.000
# set_property -name {xsim.simulate.runtime} -value {0us} -objects [get_filesets sim_1]
# set fp [open ./results/CB_results/CB_results_fixedtime_NVREG_DELAY_FACTOR2_voltage_trace10_4_2350_32278_73527.txt w]
# puts "Launching simulation..."
Launching simulation...
# flush stdout
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/miche/git/I-DNN/vivado/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'I_DNN_multiple_images_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/miche/git/I-DNN/vivado/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim'
"xvhdl --relax -prj I_DNN_multiple_images_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/fixed_pkg_2008.vhd" into library ieee_proposed
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN_MI_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/NVME_FRAMEWORK_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/INTERMITTENCY_EMULATOR_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_FSM_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_FSM_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_neuron.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_neuron'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/weight_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'weight_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/test_sfixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_sfixed'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/instant_pwr_calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instant_pwr_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/power_approximation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'power_approximation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/pwr_consumption_val_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwr_consumption_val_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/NORM/rams_sp_rf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rams_sp_rf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/ReLU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ReLU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/VAR_CNTR_PROCESS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VAR_CNTR_PROCESS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/unary_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unary_OR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/Sigmoid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sigmoid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I_DNN'
ERROR: [VRFC 10-4982] syntax error near 'rt' [C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd:455]
ERROR: [VRFC 10-4982] syntax error near 'nv_reg_comp1' [C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd:467]
ERROR: [VRFC 10-4982] syntax error near 'Port' [C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd:473]
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd:486]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd:69]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/miche/git/I-DNN/vivado/src/DNN/I_DNN.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/miche/git/I-DNN/vivado/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/miche/git/I-DNN/vivado/vivado/I-DNN/I-DNN.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.652 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "./tcl/DB_fixed_time_NVREG_DELAY_2_simulation_batch.tcl" line 11)
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 09:13:46 2023...
