--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml combination_lock.twx combination_lock.ncd -o
combination_lock.twr combination_lock.pcf -ucf combination_lock.ucf

Design file:              combination_lock.ncd
Physical constraint file: combination_lock.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |         8.715(R)|      SLOW  |         3.516(R)|      FAST  |clk_BUFGP         |   0.000|
digit<1>    |         8.794(R)|      SLOW  |         3.557(R)|      FAST  |clk_BUFGP         |   0.000|
digit<2>    |         8.317(R)|      SLOW  |         3.305(R)|      FAST  |clk_BUFGP         |   0.000|
digit<3>    |         8.580(R)|      SLOW  |         3.444(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0> |        11.384(R)|      SLOW  |         4.822(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        11.505(R)|      SLOW  |         4.692(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        11.612(R)|      SLOW  |         4.754(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        11.508(R)|      SLOW  |         4.805(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        12.033(R)|      SLOW  |         4.981(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        12.030(R)|      SLOW  |         5.186(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        11.365(R)|      SLOW  |         4.822(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.575|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 08 19:25:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



