$date
	Wed Sep 20 16:43:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clockdevider_tb $end
$var wire 1 ! outputled $end
$var wire 8 " counterout [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 8 % counterout [7:0] $end
$var reg 1 ! outputled $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
x$
0#
bx "
x!
$end
#2000000
1#
#4000000
