#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-546-g5cfb7d68)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564967d04030 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x564967d43690_0 .var/i "file", 31 0;
v0x564967d1c5d0_0 .var/i "i", 31 0;
v0x564967d1c690_0 .net "sig_../toggle-re.aig_!Q", 0 0, L_0x564967d99030;  1 drivers
v0x564967d1c760_0 .net "sig_../toggle-re.aig_Q", 0 0, L_0x564967d5e8c0;  1 drivers
v0x564967d1c830_0 .var "sig_../toggle-re.aig_clk", 0 0;
v0x564967d9ee70_0 .var "sig_../toggle-re.aig_enable", 0 0;
v0x564967d9ef30_0 .var "sig_../toggle-re.aig_reset", 0 0;
v0x564967d9efd0_0 .var "xorshift128_t", 31 0;
v0x564967d9f090_0 .var "xorshift128_w", 31 0;
v0x564967d9fa70_0 .var "xorshift128_x", 31 0;
v0x564967d9fb50_0 .var "xorshift128_y", 31 0;
v0x564967d9fc30_0 .var "xorshift128_z", 31 0;
S_0x564967cf8d80 .scope task, "../toggle-re.aig_print_header" "../toggle-re.aig_print_header" 2 78, 2 78 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_header ;
    %vpi_call 2 80 "$fdisplay", v0x564967d43690_0, "#OUT#" {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x564967d43690_0, "#OUT#   A   sig_../toggle-re.aig_enable " {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x564967d43690_0, "#OUT#   B   sig_../toggle-re.aig_reset " {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x564967d43690_0, "#OUT#   C   sig_../toggle-re.aig_clk " {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x564967d43690_0, "#OUT#   D   sig_../toggle-re.aig_!Q " {0 0 0};
    %vpi_call 2 85 "$fdisplay", v0x564967d43690_0, "#OUT#   E   sig_../toggle-re.aig_Q " {0 0 0};
    %vpi_call 2 86 "$fdisplay", v0x564967d43690_0, "#OUT#" {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x564967d43690_0, "#OUT# AB C DE" {0 0 0};
    %end;
S_0x564967cf8ba0 .scope task, "../toggle-re.aig_print_status" "../toggle-re.aig_print_status" 2 72, 2 72 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_print_status ;
    %load/vec4 v0x564967d9ee70_0;
    %load/vec4 v0x564967d9ef30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564967d1c830_0;
    %load/vec4 v0x564967d1c690_0;
    %load/vec4 v0x564967d1c760_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 74 "$fdisplay", v0x564967d43690_0, "#OUT# %b %b %b %t %d", S<2,vec4,u2>, S<1,vec4,u1>, S<0,vec4,u2>, $time, v0x564967d1c5d0_0 {3 0 0};
    %end;
S_0x564967cf89c0 .scope task, "../toggle-re.aig_reset" "../toggle-re.aig_reset" 2 38, 2 38 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564967d9ee70_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564967d9ef30_0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564967d1c830_0, 6;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564967d1c830_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564967d1c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564967d9ee70_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564967d9ef30_0, 4;
    %delay 100, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564967d1c830_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564967d1c830_0, 0;
    %delay 0, 0;
    %end;
S_0x564967cf87e0 .scope task, "../toggle-re.aig_test" "../toggle-re.aig_test" 2 91, 2 91 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_test ;
    %vpi_call 2 93 "$fdisplay", v0x564967d43690_0, "#OUT#\012#OUT# ==== ../toggle-re.aig  ====" {0 0 0};
    %fork TD_testbench...\/toggle\x2Dre.aig_reset, S_0x564967cf89c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564967d1c5d0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x564967d1c5d0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x564967d1c5d0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_header, S_0x564967cf8d80;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_data, S_0x564967cf8420;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_update_clock, S_0x564967cf8600;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/toggle\x2Dre.aig_print_status, S_0x564967cf8ba0;
    %join;
    %load/vec4 v0x564967d1c5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564967d1c5d0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x564967cf8600 .scope task, "../toggle-re.aig_update_clock" "../toggle-re.aig_update_clock" 2 65, 2 65 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_clock ;
    %fork TD_testbench.xorshift128, S_0x564967d43500;
    %join;
    %load/vec4 v0x564967d1c830_0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564967d9f090_0;
    %pushi/vec4 2, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %xor;
    %store/vec4 v0x564967d1c830_0, 0, 1;
    %end;
S_0x564967cf8420 .scope task, "../toggle-re.aig_update_data" "../toggle-re.aig_update_data" 2 55, 2 55 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench...\/toggle\x2Dre.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x564967d43500;
    %join;
    %load/vec4 v0x564967d9fa70_0;
    %load/vec4 v0x564967d9fb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564967d9fc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564967d9f090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x564967d9ee70_0, 2;
    %fork TD_testbench.xorshift128, S_0x564967d43500;
    %join;
    %load/vec4 v0x564967d9fa70_0;
    %load/vec4 v0x564967d9fb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564967d9fc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564967d9f090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x564967d9ef30_0, 4;
    %delay 100, 0;
    %end;
S_0x564967cf8240 .scope module, "uut_../toggle-re.aig" "../toggle-re.aig" 2 30, 3 3 0, S_0x564967d04030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "!Q";
    .port_info 4 /INPUT 1 "enable";
L_0x564967d5e6a0 .functor BUFZ 1, v0x564967ddd7d0_0, C4<0>, C4<0>, C4<0>;
L_0x564967d5e8c0 .functor BUFZ 1, L_0x564967d5e6a0, C4<0>, C4<0>, C4<0>;
L_0x564967d5e9d0 .functor BUFZ 1, v0x564967d9ef30_0, C4<0>, C4<0>, C4<0>;
L_0x564967dd7bc0 .functor BUFZ 1, v0x564967d9ee70_0, C4<0>, C4<0>, C4<0>;
L_0x564967d99030 .functor BUFZ 1, L_0x564967dafb90, C4<0>, C4<0>, C4<0>;
v0x564967da0630_0 .net "!Q", 0 0, L_0x564967d99030;  alias, 1 drivers
v0x564967da06f0_0 .net "Q", 0 0, L_0x564967d5e8c0;  alias, 1 drivers
v0x564967da07b0_0 .net "_00_", 0 0, L_0x564967dafb90;  1 drivers
v0x564967da08b0_0 .net "_01_", 0 0, L_0x564967d5e6a0;  1 drivers
v0x564967da0950_0 .net "_02_", 0 0, L_0x564967dd7bc0;  1 drivers
v0x564967da11f0_0 .net "_03_", 0 0, L_0x564967d5e7b0;  1 drivers
v0x564967da12e0_0 .net "_04_", 0 0, v0x564967ddd7d0_0;  1 drivers
v0x564967da1380_0 .net "_05_", 0 0, L_0x564967d5e590;  1 drivers
v0x564967da1470_0 .net "_06_", 0 0, L_0x564967d5e9d0;  1 drivers
v0x564967da1510_0 .net "clk", 0 0, v0x564967d1c830_0;  1 drivers
v0x564967d43330_0 .net "enable", 0 0, v0x564967d9ee70_0;  1 drivers
v0x564967d433d0_0 .net "reset", 0 0, v0x564967d9ef30_0;  1 drivers
S_0x564967dd9240 .scope module, "_07_" "$_DFF_P_" 3 23, 4 583 0, S_0x564967cf8240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
v0x564967dd9470_0 .net "C", 0 0, v0x564967d1c830_0;  alias, 1 drivers
v0x564967ddd710_0 .net "D", 0 0, L_0x564967d5e7b0;  alias, 1 drivers
v0x564967ddd7d0_0 .var "Q", 0 0;
E_0x564967ddecd0 .event posedge, v0x564967dd9470_0;
S_0x564967ddd8f0 .scope module, "_08_" "$_NOT_" 3 29, 4 56 0, S_0x564967cf8240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x564967dafb90 .functor NOT 1, v0x564967ddd7d0_0, C4<0>, C4<0>, C4<0>;
v0x564967ddc970_0 .net "A", 0 0, v0x564967ddd7d0_0;  alias, 1 drivers
v0x564967ddca30_0 .net "Y", 0 0, L_0x564967dafb90;  alias, 1 drivers
S_0x564967ddcb30 .scope module, "_09_" "$_XOR_" 3 33, 4 151 0, S_0x564967cf8240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x564967d5e590 .functor XOR 1, L_0x564967dd7bc0, v0x564967ddd7d0_0, C4<0>, C4<0>;
v0x564967d5de30_0 .net "A", 0 0, L_0x564967dd7bc0;  alias, 1 drivers
v0x564967d5def0_0 .net "B", 0 0, v0x564967ddd7d0_0;  alias, 1 drivers
v0x564967d5e000_0 .net "Y", 0 0, L_0x564967d5e590;  alias, 1 drivers
S_0x564967daf300 .scope module, "_10_" "$_AND_" 3 38, 4 75 0, S_0x564967cf8240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x564967d5e7b0 .functor AND 1, L_0x564967d5e9d0, L_0x564967d5e590, C4<1>, C4<1>;
v0x564967daf530_0 .net "A", 0 0, L_0x564967d5e9d0;  alias, 1 drivers
v0x564967daf610_0 .net "B", 0 0, L_0x564967d5e590;  alias, 1 drivers
v0x564967d5e100_0 .net "Y", 0 0, L_0x564967d5e7b0;  alias, 1 drivers
S_0x564967d43500 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x564967d04030;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x564967d9fa70_0;
    %load/vec4 v0x564967d9fa70_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x564967d9efd0_0, 0, 32;
    %load/vec4 v0x564967d9fb50_0;
    %store/vec4 v0x564967d9fa70_0, 0, 32;
    %load/vec4 v0x564967d9fc30_0;
    %store/vec4 v0x564967d9fb50_0, 0, 32;
    %load/vec4 v0x564967d9f090_0;
    %store/vec4 v0x564967d9fc30_0, 0, 32;
    %load/vec4 v0x564967d9f090_0;
    %load/vec4 v0x564967d9f090_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x564967d9efd0_0;
    %xor;
    %load/vec4 v0x564967d9efd0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x564967d9f090_0, 0, 32;
    %end;
    .scope S_0x564967dd9240;
T_7 ;
    %wait E_0x564967ddecd0;
    %load/vec4 v0x564967ddd710_0;
    %assign/vec4 v0x564967ddd7d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564967cf8240;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564967ddd7d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x564967d04030;
T_9 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x564967d9fa70_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x564967d9fb50_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x564967d9fc30_0, 0, 32;
    %pushi/vec4 1554578920, 0, 32;
    %store/vec4 v0x564967d9f090_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x564967d04030;
T_10 ;
    %vpi_func 2 107 "$fopen" 32, "toggle-re_out_syn1" {0 0 0};
    %store/vec4 v0x564967d43690_0, 0, 32;
    %fork TD_testbench...\/toggle\x2Dre.aig_test, S_0x564967cf87e0;
    %join;
    %vpi_call 2 109 "$fclose", v0x564967d43690_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "toggle-re_tb.v";
    "toggle-re_syn1.v";
    "/home/rock/ws/version/github/aman_goel/yosys/tests/tools/../../techlibs/common/simcells.v";
