Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/LAB_A4/Lab_02_160/halfaddr_160/tb_halfaddr_isim_beh.exe -prj D:/LAB_A4/Lab_02_160/halfaddr_160/tb_halfaddr_beh.prj work.tb_halfaddr work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/LAB_A4/Lab_02_160/halfaddr_160/halfaddr.v" into library work
Analyzing Verilog file "D:/LAB_A4/Lab_02_160/halfaddr_160/tb_halfaddr.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105980 KB
Fuse CPU Usage: 139 ms
Compiling module halfaddr
Compiling module tb_halfaddr
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/LAB_A4/Lab_02_160/halfaddr_160/tb_halfaddr_isim_beh.exe
Fuse Memory Usage: 110572 KB
Fuse CPU Usage: 139 ms
