<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='227' type='bool llvm::SIRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='984' c='_ZNK4llvm18TargetRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2047' ll='2066' type='bool llvm::SIRegisterInfo::shouldCoalesce(llvm::MachineInstr * MI, const llvm::TargetRegisterClass * SrcRC, unsigned int SubReg, const llvm::TargetRegisterClass * DstRC, unsigned int DstSubReg, const llvm::TargetRegisterClass * NewRC, llvm::LiveIntervals &amp; LIS) const'/>
