<p><u><strong>Environment</strong></u></p><ul><li>Zero latency memory is integrated at DMI.</li><li>Measured at native interface of CAIU0 and NCAIU0.</li></ul><p><br/></p><p><strong>1) CHI-AIU (CAIU0) to DMI turn-around latency (cycle)</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 32.6939%;"><colgroup><col style="width: 41.68%;"/><col style="width: 25.309%;"/><col style="width: 32.9817%;"/></colgroup><tbody><tr><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">03-Nov </th><th colspan="1" class="confluenceTh">14-Oct (Beta 3)</th></tr><tr><td class="confluenceTd">ReadNoSnp</td><td colspan="1" class="confluenceTd">28</td><td colspan="1" class="confluenceTd">25</td></tr><tr><td class="confluenceTd">ReadOnce</td><td colspan="1" class="confluenceTd">41</td><td colspan="1" class="confluenceTd">35</td></tr><tr><td class="confluenceTd">WriteNoSnp</td><td colspan="1" class="confluenceTd">60</td><td colspan="1" class="confluenceTd">58</td></tr><tr><td class="confluenceTd">WriteUniqueFull</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">27</span></td><td colspan="1" class="confluenceTd">23</td></tr></tbody></table></div><p><br/></p><p><br/></p><p><strong>2) NCAIU0 to DMI turn-around latency </strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 35.6964%;"><colgroup><col style="width: 37.4634%;"/><col style="width: 27.3883%;"/><col style="width: 35.1191%;"/></colgroup><tbody><tr><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">03-Nov </th><th colspan="1" class="confluenceTh">14-Oct(Beta3)</th></tr><tr><td class="confluenceTd">ReadNoSnp</td><td colspan="1" class="confluenceTd">34</td><td colspan="1" class="confluenceTd">33</td></tr><tr><td class="confluenceTd">ReadOnce</td><td colspan="1" class="confluenceTd">47</td><td colspan="1" class="confluenceTd">43</td></tr><tr><td class="confluenceTd">WriteNoSnp</td><td colspan="1" class="confluenceTd">66</td><td colspan="1" class="confluenceTd">65</td></tr><tr><td class="confluenceTd">WriteUniqueFull</td><td colspan="1" class="confluenceTd">65</td><td colspan="1" class="confluenceTd">62</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>3) CHI-AIU (CAIU0) to DMI turn-around latency (cycle), cache hit case</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable"><colgroup><col style="width: 41.68%;"/><col style="width: 25.309%;"/></colgroup><tbody><tr><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">03-Nov </th></tr><tr><td class="confluenceTd">ReadOnce</td><td colspan="1" class="confluenceTd">42</td></tr><tr><td class="confluenceTd">WriteUniqueFull</td><td colspan="1" class="confluenceTd">27</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>4) SMC latency </strong></p><p class="auto-cursor-target">NCore3.2 does not support multi-cycle RAM support, so SRAM access is always 1 cycle. </p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 33.9525%;"><colgroup><col style="width: 21.8855%;"/><col style="width: 48.6454%;"/><col style="width: 29.4882%;"/></colgroup><tbody><tr><th colspan="1" class="confluenceTh"><br/></th><th class="confluenceTh"><br/></th><th colspan="1" class="confluenceTh">03-Nov (1.3GHz target)</th></tr><tr><td rowspan="3" class="confluenceTd">Read</td><td class="confluenceTd"><p>CMDReq/MRDreq → DTRReq (Read Hit)</p><p>CCP ready  → CCP rdrsp : 6 cycles (First Beat)</p></td><td colspan="1" class="confluenceTd">9</td></tr><tr><td class="confluenceTd">CMDReq/MRDreq → AXI AR (read miss, forward)</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">AXI4 (rdata)  → DTRreq (read miss, back)</td><td colspan="1" class="confluenceTd">3</td></tr><tr><td rowspan="4" class="confluenceTd">Write</td><td colspan="1" class="confluenceTd">DTWreq → DTWrsp (write hit, DTWReq beat = 2)</td><td colspan="1" class="confluenceTd">7</td></tr><tr><td colspan="1" class="confluenceTd">DTWreq → DTWrsp(WT)</td><td colspan="1" class="confluenceTd">7</td></tr><tr><td colspan="1" class="confluenceTd">DTWreq –&gt; AW (WT)</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td colspan="1" class="confluenceTd">DTWreq → W (WT)</td><td colspan="1" class="confluenceTd">12</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>5) The below is readOnce latency breakdown (CAIU0 to DMI path, cache miss)</strong></p><p class="auto-cursor-target"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16165296/image2021-11-10_19-31-32.png?api=v2"></span></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Interval</th><th class="confluenceTh">Latency</th></tr><tr><td class="confluenceTd">Native to SMI</td><td class="confluenceTd">4</td></tr><tr><td class="confluenceTd">SMI to DCE in</td><td class="confluenceTd">6</td></tr><tr><td class="confluenceTd">DCE in to DCE out</td><td class="confluenceTd">7</td></tr><tr><td colspan="1" class="confluenceTd">DCE out to DMI in</td><td colspan="1" class="confluenceTd"><strong>8</strong></td></tr><tr><td colspan="1" class="confluenceTd">DMI RSP turn-around time</td><td colspan="1" class="confluenceTd"><strong>1</strong></td></tr><tr><td colspan="1" class="confluenceTd">DMI MRD out to DCE MRD in</td><td colspan="1" class="confluenceTd"><strong>6</strong></td></tr></tbody></table></div><p class="auto-cursor-target"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16165296/image2021-11-10_19-34-40.png?api=v2"></span></p>