# 6.2 ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆï¼šè£½å“å“è³ªã®è¦‹æ¥µã‚ã¨æµå‡ºé˜²æ­¢  
# 6.2 Wafer Testing: Identifying Good Chips and Preventing Defect Leakage

ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆï¼ˆWAT: Wafer Acceptance Testï¼‰ã¯ã€**ãƒãƒƒãƒ—ã”ã¨ã®å“è³ªã‚’æ¤œæŸ»ã—ã€å¾Œå·¥ç¨‹ã«é€²ã‚ã‚‹ã‹ã‚’åˆ¤æ–­ã™ã‚‹å·¥ç¨‹**ã§ã™ã€‚  
> Wafer testing (WAT) evaluates the quality of each die and determines whether it should proceed to the packaging stage.

é‡ç”£ã«ãŠã„ã¦ã¯ã€**ã‚¦ã‚¨ãƒèµ·å› ã®ä¸è‰¯ã‚’çµ¶å¯¾ã«æµå‡ºã•ã›ãªã„æœ€çµ‚é˜²è¡›ç·š**ã§ã™ã€‚  
> It acts as the **final defense against wafer-originated defects** in mass production.

---

## ğŸ” ä¸»ãªæ¤œæŸ»é …ç›®ï½œMajor Test Items

| æ¤œæŸ»é …ç›® / Item | å†…å®¹ / Description | æ¤œå‡ºç›®çš„ / Detection Target |
|------------------|--------------------|-----------------------------|
| **ã‚ªãƒ¼ãƒ—ãƒ³ï¼ã‚·ãƒ§ãƒ¼ãƒˆãƒã‚§ãƒƒã‚¯**<br>Open/Short Test | å„I/Oãƒ”ãƒ³ãƒ»ãƒã‚¹ãƒ©ã‚¤ãƒ³ã®å°é€šç¢ºèª<br>Check connectivity of I/O and internal buses | é…ç·šæ–­ç·šãƒ»çŸ­çµ¡ãƒ»ãƒ‘ãƒƒãƒ‰ä¸è‰¯<br>Open defects, shorts, pad anomalies |
| **ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»æµ**<br>Standby Current | ãƒãƒƒãƒ—éå‹•ä½œæ™‚ã®ãƒªãƒ¼ã‚¯æ¸¬å®š<br>Leak current in standby state | ã‚²ãƒ¼ãƒˆãƒªãƒ¼ã‚¯ã€ãƒãƒ«ã‚¯ãƒªãƒ¼ã‚¯ã€ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—å…†å€™<br>Gate/bulk leakage, latch-up precursor |
| **ã‚¢ã‚¯ãƒ†ã‚£ãƒ–é›»æµ**<br>Active Current | ãƒ­ã‚¸ãƒƒã‚¯å‹•ä½œä¸­ã®Iccæ¸¬å®š<br>Measure Icc under switching conditions | éå¤§æ¶ˆè²»ãƒ»å†…éƒ¨ã‚·ãƒ§ãƒ¼ãƒˆãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ä¸è‰¯<br>Overcurrent, short, timing violation |
| **ãƒ•ã‚¡ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒã‚§ãƒƒã‚¯**<br>Function Test | I/Oåå¿œãƒ»å†…éƒ¨å›è·¯ã®ãƒ­ã‚¸ãƒƒã‚¯å¿œç­”ã‚’ç¢ºèª<br>Observe I/O responses and logic behavior | è«–ç†è¨­è¨ˆãƒŸã‚¹ã€ã‚»ãƒ«é…ç½®ãƒŸã‚¹ã€ã‚¿ã‚¤ãƒŸãƒ³ã‚°ä¸ä¸€è‡´<br>Logic faults, misplacement, clock domain errors |
| **HVã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°**<br>HV Stress Test | é«˜è€åœ§ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã¸é«˜é›»åœ§å°åŠ <br>Apply high voltage to HV devices | ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œåŠ£åŒ–ï¼ˆCOPç­‰ï¼‰<br>Gate oxide degradation (e.g., COP) |
| **ç‰¹å®šæ©Ÿèƒ½æ¤œæŸ»**<br>Special Function Tests | DRAMä¿æŒãƒ†ã‚¹ãƒˆã€ADCç²¾åº¦ç¢ºèªãªã©<br>eDRAM retention, ADC accuracy, etc. | è£½å“å›ºæœ‰ã®å‹•ä½œæ¤œè¨¼<br>Device-specific fault screening |
| **MAPä½œæˆ**<br>Map Output | åˆå¦ã‚’ãƒãƒƒãƒ—åº§æ¨™ã¨ã¨ã‚‚ã«è¨˜éŒ²<br>Record pass/fail with XY map | ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸é¸åˆ¥ã€è§£æã€å‡ºè·åˆ¶å¾¡<br>Traceability, binning, shipping control |

> â€» è£½å“ã«ã‚ˆã‚Šã€ç‰¹æ®Šãƒ†ã‚¹ãƒˆï¼ˆe.g., embedded DRAM, HVã‚¹ã‚¤ãƒƒãƒï¼‰ãŒè¿½åŠ ã•ã‚Œã‚‹ã“ã¨ãŒã‚ã‚Šã¾ã™ã€‚  
> *Additional tests (e.g., eDRAM, HV switches) may be included depending on product.*

> â€» DRAMè£½å“ç‰¹æœ‰ã®ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆï¼ˆPause Refresh, Disturb Refreshç­‰ï¼‰ã®è©³ç´°ã¯ã€ä»¥ä¸‹ã®ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–æ•™æã«ã¾ã¨ã‚ã¦ã‚ã‚Šã¾ã™ï¼š  
> ğŸ“‚ [DRAM Wafer Test Bin Classification (0.25Âµmä¸–ä»£)](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1998/dram_wafer_test_binclass_0.25um.html)

---

## ğŸ—ºï¸ ãƒ¢ãƒ‹ã‚¿ãƒªãƒ³ã‚°ã®å½¹å‰²ï½œMonitoring Role

ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆã¯å˜ãªã‚‹é¸åˆ¥ã«ç•™ã¾ã‚‰ãšã€**å·¥ç¨‹ã®å‚¾å‘ç›£è¦–ã«ã‚‚æ´»ç”¨ã•ã‚Œã‚‹**ã€‚  
> Wafer test also functions as a **trend monitor for process stability**.

- **é¢å†…åˆ†å¸ƒã®ç¢ºèª**ï¼šä¸­å¿ƒ vs å‘¨è¾ºã®å·®ç•°  
- **ã‚¦ã‚¨ãƒé–“ãƒ»ãƒ­ãƒƒãƒˆé–“ã®ã°ã‚‰ã¤ãè©•ä¾¡**

â†’ å·¥ç¨‹ã®å¤‰å‹•ã‚’æ—©æœŸã«ç™ºè¦‹ã—ã€**å“è³ªç®¡ç†ãƒ«ãƒ¼ãƒ—ã«ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯**ã€‚  
> Early detection of process variation and **feedback to manufacturing**.

---

## ğŸ“Š Då€¤ã«ã‚ˆã‚‹æ¨ªæ–­çš„å“è³ªç®¡ç†ï½œCross-product Quality Monitoring via Defect Density (D-value)

æ­©ç•™ã¾ã‚Š $Y$ ã¯ã€ãƒãƒƒãƒ—é¢ç© $A$ ã¨æ¬ é™¥å¯†åº¦ $D$ ã‚’ç”¨ã„ã¦ã€ä»¥ä¸‹ã§è¡¨ã•ã‚Œã‚‹ï¼š  
> Yield $Y$ is modeled as:

$$Y = e^{-AD}$$

| ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ | æ„å‘³ / Meaning |
|------------|----------------|
| $A$        | ãƒãƒƒãƒ—é¢ç©ï¼ˆcmÂ²ï¼‰ / Chip area |
| $D$        | æ¬ é™¥å¯†åº¦ï¼ˆdefects/cmÂ²ï¼‰ / Defect density |

### â–¶ Då€¤ã®åˆ©ç‚¹ï¼ˆãƒ¡ãƒªãƒƒãƒˆï¼‰

- ç•°ãªã‚‹é¢ç©ã‚’æŒã¤è£½å“é–“ã§ã‚‚ **å…±é€šæŒ‡æ¨™ã¨ã—ã¦æ¯”è¼ƒå¯èƒ½**
- **è£…ç½®ãƒ»ææ–™ãƒ­ãƒƒãƒˆã®å½±éŸ¿** ã‚’æ¨ªæ–­çš„ã«è©•ä¾¡ã§ãã‚‹
- å¤šå“ç¨®å°‘é‡ç”Ÿç”£ã§ã‚‚å·¥ç¨‹å“è³ªã‚’ **å®šé‡çš„ã«è©•ä¾¡**

> Particularly effective for MEMS, analog, and custom SoCs where product variety is high.  
> *Useful for high-mix, low-volume manufacturing lines.*

---

## ğŸ›¡ï¸ ä¸è‰¯æµå‡ºã‚’é˜²ãé‡ç”£ã®ç›¾ï½œThe Last Line of Defense

| ãƒã‚¤ãƒ³ãƒˆ | è§£èª¬ |
|----------|------|
| âœ… åˆæ ¼ãƒãƒƒãƒ—ã®ã¿MAPã«è¨˜éŒ² | ä¸è‰¯ãƒãƒƒãƒ—ã¯å¾Œå·¥ç¨‹ã¸é€²ã¾ãªã„ |
| âš ï¸ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å¾Œä¸è‰¯ã¯é«˜ã‚³ã‚¹ãƒˆ | ã“ã“ã§ã®é˜²æ­¢ãŒã‚³ã‚¹ãƒˆå‰Šæ¸›ã«ç›´çµ |
| ğŸ§ª è£½å“å›ºæœ‰ã®ãƒ†ã‚¹ãƒˆãŒå¿…è¦ | HV, DRAMãªã©ã«ã¯å›ºæœ‰æ¤œæŸ»ã‚’è¨­è¨ˆ |

- **HVè£½å“**ï¼šã‚²ãƒ¼ãƒˆçµ¶ç¸è†œã®é«˜é›»åœ§æ¤œæŸ»ï¼ˆä¾‹ï¼šCOPï¼‰  
- **DRAMè£½å“**ï¼šã‚»ãƒ«ä¿æŒåŠ›ã€ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒ†ã‚¹ãƒˆãªã©

---

## ğŸ§¾ ãƒˆãƒ¬ãƒ¼ã‚µãƒ“ãƒªãƒ†ã‚£ã¨è¨˜éŒ²ï½œTraceability and Recording

- åˆå¦ãƒ»åº§æ¨™ãƒ»æ¸¬å®šå€¤ã¯ **MAPãƒ•ã‚¡ã‚¤ãƒ«** ã«ä¿å­˜ã•ã‚Œã‚‹  
> Test results, coordinates, and metrics are stored in a **wafer map**.

- ä¸è‰¯è§£æã€è£½å“ãƒˆãƒ¬ãƒ¼ã‚¹ã€å‡ºè·åˆ¶å¾¡ã«æ´»ç”¨  
> Used for failure analysis, product tracking, and shipping control.

---

## âœï¸ è£œè¶³ï½œNotes

- **ãƒ—ãƒ­ãƒ¼ãƒ–ã‚«ãƒ¼ãƒ‰ã§è£½å“ãƒãƒƒãƒ—ã‚’ç›´æ¥æ¸¬å®š**ã™ã‚‹  
> Test is conducted via **direct probing** of each die.

- **HVã‚¹ã‚¯ãƒªãƒ¼ãƒ‹ãƒ³ã‚°**ã¯ã€é«˜ä¿¡é ¼è£½å“ã§ã¯å¸¸æ™‚å®Ÿæ–½  
> HV screening is routine for **high-reliability devices**.

- **DRAMç­‰ã§ã¯è£½å“å›ºæœ‰ã®è¿½åŠ ãƒ†ã‚¹ãƒˆãŒä¸€èˆ¬çš„**  
> Device-specific tests are standard for DRAM, analog, etc.

---

## ğŸ’¡ ChatGPTæ´»ç”¨ãƒ—ãƒ­ãƒ³ãƒ—ãƒˆï½œPrompt for Learners

```markdown
ã€Œé¢ç©ãŒç•°ãªã‚‹2è£½å“ã§æ­©ç•™ã¾ã‚Šå·®ãŒå¤§ãã„ã€‚Då€¤ã‹ã‚‰è¦‹ã¦å·¥ç¨‹èµ·å› ã‹å“ç¨®ä¾å­˜ã‹åˆ¤åˆ¥ã›ã‚ˆã€
