<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_addrcheck.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL all coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_addrcheck.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">38</td>
            <td class="headerCovTableEntry">50</td>
            <td class="headerCovTableEntryMed">76.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:24</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Owner:</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: Checks the memory map for the address</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments:</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //********************************************************************************</a>
<a name="25"><span class="lineNum">      25 </span>            : module el2_lsu_addrcheck</a>
<a name="26"><span class="lineNum">      26 </span>            : import el2_pkg::*;</a>
<a name="27"><span class="lineNum">      27 </span>            : #(</a>
<a name="28"><span class="lineNum">      28 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            :  )(</a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">   79593483 :    input logic          lsu_c2_m_clk,              // clock</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineCov">        161 :    input logic          rst_l,                     // reset</span></a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">     463826 :    input logic [31:0]   start_addr_d,              // start address for lsu</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineCov">     463826 :    input logic [31:0]   end_addr_d,                // end address for lsu</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">     434311 :    input el2_lsu_pkt_t lsu_pkt_d,                 // packet in d</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineNoCov">          0 :    input logic [31:0]   dec_tlu_mrac_ff,           // CSR read</span></a>
<a name="37"><span class="lineNum">      37 </span><span class="lineCov">    1222369 :    input logic [3:0]    rs1_region_d,              // address rs operand [31:28]</span></a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">     393842 :    input logic [31:0]   rs1_d,                     // address rs operand</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">      13490 :    output logic         is_sideeffects_m,          // is sideffects space</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">     607110 :    output logic         addr_in_dccm_d,            // address in dccm</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :    output logic         addr_in_pic_d,             // address in pic</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">     607272 :    output logic         addr_external_d,           // address in external</span></a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">         72 :    output logic         access_fault_d,            // access fault</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :    output logic         misaligned_fault_d,        // misaligned</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :    output logic [3:0]   exc_mscause_d,             // mscause for access/misaligned faults</span></a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :    output logic         fir_dccm_access_error_d,   // Fast interrupt dccm access error</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    output logic         fir_nondccm_access_error_d,// Fast interrupt dccm access error</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">     158354 :     input logic lsu_pmp_error_start,</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">     158354 :     input logic lsu_pmp_error_end,</span></a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">    1005280 :    input  logic         scan_mode                  // Scan mode</span></a>
<a name="57"><span class="lineNum">      57 </span>            : );</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 :    logic        non_dccm_access_ok;</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">      14986 :    logic        is_sideeffects_d, is_aligned_d;</span></a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">     607110 :    logic        start_addr_in_dccm_d, end_addr_in_dccm_d;</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">     607110 :    logic        start_addr_in_dccm_region_d, end_addr_in_dccm_region_d;</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :    logic        start_addr_in_pic_d, end_addr_in_pic_d;</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineCov">     607110 :    logic        start_addr_in_pic_region_d, end_addr_in_pic_region_d;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">     615236 :    logic [4:0]  csr_idx;</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        439 :    logic        addr_in_iccm;</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">     607110 :    logic        start_addr_dccm_or_pic;</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">     607110 :    logic        base_reg_dccm_or_pic;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :    logic        unmapped_access_fault_d, mpu_access_fault_d, picm_access_fault_d, regpred_access_fault_d;</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :    logic        regcross_misaligned_fault_d, sideeffect_misaligned_fault_d;</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :    logic [3:0]  access_fault_mscause_d;</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :    logic [3:0]  misaligned_fault_mscause_d;</span></a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            :    if (pt.DCCM_ENABLE == 1) begin: Gen_dccm_enable</a>
<a name="76"><span class="lineNum">      76 </span>            :       // Start address check</a>
<a name="77"><span class="lineNum">      77 </span>            :       rvrangecheck #(.CCM_SADR(pt.DCCM_SADR),</a>
<a name="78"><span class="lineNum">      78 </span>            :                      .CCM_SIZE(pt.DCCM_SIZE)) start_addr_dccm_rangecheck (</a>
<a name="79"><span class="lineNum">      79 </span>            :          .addr(start_addr_d[31:0]),</a>
<a name="80"><span class="lineNum">      80 </span>            :          .in_range(start_addr_in_dccm_d),</a>
<a name="81"><span class="lineNum">      81 </span>            :          .in_region(start_addr_in_dccm_region_d)</a>
<a name="82"><span class="lineNum">      82 </span>            :       );</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :       // End address check</a>
<a name="85"><span class="lineNum">      85 </span>            :       rvrangecheck #(.CCM_SADR(pt.DCCM_SADR),</a>
<a name="86"><span class="lineNum">      86 </span>            :                      .CCM_SIZE(pt.DCCM_SIZE)) end_addr_dccm_rangecheck (</a>
<a name="87"><span class="lineNum">      87 </span>            :          .addr(end_addr_d[31:0]),</a>
<a name="88"><span class="lineNum">      88 </span>            :          .in_range(end_addr_in_dccm_d),</a>
<a name="89"><span class="lineNum">      89 </span>            :          .in_region(end_addr_in_dccm_region_d)</a>
<a name="90"><span class="lineNum">      90 </span>            :       );</a>
<a name="91"><span class="lineNum">      91 </span>            :    end else begin: Gen_dccm_disable // block: Gen_dccm_enable</a>
<a name="92"><span class="lineNum">      92 </span>            :       assign start_addr_in_dccm_d = '0;</a>
<a name="93"><span class="lineNum">      93 </span>            :       assign start_addr_in_dccm_region_d = '0;</a>
<a name="94"><span class="lineNum">      94 </span>            :       assign end_addr_in_dccm_d = '0;</a>
<a name="95"><span class="lineNum">      95 </span>            :       assign end_addr_in_dccm_region_d = '0;</a>
<a name="96"><span class="lineNum">      96 </span>            :    end</a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span>            :    if (pt.ICCM_ENABLE == 1) begin : check_iccm</a>
<a name="99"><span class="lineNum">      99 </span>            :       assign addr_in_iccm =  (start_addr_d[31:28] == pt.ICCM_REGION);</a>
<a name="100"><span class="lineNum">     100 </span>            :    end else begin</a>
<a name="101"><span class="lineNum">     101 </span>            :      assign addr_in_iccm = 1'b0;</a>
<a name="102"><span class="lineNum">     102 </span>            :    end</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            :    // PIC memory check</a>
<a name="105"><span class="lineNum">     105 </span>            :    // Start address check</a>
<a name="106"><span class="lineNum">     106 </span>            :    rvrangecheck #(.CCM_SADR(pt.PIC_BASE_ADDR),</a>
<a name="107"><span class="lineNum">     107 </span>            :                   .CCM_SIZE(pt.PIC_SIZE)) start_addr_pic_rangecheck (</a>
<a name="108"><span class="lineNum">     108 </span>            :       .addr(start_addr_d[31:0]),</a>
<a name="109"><span class="lineNum">     109 </span>            :       .in_range(start_addr_in_pic_d),</a>
<a name="110"><span class="lineNum">     110 </span>            :       .in_region(start_addr_in_pic_region_d)</a>
<a name="111"><span class="lineNum">     111 </span>            :    );</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            :    // End address check</a>
<a name="114"><span class="lineNum">     114 </span>            :    rvrangecheck #(.CCM_SADR(pt.PIC_BASE_ADDR),</a>
<a name="115"><span class="lineNum">     115 </span>            :                   .CCM_SIZE(pt.PIC_SIZE)) end_addr_pic_rangecheck (</a>
<a name="116"><span class="lineNum">     116 </span>            :       .addr(end_addr_d[31:0]),</a>
<a name="117"><span class="lineNum">     117 </span>            :       .in_range(end_addr_in_pic_d),</a>
<a name="118"><span class="lineNum">     118 </span>            :       .in_region(end_addr_in_pic_region_d)</a>
<a name="119"><span class="lineNum">     119 </span>            :    );</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span>            :    assign start_addr_dccm_or_pic  = start_addr_in_dccm_region_d | start_addr_in_pic_region_d;</a>
<a name="122"><span class="lineNum">     122 </span>            :    assign base_reg_dccm_or_pic    = (|((rs1_region_d[3:0] == pt.DCCM_REGION) &amp; pt.DCCM_ENABLE)) | (rs1_region_d[3:0] == pt.PIC_REGION);</a>
<a name="123"><span class="lineNum">     123 </span>            :    assign addr_in_dccm_d          = (start_addr_in_dccm_d &amp; end_addr_in_dccm_d);</a>
<a name="124"><span class="lineNum">     124 </span>            :    assign addr_in_pic_d           = (start_addr_in_pic_d &amp; end_addr_in_pic_d);</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            :    assign addr_external_d   = ~(start_addr_in_dccm_region_d | start_addr_in_pic_region_d);</a>
<a name="127"><span class="lineNum">     127 </span>            :    assign csr_idx[4:0]       = {start_addr_d[31:28], 1'b1};</a>
<a name="128"><span class="lineNum">     128 </span>            :    assign is_sideeffects_d = dec_tlu_mrac_ff[csr_idx] &amp; ~(start_addr_in_dccm_region_d | start_addr_in_pic_region_d | addr_in_iccm) &amp; lsu_pkt_d.valid &amp; (lsu_pkt_d.store | lsu_pkt_d.load);  //every region has the 2 LSB indicating ( 1: sideeffects/no_side effects, and 0: cacheable ). Ignored in internal regions</a>
<a name="129"><span class="lineNum">     129 </span>            :    assign is_aligned_d    = (lsu_pkt_d.word &amp; (start_addr_d[1:0] == 2'b0)) |</a>
<a name="130"><span class="lineNum">     130 </span>            :                                                             (lsu_pkt_d.half &amp; (start_addr_d[0] == 1'b0)) |</a>
<a name="131"><span class="lineNum">     131 </span>            :                                                             lsu_pkt_d.by;</a>
<a name="132"><span class="lineNum">     132 </span>            : </a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">    1005280 :    logic ACCESS0_STARTOK;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">    1005280 :    logic ACCESS1_STARTOK;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">    1005280 :    logic ACCESS2_STARTOK;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">    1005280 :    logic ACCESS3_STARTOK;</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineCov">    1005280 :    logic ACCESS4_STARTOK;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">    1005280 :    logic ACCESS5_STARTOK;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">    1005280 :    logic ACCESS6_STARTOK;</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineCov">    1005280 :    logic ACCESS7_STARTOK;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">    1005280 :    logic ACCESS0_ENDOK;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">    1005280 :    logic ACCESS1_ENDOK;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">    1005280 :    logic ACCESS2_ENDOK;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">    1005280 :    logic ACCESS3_ENDOK;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">    1005280 :    logic ACCESS4_ENDOK;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">    1005280 :    logic ACCESS5_ENDOK;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineCov">    1005280 :    logic ACCESS6_ENDOK;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineCov">    1005280 :    logic ACCESS7_ENDOK;</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :    assign ACCESS0_STARTOK = pt.DATA_ACCESS_ENABLE0 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK0)) == (pt.DATA_ACCESS_ADDR0 | pt.DATA_ACCESS_MASK0);</a>
<a name="151"><span class="lineNum">     151 </span>            :    assign ACCESS1_STARTOK = pt.DATA_ACCESS_ENABLE1 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK1)) == (pt.DATA_ACCESS_ADDR1 | pt.DATA_ACCESS_MASK1);</a>
<a name="152"><span class="lineNum">     152 </span>            :    assign ACCESS2_STARTOK = pt.DATA_ACCESS_ENABLE2 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK2)) == (pt.DATA_ACCESS_ADDR2 | pt.DATA_ACCESS_MASK2);</a>
<a name="153"><span class="lineNum">     153 </span>            :    assign ACCESS3_STARTOK = pt.DATA_ACCESS_ENABLE3 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK3)) == (pt.DATA_ACCESS_ADDR3 | pt.DATA_ACCESS_MASK3);</a>
<a name="154"><span class="lineNum">     154 </span>            :    assign ACCESS4_STARTOK = pt.DATA_ACCESS_ENABLE4 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK4)) == (pt.DATA_ACCESS_ADDR4 | pt.DATA_ACCESS_MASK4);</a>
<a name="155"><span class="lineNum">     155 </span>            :    assign ACCESS5_STARTOK = pt.DATA_ACCESS_ENABLE5 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK5)) == (pt.DATA_ACCESS_ADDR5 | pt.DATA_ACCESS_MASK5);</a>
<a name="156"><span class="lineNum">     156 </span>            :    assign ACCESS6_STARTOK = pt.DATA_ACCESS_ENABLE6 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK6)) == (pt.DATA_ACCESS_ADDR6 | pt.DATA_ACCESS_MASK6);</a>
<a name="157"><span class="lineNum">     157 </span>            :    assign ACCESS7_STARTOK = pt.DATA_ACCESS_ENABLE7 &amp; ((start_addr_d[31:0] | pt.DATA_ACCESS_MASK7)) == (pt.DATA_ACCESS_ADDR7 | pt.DATA_ACCESS_MASK7);</a>
<a name="158"><span class="lineNum">     158 </span>            :    assign ACCESS0_ENDOK   = pt.DATA_ACCESS_ENABLE0 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK0)) == (pt.DATA_ACCESS_ADDR0 | pt.DATA_ACCESS_MASK0);</a>
<a name="159"><span class="lineNum">     159 </span>            :    assign ACCESS1_ENDOK   = pt.DATA_ACCESS_ENABLE1 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK1)) == (pt.DATA_ACCESS_ADDR1 | pt.DATA_ACCESS_MASK1);</a>
<a name="160"><span class="lineNum">     160 </span>            :    assign ACCESS2_ENDOK   = pt.DATA_ACCESS_ENABLE2 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK2)) == (pt.DATA_ACCESS_ADDR2 | pt.DATA_ACCESS_MASK2);</a>
<a name="161"><span class="lineNum">     161 </span>            :    assign ACCESS3_ENDOK   = pt.DATA_ACCESS_ENABLE3 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK3)) == (pt.DATA_ACCESS_ADDR3 | pt.DATA_ACCESS_MASK3);</a>
<a name="162"><span class="lineNum">     162 </span>            :    assign ACCESS4_ENDOK   = pt.DATA_ACCESS_ENABLE4 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK4)) == (pt.DATA_ACCESS_ADDR4 | pt.DATA_ACCESS_MASK4);</a>
<a name="163"><span class="lineNum">     163 </span>            :    assign ACCESS5_ENDOK   = pt.DATA_ACCESS_ENABLE5 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK5)) == (pt.DATA_ACCESS_ADDR5 | pt.DATA_ACCESS_MASK5);</a>
<a name="164"><span class="lineNum">     164 </span>            :    assign ACCESS6_ENDOK   = pt.DATA_ACCESS_ENABLE6 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK6)) == (pt.DATA_ACCESS_ADDR6 | pt.DATA_ACCESS_MASK6);</a>
<a name="165"><span class="lineNum">     165 </span>            :    assign ACCESS7_ENDOK   = pt.DATA_ACCESS_ENABLE7 &amp; ((end_addr_d[31:0]   | pt.DATA_ACCESS_MASK7)) == (pt.DATA_ACCESS_ADDR7 | pt.DATA_ACCESS_MASK7);</a>
<a name="166"><span class="lineNum">     166 </span>            : </a>
<a name="167"><span class="lineNum">     167 </span>            :   if (pt.PMP_ENTRIES == 0) begin</a>
<a name="168"><span class="lineNum">     168 </span>            :    assign non_dccm_access_ok = (~(|{pt.DATA_ACCESS_ENABLE0,pt.DATA_ACCESS_ENABLE1,pt.DATA_ACCESS_ENABLE2,pt.DATA_ACCESS_ENABLE3,pt.DATA_ACCESS_ENABLE4,pt.DATA_ACCESS_ENABLE5,pt.DATA_ACCESS_ENABLE6,pt.DATA_ACCESS_ENABLE7})) |</a>
<a name="169"><span class="lineNum">     169 </span>            :                                (( ACCESS0_STARTOK|</a>
<a name="170"><span class="lineNum">     170 </span>            :                                   ACCESS1_STARTOK|</a>
<a name="171"><span class="lineNum">     171 </span>            :                                   ACCESS2_STARTOK|</a>
<a name="172"><span class="lineNum">     172 </span>            :                                   ACCESS3_STARTOK|</a>
<a name="173"><span class="lineNum">     173 </span>            :                                   ACCESS4_STARTOK|</a>
<a name="174"><span class="lineNum">     174 </span>            :                                   ACCESS5_STARTOK|</a>
<a name="175"><span class="lineNum">     175 </span>            :                                   ACCESS6_STARTOK|</a>
<a name="176"><span class="lineNum">     176 </span>            :                                  ACCESS7_STARTOK)   &amp;</a>
<a name="177"><span class="lineNum">     177 </span>            :                                 ( ACCESS0_ENDOK|</a>
<a name="178"><span class="lineNum">     178 </span>            :                                   ACCESS1_ENDOK|</a>
<a name="179"><span class="lineNum">     179 </span>            :                                   ACCESS2_ENDOK|</a>
<a name="180"><span class="lineNum">     180 </span>            :                                   ACCESS3_ENDOK|</a>
<a name="181"><span class="lineNum">     181 </span>            :                                   ACCESS4_ENDOK|</a>
<a name="182"><span class="lineNum">     182 </span>            :                                   ACCESS5_ENDOK|</a>
<a name="183"><span class="lineNum">     183 </span>            :                                   ACCESS6_ENDOK|</a>
<a name="184"><span class="lineNum">     184 </span>            :                                  ACCESS7_ENDOK));</a>
<a name="185"><span class="lineNum">     185 </span>            :   end</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            :    // Access fault logic</a>
<a name="188"><span class="lineNum">     188 </span>            :    // 0. Unmapped local memory : Addr in dccm region but not in dccm offset OR Addr in picm region but not in picm offset OR DCCM -&gt; PIC cross when DCCM/PIC in same region</a>
<a name="189"><span class="lineNum">     189 </span>            :    // 1. Uncorrectable (double bit) ECC error</a>
<a name="190"><span class="lineNum">     190 </span>            :    // 3. Address is not in a populated non-dccm region</a>
<a name="191"><span class="lineNum">     191 </span>            :    // 5. Region predication access fault: Base Address in DCCM/PIC and Final address in non-DCCM/non-PIC region or vice versa</a>
<a name="192"><span class="lineNum">     192 </span>            :    // 6. Ld/St access to picm are not word aligned or word size</a>
<a name="193"><span class="lineNum">     193 </span>            :    assign regpred_access_fault_d  = (start_addr_dccm_or_pic ^ base_reg_dccm_or_pic);                   // 5. Region predication access fault: Base Address in DCCM/PIC and Final address in non-DCCM/non-PIC region or vice versa</a>
<a name="194"><span class="lineNum">     194 </span>            :    assign picm_access_fault_d     = (addr_in_pic_d &amp; ((start_addr_d[1:0] != 2'b0) | ~lsu_pkt_d.word));                                               // 6. Ld/St access to picm are not word aligned or word size</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :    if (pt.DCCM_ENABLE &amp; (pt.DCCM_REGION == pt.PIC_REGION)) begin</a>
<a name="197"><span class="lineNum">     197 </span>            :       assign unmapped_access_fault_d = ((start_addr_in_dccm_region_d &amp; ~(start_addr_in_dccm_d | start_addr_in_pic_d)) |   // 0. Addr in dccm/pic region but not in dccm/pic offset</a>
<a name="198"><span class="lineNum">     198 </span>            :                                         (end_addr_in_dccm_region_d &amp; ~(end_addr_in_dccm_d | end_addr_in_pic_d))       |   // 0. Addr in dccm/pic region but not in dccm/pic offset</a>
<a name="199"><span class="lineNum">     199 </span>            :                                         (start_addr_in_dccm_d &amp; end_addr_in_pic_d)                                    |   // 0. DCCM -&gt; PIC cross when DCCM/PIC in same region</a>
<a name="200"><span class="lineNum">     200 </span>            :                                         (start_addr_in_pic_d  &amp; end_addr_in_dccm_d));                                     // 0. DCCM -&gt; PIC cross when DCCM/PIC in same region</a>
<a name="201"><span class="lineNum">     201 </span>            :     if (pt.PMP_ENTRIES &gt; 0) begin</a>
<a name="202"><span class="lineNum">     202 </span>            :       assign mpu_access_fault_d   = (lsu_pmp_error_start | lsu_pmp_error_end);                                         // X. Address is in blocked region</a>
<a name="203"><span class="lineNum">     203 </span>            :     end else begin</a>
<a name="204"><span class="lineNum">     204 </span>            :       assign mpu_access_fault_d   = (~start_addr_in_dccm_region_d &amp; ~non_dccm_access_ok);                              // 3. Address is not in a populated non-dccm region</a>
<a name="205"><span class="lineNum">     205 </span>            :     end</a>
<a name="206"><span class="lineNum">     206 </span>            :    end else begin</a>
<a name="207"><span class="lineNum">     207 </span>            :       assign unmapped_access_fault_d = ((start_addr_in_dccm_region_d &amp; ~start_addr_in_dccm_d)                              |   // 0. Addr in dccm region but not in dccm offset</a>
<a name="208"><span class="lineNum">     208 </span>            :                                         (end_addr_in_dccm_region_d &amp; ~end_addr_in_dccm_d)                                  |   // 0. Addr in dccm region but not in dccm offset</a>
<a name="209"><span class="lineNum">     209 </span>            :                                         (start_addr_in_pic_region_d &amp; ~start_addr_in_pic_d)                                |   // 0. Addr in picm region but not in picm offset</a>
<a name="210"><span class="lineNum">     210 </span>            :                                         (end_addr_in_pic_region_d &amp; ~end_addr_in_pic_d));                                      // 0. Addr in picm region but not in picm offset</a>
<a name="211"><span class="lineNum">     211 </span>            :     if (pt.PMP_ENTRIES &gt; 0) begin</a>
<a name="212"><span class="lineNum">     212 </span>            :       assign mpu_access_fault_d   = (lsu_pmp_error_start | lsu_pmp_error_end);                                              // X. Address is in blocked region</a>
<a name="213"><span class="lineNum">     213 </span>            :     end else begin</a>
<a name="214"><span class="lineNum">     214 </span>            :       assign mpu_access_fault_d   = (~start_addr_in_pic_region_d &amp; ~start_addr_in_dccm_region_d &amp; ~non_dccm_access_ok);     // 3. Address is not in a populated non-dccm region</a>
<a name="215"><span class="lineNum">     215 </span>            :     end</a>
<a name="216"><span class="lineNum">     216 </span>            :    end</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :    assign access_fault_d = (unmapped_access_fault_d | mpu_access_fault_d | picm_access_fault_d | regpred_access_fault_d) &amp; lsu_pkt_d.valid &amp; ~lsu_pkt_d.dma;</a>
<a name="219"><span class="lineNum">     219 </span>            :    assign access_fault_mscause_d[3:0] = unmapped_access_fault_d ? 4'h2 : mpu_access_fault_d ? 4'h3 : regpred_access_fault_d ? 4'h5 : picm_access_fault_d ? 4'h6 : 4'h0;</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            :    // Misaligned happens due to 2 reasons</a>
<a name="222"><span class="lineNum">     222 </span>            :    // 0. Region cross</a>
<a name="223"><span class="lineNum">     223 </span>            :    // 1. sideeffects access which are not aligned</a>
<a name="224"><span class="lineNum">     224 </span>            :    assign regcross_misaligned_fault_d = (start_addr_d[31:28] != end_addr_d[31:28]);</a>
<a name="225"><span class="lineNum">     225 </span>            :    assign sideeffect_misaligned_fault_d = (is_sideeffects_d &amp; ~is_aligned_d);</a>
<a name="226"><span class="lineNum">     226 </span>            :    assign misaligned_fault_d = (regcross_misaligned_fault_d | (sideeffect_misaligned_fault_d &amp; addr_external_d)) &amp; lsu_pkt_d.valid &amp; ~lsu_pkt_d.dma;</a>
<a name="227"><span class="lineNum">     227 </span>            :    assign misaligned_fault_mscause_d[3:0] = regcross_misaligned_fault_d ? 4'h2 : sideeffect_misaligned_fault_d ? 4'h1 : 4'h0;</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            :    assign exc_mscause_d[3:0] = misaligned_fault_d ? misaligned_fault_mscause_d[3:0] : access_fault_mscause_d[3:0];</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :    // Fast interrupt error logic</a>
<a name="232"><span class="lineNum">     232 </span>            :    assign fir_dccm_access_error_d    = ((start_addr_in_dccm_region_d &amp; ~start_addr_in_dccm_d) |</a>
<a name="233"><span class="lineNum">     233 </span>            :                                                                                 (end_addr_in_dccm_region_d   &amp; ~end_addr_in_dccm_d)) &amp; lsu_pkt_d.valid &amp; lsu_pkt_d.fast_int;</a>
<a name="234"><span class="lineNum">     234 </span>            :    assign fir_nondccm_access_error_d = ~(start_addr_in_dccm_region_d &amp; end_addr_in_dccm_region_d) &amp; lsu_pkt_d.valid &amp; lsu_pkt_d.fast_int;</a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span>            :    rvdff #(.WIDTH(1))   is_sideeffects_mff (.din(is_sideeffects_d), .dout(is_sideeffects_m), .clk(lsu_c2_m_clk), .*);</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            : endmodule // el2_lsu_addrcheck</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
