Design Entry;SmartDesign Check||(null)||SmartDesign 'FFT_Transform_test_sd' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'FFT_Transform_test_sd' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:FFT_Transform_test
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FFT_Transform_test.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/58||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_transform_test.rtl.||FFT_Transform_test.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/59||FFT_Transform_test.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transform_test.vhd'/linenumber/60
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_transformer.architecture_fft_transformer.||FFT_Transform_test.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/60||FFT_Transformer.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/26
Implementation;Synthesis||CD233||@N: Using sequential encoding for type stage_states.||FFT_Transform_test.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/61||FFT_Transformer.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/60
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||FFT_Transform_test.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/62||FFT_Transformer.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/279
Implementation;Synthesis||CG290||@W:Referenced variable ram_assigned is not in sensitivity list.||FFT_Transform_test.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/63||FFT_Transformer.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/286
Implementation;Synthesis||CD638||@W:Signal dft_done_last is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/64||FFT_Transformer.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal ram_r_en_0 is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/65||FFT_Transformer.vhd(99);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/99
Implementation;Synthesis||CD638||@W:Signal ram_r_en_1 is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/66||FFT_Transformer.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/105
Implementation;Synthesis||CD630||@N: Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.||FFT_Transform_test.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/67||FFT_Butterfly_HW_MATHDSP.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0.rtl.||FFT_Transform_test.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/68||HARD_MULT_ADDSUB_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.||FFT_Transform_test.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/69||HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||FFT_Transform_test.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/70||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||FFT_Transform_test.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/73||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.macc.syn_black_box.||FFT_Transform_test.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/76||smartfusion2.vhd(706);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/706
Implementation;Synthesis||CL265||@W:Removing unused bit 10 of imag_a_out_sum_slice_2(10 downto 0). Either assign all bits or reduce the width of the signal.||FFT_Transform_test.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/85||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CL265||@W:Removing unused bit 10 of imag_b_out_sum_slice_2(10 downto 0). Either assign all bits or reduce the width of the signal.||FFT_Transform_test.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/86||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CL265||@W:Removing unused bit 10 of real_a_out_sum_slice_3(10 downto 0). Either assign all bits or reduce the width of the signal.||FFT_Transform_test.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/87||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CL265||@W:Removing unused bit 10 of real_b_out_sum_slice_2(10 downto 0). Either assign all bits or reduce the width of the signal.||FFT_Transform_test.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/88||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CD630||@N: Synthesizing work.twiddle_table.architecture_twiddle_table.||FFT_Transform_test.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/89||Twiddle_table.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/26
Implementation;Synthesis||CD638||@W:Signal mem is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/90||Twiddle_table.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/197
Implementation;Synthesis||CD638||@W:Signal mem_adr_cnt is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/91||Twiddle_table.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/199
Implementation;Synthesis||CD638||@W:Signal twiddle_ready_sig is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/92||Twiddle_table.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/201
Implementation;Synthesis||CD638||@W:Signal mem_adr is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/93||Twiddle_table.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/203
Implementation;Synthesis||CD638||@W:Signal mem_w_en is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/94||Twiddle_table.vhd(204);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/204
Implementation;Synthesis||CD638||@W:Signal mem_dat_w is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/95||Twiddle_table.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/205
Implementation;Synthesis||CD638||@W:Signal mem_dat_r is undriven. Either assign the signal a value or remove the signal declaration.||FFT_Transform_test.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/96||Twiddle_table.vhd(206);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/206
Implementation;Synthesis||CL169||@W:Pruning unused register do_calc_ctrl_2. Make sure that there are no unused intermediate registers.||FFT_Transform_test.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/101||FFT_Transformer.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/346
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0.rtl.||FFT_Transform_test.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/102||DPSRAM_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.dpsram_c0_dpsram_c0_0_dpsram.def_arch.||FFT_Transform_test.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/103||DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram1k18.syn_black_box.||FFT_Transform_test.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/104||smartfusion2.vhd(588);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/588
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FFT_Transform_test.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/117||Twiddle_table.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input RSTn is unused.||FFT_Transform_test.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/118||Twiddle_table.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/34
Implementation;Synthesis||CL135||@N: Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 5.||FFT_Transform_test.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/125||FFT_Butterfly_HW_MATHDSP.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/378
Implementation;Synthesis||CL135||@N: Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 5.||FFT_Transform_test.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/126||FFT_Butterfly_HW_MATHDSP.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/378
Implementation;Synthesis||CL135||@N: Found sequential shift do_calc_pipe with address depth of 4 words and data bit width of 1.||FFT_Transform_test.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/127||FFT_Butterfly_HW_MATHDSP.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/378
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of imag_b_out_sum_slice(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Transform_test.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/128||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of real_b_out_sum_slice(9 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||FFT_Transform_test.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/129||FFT_Butterfly_HW_MATHDSP.vhd(335);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Butterfly_HW_MATHDSP.vhd'/linenumber/335
Implementation;Synthesis||CL135||@N: Found sequential shift bf0_do_calc with address depth of 3 words and data bit width of 1.||FFT_Transform_test.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/131||FFT_Transformer.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/346
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register stage_state.||FFT_Transform_test.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/132||FFT_Transformer.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/283
Implementation;Synthesis||CL159||@N: Input ram_ready is unused.||FFT_Transform_test.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/138||FFT_Transformer.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/38
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Transform_test.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/223||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Transform_test.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/241||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FFT_Transform_test|PCLK which controls 345 sequential elements including DPSRAM_C0_0.DPSRAM_C0_0.DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0. This clock has no specified timing constraint which may adversely impact design performance. ||FFT_Transform_test.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/270||dpsram_c0_dpsram_c0_0_dpsram.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd'/linenumber/81
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FFT_Transform_test.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/272||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Transform_test.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/322||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||FFT_Transform_test.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/338||null;null
Implementation;Synthesis||MT206||@N: Auto Constrain mode is enabled||FFT_Transform_test.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/347||null;null
Implementation;Synthesis||FA239||@W:ROM sin_twid_1[7:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Transform_test.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/348||twiddle_table.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/213
Implementation;Synthesis||FA239||@W:ROM cos_twid_1[8:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Transform_test.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/349||twiddle_table.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/211
Implementation;Synthesis||FA239||@W:ROM sin_twid_1[7:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Transform_test.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/350||twiddle_table.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/213
Implementation;Synthesis||MO106||@N: Found ROM sin_twid_1[7:1] (in view: work.Twiddle_table(architecture_twiddle_table)) with 16 words by 7 bits.||FFT_Transform_test.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/351||twiddle_table.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/213
Implementation;Synthesis||FA239||@W:ROM cos_twid_1[8:1] (in view: work.Twiddle_table(architecture_twiddle_table)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||FFT_Transform_test.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/352||twiddle_table.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/211
Implementation;Synthesis||MO106||@N: Found ROM cos_twid_1[8:1] (in view: work.Twiddle_table(architecture_twiddle_table)) with 16 words by 8 bits.||FFT_Transform_test.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/353||twiddle_table.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\Twiddle_table.vhd'/linenumber/211
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_Transformer_0.dft_cnt[3:0] is being ignored due to limitations in architecture. ||FFT_Transform_test.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/354||fft_transformer.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_Transformer_0.bfly_cnt[3:0] is being ignored due to limitations in architecture. ||FFT_Transform_test.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/355||fft_transformer.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/346
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance FFT_Transformer_0.stage_cnt[2:0] is being ignored due to limitations in architecture. ||FFT_Transform_test.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/356||fft_transformer.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/283
Implementation;Synthesis||MO160||@W:Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||FFT_Transform_test.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/365||fft_transformer.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/456
Implementation;Synthesis||BN132||@W:Removing instance FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_Transformer_0.dft_max[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||FFT_Transform_test.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/366||fft_transformer.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/283
Implementation;Synthesis||FX271||@N: Replicating instance FFT_Transformer_0.sampleA_adr[2] (in view: work.FFT_Transform_test(rtl)) with 8 loads 1 time to improve timing.||FFT_Transform_test.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/402||fft_transformer.vhd(415);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/415
Implementation;Synthesis||FX271||@N: Replicating instance FFT_Transformer_0.sampleA_adr[0] (in view: work.FFT_Transform_test(rtl)) with 8 loads 1 time to improve timing.||FFT_Transform_test.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/403||fft_transformer.vhd(415);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/415
Implementation;Synthesis||FX271||@N: Replicating instance FFT_Transformer_0.sampleA_adr[1] (in view: work.FFT_Transform_test(rtl)) with 7 loads 1 time to improve timing.||FFT_Transform_test.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/404||fft_transformer.vhd(415);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/415
Implementation;Synthesis||FX271||@N: Replicating instance FFT_Transformer_0.dft_cnt[0] (in view: work.FFT_Transform_test(rtl)) with 10 loads 1 time to improve timing.||FFT_Transform_test.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/405||fft_transformer.vhd(346);liberoaction://cross_probe/hdl/file/'<project>\hdl\FFT_Transformer.vhd'/linenumber/346
Implementation;Synthesis||FP130||@N: Promoting Net PCLK_c on CLKINT  I_266 ||FFT_Transform_test.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/416||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RSTn_c on CLKINT  I_267 ||FFT_Transform_test.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/417||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FFT_Transform_test|PCLK with period 4.02ns. Please declare a user-defined clock on port PCLK.||FFT_Transform_test.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FFT_Transform_test.srr'/linenumber/471||null;null
Implementation;Compile;RootName:FFT_Transform_test
