--------------------------------------------------------------------------------
Release 7.1.01i Trace H.39
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

G:/xilinx/ise71/bin/nt/trce.exe -ise
g:\xilinx\projects\lab2\i_s_to_p_shiftregister\i_s_to_p_shiftregister.ise
-intstyle ise -e 3 -l 3 -s 5 -xml shiftreg shiftreg.ncd -o shiftreg.twr
shiftreg.pcf


Design file:              shiftreg.ncd
Physical constraint file: shiftreg.pcf
Device,speed:             xc2v80,-5 (PRODUCTION 1.121 2005-02-23, STEPPING level 1)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
CLK_EN      |   -0.184(R)|    0.851(R)|CLK_BUFGP         |   0.000|
Din         |    1.657(R)|   -0.448(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
D0          |    7.508(R)|CLK_BUFGP         |   0.000|
D1          |    7.387(R)|CLK_BUFGP         |   0.000|
D2          |    7.107(R)|CLK_BUFGP         |   0.000|
D3          |    6.155(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.236|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Tue May 03 01:34:28 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 75 MB
