# Combination-Lock-on-FPGA

![View](./img/view1.jpg)

## Table of Contents
* [Technologies And Devices Used](#technologies-and-devices-used)
* [Diagram](#diagram)
  * [Main diagram](#main-diagram)
  * [Seven-segment display block](#Seven-segment-display-block)
  * [Bin to 7 segment display decode](#Bin-to-7-segment-display-decode)
  * [Four counters in one block](#Four-counters-in-one-block)
  * [Encoder](#Encoder)
  * [Demultiplexer](#Demultiplexer)

<!--
* [Project Status](#project-status)
-->

## Technologies And Devices Used
- Basys 2 Spartan-3E FPGA Trainer Board
- Xilinx ise 10.1
- Schematics Design

## Diagram
### Main diagram
![Diagram](./img/full%20diagram.png)
### Seven-segment display block
![Diagram](./img/seven%20segment%20display%20block.png)
### Bin to 7 segment display decode
![Diagram](./img/binToSevenSegment.png)
### Four counters in one block
![Diagram](./img/four%20counters.png)
### Encoder
![Diagram](./img/enkoder.png)
### Demultiplexer
![Diagram](./img/demultiplexer.png)

<!--
## Project Status
Project is: in progress.

 ## Acknowledgements -->


