============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 13:21:45 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(46)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(47)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(50)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(62)
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 WARNING: The kept net u_image_select/Sobel_img_565[15] will be merged to another kept net u_image_process/post_img_Sobel[15]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_4" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_18" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_4 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_18 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_18 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3128 instances
RUN-0007 : 1281 luts, 1157 seqs, 378 mslices, 161 lslices, 132 pads, 6 brams, 4 dsps
RUN-1001 : There are total 3711 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2567 nets have 2 pins
RUN-1001 : 701 nets have [3 - 5] pins
RUN-1001 : 346 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     69      
RUN-1001 :   No   |  No   |  Yes  |     680     
RUN-1001 :   No   |  Yes  |  No   |     50      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     302     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    28   |  21   |     41     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 90
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3126 instances, 1281 luts, 1157 seqs, 539 slices, 110 macros(539 instances: 378 mslices 161 lslices)
PHY-0007 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14347, tnet num: 3709, tinst num: 3126, tnode num: 18129, tedge num: 23161.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.968272s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 918203
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3126.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 727517, overlap = 27
PHY-3002 : Step(2): len = 547277, overlap = 27
PHY-3002 : Step(3): len = 435456, overlap = 22.5
PHY-3002 : Step(4): len = 328563, overlap = 27
PHY-3002 : Step(5): len = 277678, overlap = 23.625
PHY-3002 : Step(6): len = 244835, overlap = 25.1875
PHY-3002 : Step(7): len = 216586, overlap = 24.25
PHY-3002 : Step(8): len = 194747, overlap = 16.5
PHY-3002 : Step(9): len = 174338, overlap = 23
PHY-3002 : Step(10): len = 155886, overlap = 28.875
PHY-3002 : Step(11): len = 144128, overlap = 37.5625
PHY-3002 : Step(12): len = 131365, overlap = 40.75
PHY-3002 : Step(13): len = 121454, overlap = 51.25
PHY-3002 : Step(14): len = 115140, overlap = 56.0938
PHY-3002 : Step(15): len = 110109, overlap = 59.2188
PHY-3002 : Step(16): len = 105111, overlap = 67.5312
PHY-3002 : Step(17): len = 103760, overlap = 78.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52641e-05
PHY-3002 : Step(18): len = 108894, overlap = 65.9062
PHY-3002 : Step(19): len = 110772, overlap = 67.5312
PHY-3002 : Step(20): len = 111420, overlap = 65.4375
PHY-3002 : Step(21): len = 108211, overlap = 43
PHY-3002 : Step(22): len = 105082, overlap = 36.5
PHY-3002 : Step(23): len = 103628, overlap = 31
PHY-3002 : Step(24): len = 104573, overlap = 30.4062
PHY-3002 : Step(25): len = 104894, overlap = 32.9062
PHY-3002 : Step(26): len = 104983, overlap = 30.5312
PHY-3002 : Step(27): len = 103697, overlap = 30.25
PHY-3002 : Step(28): len = 102373, overlap = 31.3125
PHY-3002 : Step(29): len = 99455.5, overlap = 32.3125
PHY-3002 : Step(30): len = 99113.1, overlap = 39.8125
PHY-3002 : Step(31): len = 99092.5, overlap = 44.1562
PHY-3002 : Step(32): len = 98797.6, overlap = 41.7188
PHY-3002 : Step(33): len = 95945.4, overlap = 44.8125
PHY-3002 : Step(34): len = 94419.6, overlap = 46.1875
PHY-3002 : Step(35): len = 93113.6, overlap = 53.875
PHY-3002 : Step(36): len = 92817.7, overlap = 44.9688
PHY-3002 : Step(37): len = 92710.6, overlap = 40.0312
PHY-3002 : Step(38): len = 91623.2, overlap = 46.9062
PHY-3002 : Step(39): len = 90710.6, overlap = 47.3438
PHY-3002 : Step(40): len = 90286.2, overlap = 49.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130528
PHY-3002 : Step(41): len = 91103.1, overlap = 49.25
PHY-3002 : Step(42): len = 90942.7, overlap = 49.25
PHY-3002 : Step(43): len = 90747.6, overlap = 50.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261056
PHY-3002 : Step(44): len = 91185.6, overlap = 50.5625
PHY-3002 : Step(45): len = 91315, overlap = 48.4375
PHY-3002 : Step(46): len = 91348.6, overlap = 47.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011653s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (402.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069888s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.33804e-06
PHY-3002 : Step(47): len = 95183.9, overlap = 80.9375
PHY-3002 : Step(48): len = 95320.1, overlap = 82.2812
PHY-3002 : Step(49): len = 92412.1, overlap = 88.2812
PHY-3002 : Step(50): len = 92321.2, overlap = 89.1562
PHY-3002 : Step(51): len = 91102.5, overlap = 92.75
PHY-3002 : Step(52): len = 90999.6, overlap = 92.8125
PHY-3002 : Step(53): len = 90502.4, overlap = 95.7812
PHY-3002 : Step(54): len = 91053.9, overlap = 100.062
PHY-3002 : Step(55): len = 88453.4, overlap = 100.969
PHY-3002 : Step(56): len = 88251, overlap = 101.406
PHY-3002 : Step(57): len = 88123.2, overlap = 101.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.06761e-05
PHY-3002 : Step(58): len = 87899.3, overlap = 105.812
PHY-3002 : Step(59): len = 87904.5, overlap = 106.031
PHY-3002 : Step(60): len = 88003.7, overlap = 105.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.13522e-05
PHY-3002 : Step(61): len = 88011.9, overlap = 106.5
PHY-3002 : Step(62): len = 88164.1, overlap = 106.594
PHY-3002 : Step(63): len = 88164.1, overlap = 106.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.27043e-05
PHY-3002 : Step(64): len = 89626.4, overlap = 100.406
PHY-3002 : Step(65): len = 89751.4, overlap = 99.7812
PHY-3002 : Step(66): len = 90907.4, overlap = 90.9688
PHY-3002 : Step(67): len = 90458.5, overlap = 85.4375
PHY-3002 : Step(68): len = 90586.9, overlap = 85
PHY-3002 : Step(69): len = 89939, overlap = 84.9688
PHY-3002 : Step(70): len = 89872.1, overlap = 85.25
PHY-3002 : Step(71): len = 89754.9, overlap = 84.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.54087e-05
PHY-3002 : Step(72): len = 89077.5, overlap = 83.2812
PHY-3002 : Step(73): len = 89038.3, overlap = 83.2188
PHY-3002 : Step(74): len = 88672.4, overlap = 89.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000170817
PHY-3002 : Step(75): len = 88719.3, overlap = 85.9375
PHY-3002 : Step(76): len = 88754.6, overlap = 86
PHY-3002 : Step(77): len = 89016.3, overlap = 83.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000341635
PHY-3002 : Step(78): len = 89248.4, overlap = 80.5312
PHY-3002 : Step(79): len = 89367.2, overlap = 83.3125
PHY-3002 : Step(80): len = 89889.7, overlap = 82.1562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000683269
PHY-3002 : Step(81): len = 89963, overlap = 82.125
PHY-3002 : Step(82): len = 90185.8, overlap = 81.9062
PHY-3002 : Step(83): len = 90564.1, overlap = 80.3438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00136654
PHY-3002 : Step(84): len = 90689.9, overlap = 75
PHY-3002 : Step(85): len = 90827.8, overlap = 73.0625
PHY-3002 : Step(86): len = 90841.8, overlap = 71.0312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00273308
PHY-3002 : Step(87): len = 90599.3, overlap = 69.3125
PHY-3002 : Step(88): len = 90562.4, overlap = 68.5312
PHY-3002 : Step(89): len = 90553.4, overlap = 67.2188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00546616
PHY-3002 : Step(90): len = 90467.7, overlap = 69.0625
PHY-3002 : Step(91): len = 90348.9, overlap = 68.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0109323
PHY-3002 : Step(92): len = 90370.7, overlap = 66.7188
PHY-3002 : Step(93): len = 90379.1, overlap = 67
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0218646
PHY-3002 : Step(94): len = 90309.5, overlap = 67.2188
PHY-3002 : Step(95): len = 90309.5, overlap = 67.2188
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0437292
PHY-3002 : Step(96): len = 90305.6, overlap = 66.5938
PHY-3002 : Step(97): len = 90249.9, overlap = 66.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065855s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23246e-05
PHY-3002 : Step(98): len = 93746.3, overlap = 153.469
PHY-3002 : Step(99): len = 94211.7, overlap = 152.812
PHY-3002 : Step(100): len = 93545.8, overlap = 147.969
PHY-3002 : Step(101): len = 93765.7, overlap = 143.594
PHY-3002 : Step(102): len = 93465.3, overlap = 138.156
PHY-3002 : Step(103): len = 93557.8, overlap = 142.75
PHY-3002 : Step(104): len = 93222.9, overlap = 145.312
PHY-3002 : Step(105): len = 92415.4, overlap = 139.25
PHY-3002 : Step(106): len = 92380.7, overlap = 138.938
PHY-3002 : Step(107): len = 92169.3, overlap = 138.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.46491e-05
PHY-3002 : Step(108): len = 92229.1, overlap = 134.156
PHY-3002 : Step(109): len = 92313.2, overlap = 134.781
PHY-3002 : Step(110): len = 92588.7, overlap = 135.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.92982e-05
PHY-3002 : Step(111): len = 94296.9, overlap = 119.656
PHY-3002 : Step(112): len = 94585.3, overlap = 119.812
PHY-3002 : Step(113): len = 96703.3, overlap = 112.156
PHY-3002 : Step(114): len = 95176.3, overlap = 113.719
PHY-3002 : Step(115): len = 95176.3, overlap = 113.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000178596
PHY-3002 : Step(116): len = 98488.8, overlap = 98.7188
PHY-3002 : Step(117): len = 99655.4, overlap = 97.4375
PHY-3002 : Step(118): len = 99856.9, overlap = 91.125
PHY-3002 : Step(119): len = 99515.4, overlap = 90.25
PHY-3002 : Step(120): len = 98939.9, overlap = 87.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000357193
PHY-3002 : Step(121): len = 99513.4, overlap = 85.5
PHY-3002 : Step(122): len = 99571.2, overlap = 84.5
PHY-3002 : Step(123): len = 99513.1, overlap = 80.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000714386
PHY-3002 : Step(124): len = 99825.2, overlap = 82.375
PHY-3002 : Step(125): len = 99993.9, overlap = 81.3125
PHY-3002 : Step(126): len = 100502, overlap = 79.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00137676
PHY-3002 : Step(127): len = 101010, overlap = 80.1562
PHY-3002 : Step(128): len = 101167, overlap = 78.7812
PHY-3002 : Step(129): len = 101061, overlap = 76.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00274179
PHY-3002 : Step(130): len = 101287, overlap = 76.5625
PHY-3002 : Step(131): len = 101397, overlap = 76.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00443622
PHY-3002 : Step(132): len = 101564, overlap = 74.125
PHY-3002 : Step(133): len = 101649, overlap = 73.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0071778
PHY-3002 : Step(134): len = 101781, overlap = 73.75
PHY-3002 : Step(135): len = 101859, overlap = 72.4375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0116137
PHY-3002 : Step(136): len = 101950, overlap = 72.4375
PHY-3002 : Step(137): len = 102005, overlap = 72.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0187909
PHY-3002 : Step(138): len = 102053, overlap = 72.6875
PHY-3002 : Step(139): len = 102105, overlap = 72.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0304037
PHY-3002 : Step(140): len = 102158, overlap = 72.875
PHY-3002 : Step(141): len = 102185, overlap = 72.9688
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.050635
PHY-3002 : Step(142): len = 102191, overlap = 72.7812
PHY-3002 : Step(143): len = 102191, overlap = 72.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14347, tnet num: 3709, tinst num: 3126, tnode num: 18129, tedge num: 23161.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 218.31 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3711.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 115432, over cnt = 413(1%), over = 1680, worst = 33
PHY-1001 : End global iterations;  0.229720s wall, 0.359375s user + 0.093750s system = 0.453125s CPU (197.3%)

PHY-1001 : Congestion index: top1 = 42.03, top5 = 30.80, top10 = 23.88, top15 = 19.29.
PHY-1001 : End incremental global routing;  0.306346s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (168.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.087065s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.452446s wall, 0.562500s user + 0.109375s system = 0.671875s CPU (148.5%)

OPT-1001 : Current memory(MB): used = 217, reserve = 194, peak = 217.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2687/3711.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 115432, over cnt = 413(1%), over = 1680, worst = 33
PHY-1002 : len = 123464, over cnt = 301(0%), over = 918, worst = 17
PHY-1002 : len = 130840, over cnt = 73(0%), over = 196, worst = 10
PHY-1002 : len = 132520, over cnt = 12(0%), over = 32, worst = 9
PHY-1002 : len = 132872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.250018s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (112.5%)

PHY-1001 : Congestion index: top1 = 36.94, top5 = 29.35, top10 = 24.06, top15 = 20.22.
OPT-1001 : End congestion update;  0.316611s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (108.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3709 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.064561s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.381312s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (106.5%)

OPT-1001 : Current memory(MB): used = 220, reserve = 197, peak = 220.
OPT-1001 : End physical optimization;  1.847106s wall, 2.109375s user + 0.140625s system = 2.250000s CPU (121.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1281 LUT to BLE ...
SYN-4008 : Packed 1281 LUT and 545 SEQ to BLE.
SYN-4003 : Packing 612 remaining SEQ's ...
SYN-4005 : Packed 285 SEQ with LUT/SLICE
SYN-4006 : 550 single LUT's are left
SYN-4006 : 327 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1608/2840 primitive instances ...
PHY-3001 : End packing;  0.130469s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.8%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1587 instances
RUN-1001 : 718 mslices, 718 lslices, 132 pads, 6 brams, 4 dsps
RUN-1001 : There are total 3217 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2079 nets have 2 pins
RUN-1001 : 695 nets have [3 - 5] pins
RUN-1001 : 353 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 1585 instances, 1436 slices, 110 macros(539 instances: 378 mslices 161 lslices)
PHY-3001 : Cell area utilization is 18%
PHY-3001 : After packing: Len = 104076, Over = 104.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 12460, tnet num: 3215, tinst num: 1585, tnode num: 15166, tedge num: 20963.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.027626s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20941e-05
PHY-3002 : Step(144): len = 102738, overlap = 106.25
PHY-3002 : Step(145): len = 102200, overlap = 105.25
PHY-3002 : Step(146): len = 101533, overlap = 103.5
PHY-3002 : Step(147): len = 100310, overlap = 105.25
PHY-3002 : Step(148): len = 100069, overlap = 105
PHY-3002 : Step(149): len = 99375.3, overlap = 109.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41883e-05
PHY-3002 : Step(150): len = 100709, overlap = 105.25
PHY-3002 : Step(151): len = 101105, overlap = 104.5
PHY-3002 : Step(152): len = 102348, overlap = 99
PHY-3002 : Step(153): len = 102935, overlap = 96.25
PHY-3002 : Step(154): len = 103299, overlap = 95.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128377
PHY-3002 : Step(155): len = 104010, overlap = 90
PHY-3002 : Step(156): len = 104309, overlap = 89
PHY-3002 : Step(157): len = 104836, overlap = 87.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.201519s wall, 0.140625s user + 0.328125s system = 0.468750s CPU (232.6%)

PHY-3001 : Trial Legalized: Len = 128723
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057502s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000299278
PHY-3002 : Step(158): len = 122261, overlap = 11
PHY-3002 : Step(159): len = 115165, overlap = 32.75
PHY-3002 : Step(160): len = 113208, overlap = 41.25
PHY-3002 : Step(161): len = 112074, overlap = 45
PHY-3002 : Step(162): len = 111195, overlap = 47
PHY-3002 : Step(163): len = 110949, overlap = 48.75
PHY-3002 : Step(164): len = 110659, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000598557
PHY-3002 : Step(165): len = 111147, overlap = 51.5
PHY-3002 : Step(166): len = 111301, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119711
PHY-3002 : Step(167): len = 111416, overlap = 50.25
PHY-3002 : Step(168): len = 111501, overlap = 50.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006358s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (245.7%)

PHY-3001 : Legalized: Len = 120062, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.012473s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.3%)

PHY-3001 : 35 instances has been re-located, deltaX = 13, deltaY = 25, maxDist = 3.
PHY-3001 : Final: Len = 120817, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 12460, tnet num: 3215, tinst num: 1585, tnode num: 15166, tedge num: 20963.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/3217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 143008, over cnt = 333(0%), over = 541, worst = 6
PHY-1002 : len = 145624, over cnt = 130(0%), over = 164, worst = 6
PHY-1002 : len = 146672, over cnt = 65(0%), over = 80, worst = 4
PHY-1002 : len = 147160, over cnt = 39(0%), over = 46, worst = 4
PHY-1002 : len = 147800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.395296s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (138.3%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 27.48, top10 = 23.74, top15 = 20.80.
PHY-1001 : End incremental global routing;  0.483941s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (129.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.081531s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.625263s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (122.4%)

OPT-1001 : Current memory(MB): used = 229, reserve = 207, peak = 229.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2721/3217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 147800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016525s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 27.48, top10 = 23.74, top15 = 20.80.
OPT-1001 : End congestion update;  0.090144s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057970s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.8%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.148246s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.9%)

OPT-1001 : Current memory(MB): used = 231, reserve = 209, peak = 231.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057746s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2721/3217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 147800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 27.48, top10 = 23.74, top15 = 20.80.
PHY-1001 : End incremental global routing;  0.090560s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.074790s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2721/3217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 147800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016255s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.1%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 27.48, top10 = 23.74, top15 = 20.80.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057928s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.156323s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (108.0%)

RUN-1003 : finish command "place" in  12.230248s wall, 18.000000s user + 7.093750s system = 25.093750s CPU (205.2%)

RUN-1004 : used memory is 204 MB, reserved memory is 181 MB, peak memory is 232 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1587 instances
RUN-1001 : 718 mslices, 718 lslices, 132 pads, 6 brams, 4 dsps
RUN-1001 : There are total 3217 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2079 nets have 2 pins
RUN-1001 : 695 nets have [3 - 5] pins
RUN-1001 : 353 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 12460, tnet num: 3215, tinst num: 1585, tnode num: 15166, tedge num: 20963.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 718 mslices, 718 lslices, 132 pads, 6 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 140576, over cnt = 352(1%), over = 599, worst = 6
PHY-1002 : len = 143872, over cnt = 131(0%), over = 169, worst = 6
PHY-1002 : len = 145072, over cnt = 56(0%), over = 66, worst = 4
PHY-1002 : len = 146024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.387057s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 32.63, top5 = 27.26, top10 = 23.44, top15 = 20.58.
PHY-1001 : End global routing;  0.469797s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (146.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 256, reserve = 235, peak = 264.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_4 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_39 will be merged with clock u_image_select/mode[3]_syn_18
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 515, reserve = 497, peak = 515.
PHY-1001 : End build detailed router design. 3.946430s wall, 3.937500s user + 0.015625s system = 3.953125s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.517718s wall, 4.484375s user + 0.015625s system = 4.500000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 548, reserve = 530, peak = 548.
PHY-1001 : End phase 1; 4.525415s wall, 4.484375s user + 0.015625s system = 4.500000s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 1464 net; 1.502208s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.9%)

PHY-1022 : len = 327464, over cnt = 132(0%), over = 132, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 550, reserve = 533, peak = 550.
PHY-1001 : End initial routed; 4.391252s wall, 5.406250s user + 0.046875s system = 5.453125s CPU (124.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2716(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.109989s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 554, reserve = 537, peak = 554.
PHY-1001 : End phase 2; 5.501312s wall, 6.500000s user + 0.046875s system = 6.546875s CPU (119.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 327464, over cnt = 132(0%), over = 132, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.013232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 326896, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.130111s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 327080, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.055821s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (307.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 327080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.030302s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2716(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.129895s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 22 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.336890s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.4%)

PHY-1001 : Current memory(MB): used = 571, reserve = 554, peak = 571.
PHY-1001 : End phase 3; 1.853622s wall, 1.890625s user + 0.093750s system = 1.984375s CPU (107.1%)

PHY-1003 : Routed, final wirelength = 327080
PHY-1001 : Current memory(MB): used = 571, reserve = 555, peak = 571.
PHY-1001 : End export database. 0.014320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.1%)

PHY-1001 : End detail routing;  16.084969s wall, 17.062500s user + 0.171875s system = 17.234375s CPU (107.1%)

RUN-1003 : finish command "route" in  17.681601s wall, 18.796875s user + 0.234375s system = 19.031250s CPU (107.6%)

RUN-1004 : used memory is 519 MB, reserved memory is 503 MB, peak memory is 571 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2416   out of  19600   12.33%
#reg                     1160   out of  19600    5.92%
#le                      2743
  #lut only              1583   out of   2743   57.71%
  #reg only               327   out of   2743   11.92%
  #lut&reg                833   out of   2743   30.37%
#dsp                        4   out of     29   13.79%
#bram                       4   out of     64    6.25%
  #bram9k                   0
  #fifo9k                   4
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                                         Fanout
#1        cam_pclk_dup_4                   GCLK               io                 cam_pclk_syn_5.di                                              383
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                                           174
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                                           43
#4        u_camera_init/divider2[8]        GCLK               mslice             u_camera_init/reg3_syn_43.q0                                   23
#5        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                                           21
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q1                                   17
#7        u_image_select/mode[3]_syn_18    GCLK               lslice             u_image_process/u_Median_Gray/u_three_martix/reg9_syn_49.f0    10
#8        u_image_process/wrreq            GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f0                      9
#9        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                                               6
#10       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                                           0
#11       clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |2743   |1877    |539     |1160    |6       |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |657    |417     |108     |401     |2       |0       |
|    command1                          |command                                    |49     |48      |0       |42      |0       |0       |
|    control1                          |control_interface                          |102    |67      |24      |57      |0       |0       |
|    data_path1                        |sdr_data_path                              |14     |14      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |61      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |61      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |20      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |18      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |131    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |19      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |570    |539     |9       |85      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |174    |161     |0       |41      |0       |0       |
|  u_camera_reader                     |camera_reader                              |95     |51      |17      |63      |0       |0       |
|  u_image_process                     |image_process                              |1248   |741     |361     |556     |4       |4       |
|    u_Median_Gray                     |Median_Gray                                |712    |422     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |303     |190     |137     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |218    |119     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |121    |70      |34      |56      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |366    |209     |92      |184     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |141    |94      |47      |50      |0       |0       |
|      u_three_martix_2                |three_martix                               |225    |115     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |30     |30      |0       |22      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2010  
    #2          2       393   
    #3          3       152   
    #4          4       132   
    #5        5-10      356   
    #6        11-50      64   
    #7       51-100      8    
    #8       101-500     1    
  Average     2.71            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1585
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3217, pip num: 27000
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 22
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1800 valid insts, and 81972 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.352075s wall, 33.343750s user + 0.312500s system = 33.656250s CPU (1004.0%)

RUN-1004 : used memory is 529 MB, reserved memory is 515 MB, peak memory is 706 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_132145.log"
