Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov 17 07:20:51 2022
| Host         : DESKTOP-JPOJ9U9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Display/Divisor_Reloj/clk_dividido_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.106        0.000                      0                 1311        0.151        0.000                      0                 1311        4.500        0.000                       0                   698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.106        0.000                      0                 1311        0.151        0.000                      0                 1311        4.500        0.000                       0                   698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.234ns  (logic 1.027ns (31.758%)  route 2.207ns (68.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.489    12.702    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124    12.826 r  BCD/datos_BCD[26]_i_1/O
                         net (fo=4, routed)           0.552    13.378    BCD/datos_BCD[26]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[23]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_R)       -0.524    14.484    BCD/datos_BCD_reg[23]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.234ns  (logic 1.027ns (31.758%)  route 2.207ns (68.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.489    12.702    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124    12.826 r  BCD/datos_BCD[26]_i_1/O
                         net (fo=4, routed)           0.552    13.378    BCD/datos_BCD[26]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[24]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_R)       -0.524    14.484    BCD/datos_BCD_reg[24]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.234ns  (logic 1.027ns (31.758%)  route 2.207ns (68.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.489    12.702    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124    12.826 r  BCD/datos_BCD[26]_i_1/O
                         net (fo=4, routed)           0.552    13.378    BCD/datos_BCD[26]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[25]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_R)       -0.524    14.484    BCD/datos_BCD_reg[25]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.234ns  (logic 1.027ns (31.758%)  route 2.207ns (68.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.489    12.702    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.124    12.826 r  BCD/datos_BCD[26]_i_1/O
                         net (fo=4, routed)           0.552    13.378    BCD/datos_BCD[26]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_R)       -0.524    14.484    BCD/datos_BCD_reg[26]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.337ns  (logic 1.027ns (30.775%)  route 2.310ns (69.225%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.606    12.818    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.942 r  BCD/datos_BCD[26]_i_2/O
                         net (fo=4, routed)           0.539    13.481    BCD/datos_BCD[26]_i_2_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[23]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    BCD/datos_BCD_reg[23]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.337ns  (logic 1.027ns (30.775%)  route 2.310ns (69.225%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.606    12.818    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.942 r  BCD/datos_BCD[26]_i_2/O
                         net (fo=4, routed)           0.539    13.481    BCD/datos_BCD[26]_i_2_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[24]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    BCD/datos_BCD_reg[24]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.337ns  (logic 1.027ns (30.775%)  route 2.310ns (69.225%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.606    12.818    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.942 r  BCD/datos_BCD[26]_i_2/O
                         net (fo=4, routed)           0.539    13.481    BCD/datos_BCD[26]_i_2_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[25]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    BCD/datos_BCD_reg[25]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.337ns  (logic 1.027ns (30.775%)  route 2.310ns (69.225%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.606    12.818    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT3 (Prop_lut3_I0_O)        0.124    12.942 r  BCD/datos_BCD[26]_i_2/O
                         net (fo=4, routed)           0.539    13.481    BCD/datos_BCD[26]_i_2_n_0
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  BCD/datos_BCD_reg[26]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    BCD/datos_BCD_reg[26]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.333ns  (logic 1.027ns (30.811%)  route 2.306ns (69.189%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.492    12.705    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.829 r  BCD/datos_BCD[30]_i_1/O
                         net (fo=4, routed)           0.649    13.478    BCD/datos_BCD[30]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  BCD/datos_BCD_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.440    14.781    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  BCD/datos_BCD_reg[28]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X14Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.837    BCD/datos_BCD_reg[28]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Multiplicacion/FSM/done_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.250ns  (logic 1.027ns (31.603%)  route 2.223ns (68.397%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.623    10.144    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  Multiplicacion/FSM/done_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.459    10.603 r  Multiplicacion/FSM/done_reg/Q
                         net (fo=9, routed)           0.713    11.316    Multiplicacion/FSM/bin_reg[0]
    SLICE_X8Y29          LUT3 (Prop_lut3_I1_O)        0.116    11.432 r  Multiplicacion/FSM/datos_BCD[22]_i_4/O
                         net (fo=1, routed)           0.452    11.885    BCD/done_reg
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.328    12.213 r  BCD/datos_BCD[22]_i_1/O
                         net (fo=7, routed)           0.492    12.705    BCD/datos_BCD[22]_i_1_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.829 r  BCD/datos_BCD[30]_i_1/O
                         net (fo=4, routed)           0.565    13.394    BCD/datos_BCD[30]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  BCD/datos_BCD_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.442    14.783    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  BCD/datos_BCD_reg[29]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X13Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.803    BCD/datos_BCD_reg[29]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Lectura/A7/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/A7/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.567     1.450    Lectura/A7/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  Lectura/A7/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  Lectura/A7/F0/Q_reg/Q
                         net (fo=2, routed)           0.098     1.689    Lectura/A7/F0/Q0
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.734 r  Lectura/A7/F0/Q_i_1__39/O
                         net (fo=1, routed)           0.000     1.734    Lectura/A7/F1/Q_reg_1
    SLICE_X54Y47         FDRE                                         r  Lectura/A7/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.838     1.965    Lectura/A7/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  Lectura/A7/F1/Q_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y47         FDRE (Hold_fdre_C_D)         0.120     1.583    Lectura/A7/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Lectura/A1/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/A1/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.561     1.444    Lectura/A1/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  Lectura/A1/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Lectura/A1/F0/Q_reg/Q
                         net (fo=2, routed)           0.098     1.683    Lectura/A1/F0/Q0
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  Lectura/A1/F0/Q_i_1__21/O
                         net (fo=1, routed)           0.000     1.728    Lectura/A1/F1/Q_reg_1
    SLICE_X46Y37         FDRE                                         r  Lectura/A1/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.830     1.957    Lectura/A1/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  Lectura/A1/F1/Q_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y37         FDRE (Hold_fdre_C_D)         0.120     1.577    Lectura/A1/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Lectura/A2/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/A2/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.563     1.446    Lectura/A2/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  Lectura/A2/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Lectura/A2/F0/Q_reg/Q
                         net (fo=2, routed)           0.098     1.685    Lectura/A2/F0/Q0
    SLICE_X52Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.730 r  Lectura/A2/F0/Q_i_1__24/O
                         net (fo=1, routed)           0.000     1.730    Lectura/A2/F1/Q_reg_1
    SLICE_X52Y37         FDRE                                         r  Lectura/A2/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.833     1.960    Lectura/A2/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y37         FDRE                                         r  Lectura/A2/F1/Q_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X52Y37         FDRE (Hold_fdre_C_D)         0.120     1.579    Lectura/A2/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Lectura/A5/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/A5/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.566     1.449    Lectura/A5/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  Lectura/A5/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Lectura/A5/F0/Q_reg/Q
                         net (fo=2, routed)           0.099     1.689    Lectura/A5/F0/Q0
    SLICE_X54Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.734 r  Lectura/A5/F0/Q_i_1__33/O
                         net (fo=1, routed)           0.000     1.734    Lectura/A5/F1/Q_reg_1
    SLICE_X54Y43         FDRE                                         r  Lectura/A5/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.837     1.964    Lectura/A5/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  Lectura/A5/F1/Q_reg/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y43         FDRE (Hold_fdre_C_D)         0.120     1.582    Lectura/A5/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Lectura/A4/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/A4/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.564     1.447    Lectura/A4/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  Lectura/A4/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Lectura/A4/F0/Q_reg/Q
                         net (fo=2, routed)           0.099     1.687    Lectura/A4/F0/Q0
    SLICE_X46Y43         LUT3 (Prop_lut3_I0_O)        0.045     1.732 r  Lectura/A4/F0/Q_i_1__30/O
                         net (fo=1, routed)           0.000     1.732    Lectura/A4/F1/Q_reg_1
    SLICE_X46Y43         FDRE                                         r  Lectura/A4/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.834     1.961    Lectura/A4/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  Lectura/A4/F1/Q_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.120     1.580    Lectura/A4/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Multiplicacion/FSM/FSM_onehot_estado_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplicacion/FSM/FSM_onehot_estado_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.587     1.470    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  Multiplicacion/FSM/FSM_onehot_estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  Multiplicacion/FSM/FSM_onehot_estado_reg[3]/Q
                         net (fo=4, routed)           0.073     1.708    Multiplicacion/FSM/mult_control
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.045     1.753 r  Multiplicacion/FSM/FSM_onehot_estado[5]_i_1/O
                         net (fo=1, routed)           0.000     1.753    Multiplicacion/FSM/FSM_onehot_estado[5]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  Multiplicacion/FSM/FSM_onehot_estado_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.856     1.983    Multiplicacion/FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  Multiplicacion/FSM/FSM_onehot_estado_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092     1.575    Multiplicacion/FSM/FSM_onehot_estado_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Lectura/B7/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/B7/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.594     1.477    Lectura/B7/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  Lectura/B7/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Lectura/B7/F0/Q_reg/Q
                         net (fo=2, routed)           0.097     1.715    Lectura/B7/F0/Q0
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.760 r  Lectura/B7/F0/Q_i_1__63/O
                         net (fo=1, routed)           0.000     1.760    Lectura/B7/F1/Q_reg_1
    SLICE_X1Y8           FDRE                                         r  Lectura/B7/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.865     1.992    Lectura/B7/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  Lectura/B7/F1/Q_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     1.581    Lectura/B7/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Lectura/PB/F0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lectura/PB/F1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.585     1.468    Lectura/PB/F0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  Lectura/PB/F0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Lectura/PB/F0/Q_reg/Q
                         net (fo=2, routed)           0.098     1.707    Lectura/PB/F0/Q0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  Lectura/PB/F0/Q_i_1__66/O
                         net (fo=1, routed)           0.000     1.752    Lectura/PB/F1/Q_reg_1
    SLICE_X1Y22          FDRE                                         r  Lectura/PB/F1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.853     1.980    Lectura/PB/F1/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  Lectura/PB/F1/Q_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091     1.572    Lectura/PB/F1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD/datos_BCD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.581     1.464    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  bin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  bin_reg[3]/Q
                         net (fo=1, routed)           0.110     1.738    BCD/bin[3]
    SLICE_X6Y27          LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  BCD/datos_BCD[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    BCD/datos_BCD0_in[3]
    SLICE_X6Y27          FDRE                                         r  BCD/datos_BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.851     1.978    BCD/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  BCD/datos_BCD_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     1.600    BCD/datos_BCD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 A_sinrebote_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multiplicacion/Booth/M_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.587     1.470    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  A_sinrebote_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  A_sinrebote_reg[4]/Q
                         net (fo=1, routed)           0.101     1.735    Multiplicacion/Booth/A_sinrebote_reg[7][4]
    SLICE_X5Y32          FDRE                                         r  Multiplicacion/Booth/M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.856     1.983    Multiplicacion/Booth/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y32          FDRE                                         r  Multiplicacion/Booth/M_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y32          FDRE (Hold_fdre_C_D)         0.066     1.550    Multiplicacion/Booth/M_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    A_sinrebote_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A_sinrebote_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    A_sinrebote_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A_sinrebote_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    A_sinrebote_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    A_sinrebote_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A_sinrebote_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A_sinrebote_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y28   BCD/FSM_sequential_agregar_contador_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   Lectura/A2/u1/contador_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   Lectura/A2/u1/contador_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y35   Lectura/A2/u1/contador_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   Lectura/A2/u1/contador_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   Lectura/A2/u1/contador_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   Lectura/A2/u1/contador_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y36   Lectura/A2/u1/contador_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   Lectura/A2/u1/contador_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   Lectura/A2/u1/contador_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y42   Lectura/A4/u1/contador_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    Display/Divisor_Reloj/contador_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    Display/Divisor_Reloj/contador_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   Lectura/A1/u1/contador_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   Lectura/A1/u1/contador_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   Lectura/A1/u1/contador_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Lectura/A2/u1/contador_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Lectura/A2/u1/contador_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   Lectura/A6/u1/contador_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Lectura/B0/u1/contador_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Lectura/B0/u1/contador_reg[25]/C



