<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMLoadStoreOptimizer.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMLoadStoreOptimizer_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ARMLoadStoreOptimizer.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMLoadStoreOptimizer_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMLoadStoreOptimizer.cpp - ARM load / store opt. pass ------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains a pass that performs load / store related peephole</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// optimizations. This pass should be run after register allocation.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   15</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-ldst-opt&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallPtrSet_8h.html">llvm/ADT/SmallPtrSet.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DataLayout_8h.html">llvm/IR/DataLayout.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumLDMGened , <span class="stringliteral">&quot;Number of ldm instructions generated&quot;</span>);</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumSTMGened , <span class="stringliteral">&quot;Number of stm instructions generated&quot;</span>);</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumVLDMGened, <span class="stringliteral">&quot;Number of vldm instructions generated&quot;</span>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumVSTMGened, <span class="stringliteral">&quot;Number of vstm instructions generated&quot;</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumLdStMoved, <span class="stringliteral">&quot;Number of load / store instructions moved&quot;</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumLDRDFormed,<span class="stringliteral">&quot;Number of ldrd created before allocation&quot;</span>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumSTRDFormed,<span class="stringliteral">&quot;Number of strd created before allocation&quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumLDRD2LDM,  <span class="stringliteral">&quot;Number of ldrd instructions turned back into ldm&quot;</span>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumSTRD2STM,  <span class="stringliteral">&quot;Number of strd instructions turned back into stm&quot;</span>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumLDRD2LDR,  <span class="stringliteral">&quot;Number of ldrd instructions turned back into ldr&#39;s&quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a>(NumSTRD2STR,  <span class="stringliteral">&quot;Number of strd instructions turned back into str&#39;s&quot;</span>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/// ARMAllocLoadStoreOpt - Post- register allocation pass the combine</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// load / store instructions to form ldm / stm instructions.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">struct </span>ARMLoadStoreOpt : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    ARMLoadStoreOpt() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *STI;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordtype">bool</span> isThumb2;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const </span>{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;ARM load / store optimization pass&quot;</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keyword">struct </span>MemOpQueueEntry {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordtype">int</span> Offset;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordtype">bool</span> isKill;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordtype">unsigned</span> Position;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordtype">bool</span> Merged;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      MemOpQueueEntry(<span class="keywordtype">int</span> o, <span class="keywordtype">unsigned</span> r, <span class="keywordtype">bool</span> k, <span class="keywordtype">unsigned</span> <a class="code" href="Target_2ARM_2README_8txt.html#a38e79c83dad9b9a5f38c9693371a8709">p</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        : Offset(o), Reg(r), isKill(k), Position(p), MBBI(i), Merged(<a class="code" href="namespacefalse.html">false</a>) {}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    };</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MemOpQueueEntry,8&gt;</a> MemOpQueue;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keyword">typedef</span> MemOpQueue::iterator MemOpQueueIter;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keywordtype">void</span> findUsesOfImpDef(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand *&gt;</a> &amp;UsesOfImpDefs,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                          <span class="keyword">const</span> MemOpQueue &amp;MemOps, <span class="keywordtype">unsigned</span> DefReg,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                          <span class="keywordtype">unsigned</span> RangeBegin, <span class="keywordtype">unsigned</span> RangeEnd);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordtype">bool</span> MergeOps(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                  <span class="keywordtype">int</span> Offset, <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">bool</span> BaseKill, <span class="keywordtype">int</span> Opcode,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg, <span class="keywordtype">unsigned</span> Scratch,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;unsigned, bool&gt; &gt; Regs,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> ImpDefs);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">void</span> MergeOpsUpdate(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                        MemOpQueue &amp;MemOps,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                        <span class="keywordtype">unsigned</span> memOpsBegin,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                        <span class="keywordtype">unsigned</span> memOpsEnd,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                        <span class="keywordtype">unsigned</span> insertAfter,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                        <span class="keywordtype">int</span> Offset,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                        <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                        <span class="keywordtype">bool</span> BaseKill,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                        <span class="keywordtype">int</span> Opcode,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                        <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                        <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                        <span class="keywordtype">unsigned</span> Scratch,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                        <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock::iterator&gt;</a> &amp;Merges);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordtype">void</span> MergeLDR_STR(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> SIndex, <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                      <span class="keywordtype">int</span> Opcode, <span class="keywordtype">unsigned</span> Size,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                      <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                      <span class="keywordtype">unsigned</span> Scratch, MemOpQueue &amp;MemOps,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock::iterator&gt;</a> &amp;Merges);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">void</span> AdvanceRS(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, MemOpQueue &amp;MemOps);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">bool</span> FixInvalidRegPairOp(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">bool</span> MergeBaseUpdateLoadStore(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                  <span class="keywordtype">bool</span> &amp;Advance,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordtype">bool</span> MergeBaseUpdateLSMultiple(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                   <span class="keywordtype">bool</span> &amp;Advance,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">bool</span> LoadStoreMultipleOpti(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">bool</span> MergeReturnIntoLDM(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  };</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ARMLoadStoreOpt::ID</a> = 0;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">  141</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">getLoadStoreMultipleOpcode</a>(<span class="keywordtype">int</span> Opcode, <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a> Mode) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled opcode!&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12:</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    ++NumLDMGened;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::LDMIA;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>: <span class="keywordflow">return</span> ARM::LDMDA;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::LDMDB;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>: <span class="keywordflow">return</span> ARM::LDMIB;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    ++NumSTMGened;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::STMIA;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>: <span class="keywordflow">return</span> ARM::STMDA;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::STMDB;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>: <span class="keywordflow">return</span> ARM::STMIB;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    ++NumLDMGened;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::t2LDMIA;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::t2LDMDB;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    ++NumSTMGened;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::t2STMIA;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::t2STMDB;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    ++NumVLDMGened;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VLDMSIA;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> 0; <span class="comment">// Only VLDMSDB_UPD exists.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    ++NumVSTMGened;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VSTMSIA;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> 0; <span class="comment">// Only VSTMSDB_UPD exists.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    ++NumVLDMGened;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VLDMDIA;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> 0; <span class="comment">// Only VLDMDDB_UPD exists.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    ++NumVSTMGened;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VSTMDIA;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> 0; <span class="comment">// Only VSTMDDB_UPD exists.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM__AM.html">  210</a></span>&#160;  <span class="keyword">namespace </span>ARM_AM {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM__AM.html#a477613cc6063133afa3b6fff3ef42d6b">  212</a></span>&#160;<a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">AMSubMode</a> <a class="code" href="namespacellvm_1_1ARM__AM.html#a477613cc6063133afa3b6fff3ef42d6b">getLoadStoreMultipleSubMode</a>(<span class="keywordtype">int</span> Opcode) {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled opcode!&quot;</span>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIA_RET:</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIA:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIA_UPD:</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">case</span> ARM::STMIA:</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">case</span> ARM::STMIA_UPD:</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMIA_RET:</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMIA:</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMIA_UPD:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMIA:</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMIA_UPD:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMSIA:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMSIA_UPD:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMSIA:</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMSIA_UPD:</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMDIA:</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMDIA_UPD:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMDIA:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMDIA_UPD:</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDA:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDA_UPD:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">case</span> ARM::STMDA:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">case</span> ARM::STMDA_UPD:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDB:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDB_UPD:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> ARM::STMDB:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> ARM::STMDB_UPD:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMDB:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMDB_UPD:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMDB:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMDB_UPD:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMSDB_UPD:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMSDB_UPD:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMDDB_UPD:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMDDB_UPD:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIB:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIB_UPD:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">case</span> ARM::STMIB:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">case</span> ARM::STMIB_UPD:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  } <span class="comment">// end namespace ARM_AM</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#ac40f046cf4fc91b6cb833acb7a42c353">  266</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac40f046cf4fc91b6cb833acb7a42c353">isT2i32Load</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::t2LDRi12 || Opc == ARM::t2LDRi8;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">  270</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::LDRi12 || <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac40f046cf4fc91b6cb833acb7a42c353">isT2i32Load</a>(Opc);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#aacc59d2b3f70cbfb61f1c17eca4830ba">  274</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aacc59d2b3f70cbfb61f1c17eca4830ba">isT2i32Store</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::t2STRi12 || Opc == ARM::t2STRi8;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">  278</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">isi32Store</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::STRi12 || <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aacc59d2b3f70cbfb61f1c17eca4830ba">isT2i32Store</a>(Opc);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/// MergeOps - Create and insert a LDM or STM with Base as base register and</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/// registers in Regs as the register operands that would be loaded / stored.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/// It returns true if the transformation is done.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;ARMLoadStoreOpt::MergeOps(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                          <span class="keywordtype">int</span> Offset, <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">bool</span> BaseKill,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                          <span class="keywordtype">int</span> Opcode, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                          <span class="keywordtype">unsigned</span> PredReg, <span class="keywordtype">unsigned</span> Scratch, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                          <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;unsigned, bool&gt; &gt; Regs,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                          <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> ImpDefs) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// Only a single register to load / store. Don&#39;t bother.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs = Regs.size();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">if</span> (NumRegs &lt;= 1)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a> Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// VFP and Thumb2 do not support IB or DA modes.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">bool</span> isNotVFP = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) || <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">isi32Store</a>(Opcode);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">bool</span> haveIBAndDA = isNotVFP &amp;&amp; !isThumb2;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span> (Offset == 4 &amp;&amp; haveIBAndDA)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Offset == -4 * (<span class="keywordtype">int</span>)NumRegs + 4 &amp;&amp; haveIBAndDA)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Offset == -4 * (<span class="keywordtype">int</span>)NumRegs &amp;&amp; isNotVFP)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// VLDM/VSTM do not support DB mode without also updating the base reg.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Offset != 0) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// Check if this is a supported opcode before we insert instructions to</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// calculate a new base register.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">getLoadStoreMultipleOpcode</a>(Opcode, Mode)) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">// If starting offset isn&#39;t zero, insert a MI to materialize a new base.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// But only do so if it is cost effective, i.e. merging more than two</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// loads / stores.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">if</span> (NumRegs &lt;= 2)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordtype">unsigned</span> NewBase;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode))</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="comment">// If it is a load, then just use one of the destination register to</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="comment">// use as the new base.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      NewBase = Regs[NumRegs-1].first;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="comment">// Use the scratch register to use as a new base.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      NewBase = Scratch;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordflow">if</span> (NewBase == 0)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordtype">int</span> BaseOpc = !isThumb2 ? ARM::ADDri : ARM::t2ADDri;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (Offset &lt; 0) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      BaseOpc = !isThumb2 ? ARM::SUBri : ARM::t2SUBri;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      Offset = - Offset;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordtype">int</span> ImmedOffset = isThumb2</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      ? <a class="code" href="namespacellvm_1_1ARM__AM.html#a70b6f0b420385853a70713cb288c3292">ARM_AM::getT2SOImmVal</a>(Offset) : <a class="code" href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">ARM_AM::getSOImmVal</a>(Offset);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (ImmedOffset == -1)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="comment">// FIXME: Try t2ADDri12 or t2SUBri12?</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;  <span class="comment">// Probably not worth it then.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(BaseOpc), NewBase)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      .addReg(Base, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill)).addImm(Offset)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    Base = NewBase;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    BaseKill = <span class="keyword">true</span>;  <span class="comment">// New base is always killed right its use.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordtype">bool</span> isDef = (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) || Opcode == ARM::VLDRS ||</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                Opcode == ARM::VLDRD);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  Opcode = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">getLoadStoreMultipleOpcode</a>(Opcode, Mode);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (!Opcode) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(Opcode))</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    .addReg(Base, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill))</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    .addImm(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumRegs; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    MIB = MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].first, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(isDef)</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                     | <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Regs[i].second));</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// Add implicit defs for super-registers.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = ImpDefs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>(); i != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ImpDefs[i], <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/// \brief Find all instructions using a given imp-def within a range.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/// We are trying to combine a range of instructions, one of which (located at</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/// position RangeBegin) implicitly defines a register. The final LDM/STM will</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/// be placed at RangeEnd, and so any uses of this definition between RangeStart</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// and RangeEnd must be modified to use an undefined value.</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/// The live range continues until we find a second definition or one of the</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/// uses we find is a kill. Unfortunately MemOps is not sorted by Position, so</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// we must consider all uses and decide which are relevant in a second pass.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMLoadStoreOpt::findUsesOfImpDef(</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand *&gt;</a> &amp;UsesOfImpDefs, <span class="keyword">const</span> MemOpQueue &amp;MemOps,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordtype">unsigned</span> DefReg, <span class="keywordtype">unsigned</span> RangeBegin, <span class="keywordtype">unsigned</span> RangeEnd) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  std::map&lt;unsigned, MachineOperand *&gt; Uses;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">unsigned</span> LastLivePos = RangeEnd;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="comment">// First we find all uses of this register with Position between RangeBegin</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">// and RangeEnd, any or all of these could be uses of a definition at</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">// RangeBegin. We also record the latest position a definition at RangeBegin</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">// would be considered live.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; MemOps.size(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordtype">unsigned</span> MIPosition = MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">if</span> (MIPosition &lt;= RangeBegin || MIPosition &gt; RangeEnd)</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="comment">// If this instruction defines the register, then any later use will be of</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">// that definition rather than ours.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a19a1a901f757893c5ddac81e3ce867dc">definesRegister</a>(DefReg))</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      LastLivePos = std::min(LastLivePos, MIPosition);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *UseOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#afddd1696a86ec4791c24fce6e13b8f12">findRegisterUseOperand</a>(DefReg);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">if</span> (!UseOp)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// If this instruction kills the register then (assuming liveness is</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">// correct when we start) we don&#39;t need to think about anything after here.</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (UseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>())</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      LastLivePos = std::min(LastLivePos, MIPosition);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    Uses[MIPosition] = UseOp;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// Now we traverse the list of all uses, and append the ones that actually use</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">// our definition to the requested list.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">for</span> (std::map&lt;unsigned, MachineOperand *&gt;::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Uses.begin(),</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                                      E = Uses.end();</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">// List is sorted by position so once we&#39;ve found one out of range there</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// will be no more to consider.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first &gt; LastLivePos)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    UsesOfImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">// MergeOpsUpdate - call MergeOps and update MemOps and merges accordingly on</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// success.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keywordtype">void</span> ARMLoadStoreOpt::MergeOpsUpdate(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                     MemOpQueue &amp;memOps,</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                                     <span class="keywordtype">unsigned</span> memOpsBegin, <span class="keywordtype">unsigned</span> memOpsEnd,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                     <span class="keywordtype">unsigned</span> insertAfter, <span class="keywordtype">int</span> Offset,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                     <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">bool</span> BaseKill,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                                     <span class="keywordtype">int</span> Opcode,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                     <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                     <span class="keywordtype">unsigned</span> Scratch,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                     <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock::iterator&gt;</a> &amp;Merges) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// First calculate which of the registers should be killed by the merged</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// instruction.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> insertPos = memOps[insertAfter].Position;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> KilledRegs;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> Killer;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = memOps.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == memOpsBegin) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = memOpsEnd;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> == e)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    }</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span> (memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position &lt; insertPos &amp;&amp; memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].isKill) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Reg;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      KilledRegs.<a class="code" href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(Reg);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      Killer[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>] = <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    }</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, bool&gt;</a>, 8&gt; Regs;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 8&gt;</a> ImpDefs;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand *, 8&gt;</a> UsesOfImpDefs;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = memOpsBegin; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; memOpsEnd; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Reg;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">// If we are inserting the merged operation after an operation that</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// uses the same register, make sure to transfer any kill flag.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordtype">bool</span> isKill = memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].isKill || KilledRegs.<a class="code" href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">count</a>(Reg);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::make_pair(Reg, isKill));</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">// Collect any implicit defs of super-registers. They must be preserved.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MIOperands.html">MIOperands</a> MO(memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI); MO.<a class="code" href="classllvm_1_1MachineOperandIteratorBase.html#af3802cbef7a57e8de316fe13fbed8e67">isValid</a>(); ++MO) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keywordflow">if</span> (!MO-&gt;isReg() || !MO-&gt;isDef() || !MO-&gt;isImplicit() || MO-&gt;isDead())</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordtype">unsigned</span> DefReg = MO-&gt;getReg();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">if</span> (std::find(ImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), ImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), DefReg) == ImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>())</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        ImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(DefReg);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="comment">// There may be other uses of the definition between this instruction and</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="comment">// the eventual LDM/STM position. These should be marked undef if the</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="comment">// merge takes place.</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      findUsesOfImpDef(UsesOfImpDefs, memOps, DefReg, memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                       insertPos);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">// Try to do the merge.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Loc = memOps[insertAfter].MBBI;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  ++Loc;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">if</span> (!MergeOps(MBB, Loc, Offset, Base, BaseKill, Opcode,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                Pred, PredReg, Scratch, dl, Regs, ImpDefs))</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="comment">// Merge succeeded, update records.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  Merges.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(Loc));</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="comment">// In gathering loads together, we may have moved the imp-def of a register</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="comment">// past one of its uses. This is OK, since we know better than the rest of</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="comment">// LLVM what&#39;s OK with ARM loads and stores; but we still have to adjust the</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">// affected uses.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classT.html">SmallVectorImpl&lt;MachineOperand *&gt;::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = UsesOfImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(),</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                                   E = UsesOfImpDefs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>();</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    (*I)-&gt;setIsUndef();</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = memOpsBegin; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; memOpsEnd; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">// Remove kill flags from any memops that come before insertPos.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">if</span> (Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-memOpsBegin].second) {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>-memOpsBegin].first;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="keywordflow">if</span> (KilledRegs.<a class="code" href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">count</a>(Reg)) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = Killer[<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>];</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <span class="keywordtype">int</span> Idx = memOps[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>].MBBI-&gt;findRegisterUseOperandIdx(Reg, <span class="keyword">true</span>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        assert(Idx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;Cannot find killing operand&quot;</span>);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        memOps[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>].MBBI-&gt;getOperand(Idx).setIsKill(<span class="keyword">false</span>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        memOps[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>].isKill = <span class="keyword">false</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      }</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].isKill = <span class="keyword">true</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    }</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">// Update this memop to refer to the merged instruction.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">// We may need to move kill flags again.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Merged = <span class="keyword">true</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI = Merges.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>();</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    memOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position = insertPos;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;}</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/// MergeLDR_STR - Merge a number of load / store instructions into one or more</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/// load / store multiple instructions.</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span><span class="keywordtype">void</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;ARMLoadStoreOpt::MergeLDR_STR(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> SIndex,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                         <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">int</span> Opcode, <span class="keywordtype">unsigned</span> Size,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                         <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                         <span class="keywordtype">unsigned</span> Scratch, MemOpQueue &amp;MemOps,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock::iterator&gt;</a> &amp;Merges) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">bool</span> isNotVFP = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) || <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">isi32Store</a>(Opcode);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordtype">int</span> Offset = MemOps[SIndex].Offset;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordtype">int</span> SOffset = Offset;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordtype">unsigned</span> insertAfter = SIndex;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Loc = MemOps[SIndex].MBBI;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = Loc-&gt;getDebugLoc();</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;PMO = Loc-&gt;getOperand(0);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordtype">unsigned</span> PReg = PMO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordtype">unsigned</span> PRegNum = PMO.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>() ? UINT_MAX : TRI-&gt;getEncodingValue(PReg);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordtype">unsigned</span> Count = 1;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordtype">unsigned</span> Limit = ~0U;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// vldm / vstm limit are 32 for S variants, 16 for D variants.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    Limit = 32;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    Limit = 16;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    Limit = 16;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    Limit = 32;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = SIndex+1, e = MemOps.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordtype">int</span> NewOffset = MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Offset;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI-&gt;getOperand(0);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordtype">unsigned</span> RegNum = MO.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>() ? UINT_MAX : TRI-&gt;getEncodingValue(Reg);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">// Register numbers must be in ascending order. For VFP / NEON load and</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">// store multiples, the registers must also be consecutive and within the</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="comment">// limit on the number of registers per instruction.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">if</span> (Reg != ARM::SP &amp;&amp;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        NewOffset == Offset + (<span class="keywordtype">int</span>)Size &amp;&amp;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        ((isNotVFP &amp;&amp; RegNum &gt; PRegNum) ||</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;         ((Count &lt; Limit) &amp;&amp; RegNum == PRegNum+1)) &amp;&amp;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="comment">// On Swift we don&#39;t want vldm/vstm to start with a odd register num</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <span class="comment">// because Q register unaligned vldm/vstm need more uops.</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        (!STI-&gt;isSwift() || isNotVFP || Count != 1 || !(PRegNum &amp; 0x1))) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      Offset += Size;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      PRegNum = RegNum;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      ++Count;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="comment">// Can&#39;t merge this in. Try merge the earlier ones first.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      MergeOpsUpdate(MBB, MemOps, SIndex, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, insertAfter, SOffset,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                     Base, <span class="keyword">false</span>, Opcode, Pred, PredReg, Scratch, dl, Merges);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      MergeLDR_STR(MBB, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>, Base, Opcode, Size, Pred, PredReg, Scratch,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                   MemOps, Merges);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">if</span> (MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position &gt; MemOps[insertAfter].Position)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      insertAfter = <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordtype">bool</span> BaseKill = Loc-&gt;findRegisterUseOperandIdx(Base, <span class="keyword">true</span>) != -1;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  MergeOpsUpdate(MBB, MemOps, SIndex, MemOps.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">size</a>(), insertAfter, SOffset,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                 Base, BaseKill, Opcode, Pred, PredReg, Scratch, dl, Merges);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">return</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;}</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a73b118bd16dc028dba7ea9c76681cba4">  595</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a73b118bd16dc028dba7ea9c76681cba4">definesCPSR</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == ARM::CPSR &amp;&amp; !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>())</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="comment">// If the instruction has live CPSR def, then it&#39;s not safe to fold it</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="comment">// into load / store.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  }</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">  609</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                <span class="keywordtype">unsigned</span> Bytes, <span class="keywordtype">unsigned</span> Limit,</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordtype">unsigned</span> MyPredReg = 0;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">if</span> (!MI)</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordtype">bool</span> CheckCPSRDef = <span class="keyword">false</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">case</span> ARM::t2SUBri:</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">case</span> ARM::SUBri:</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    CheckCPSRDef = <span class="keyword">true</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">// fallthrough</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">case</span> ARM::tSUBspi:</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="comment">// Make sure the offset fits in 8 bits.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">if</span> (Bytes == 0 || (Limit &amp;&amp; Bytes &gt;= Limit))</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordtype">unsigned</span> Scale = (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::tSUBspi) ? 4 : 1; <span class="comment">// FIXME</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (!(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base &amp;&amp;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base &amp;&amp;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()*Scale) == Bytes &amp;&amp;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, MyPredReg) == Pred &amp;&amp;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        MyPredReg == PredReg))</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">return</span> CheckCPSRDef ? !<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a73b118bd16dc028dba7ea9c76681cba4">definesCPSR</a>(MI) : <span class="keyword">true</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">  642</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">isMatchingIncrement</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                                <span class="keywordtype">unsigned</span> Bytes, <span class="keywordtype">unsigned</span> Limit,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordtype">unsigned</span> MyPredReg = 0;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">if</span> (!MI)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordtype">bool</span> CheckCPSRDef = <span class="keyword">false</span>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">case</span> ARM::t2ADDri:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">case</span> ARM::ADDri:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    CheckCPSRDef = <span class="keyword">true</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="comment">// fallthrough</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">case</span> ARM::tADDspi:</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> (Bytes == 0 || (Limit &amp;&amp; Bytes &gt;= Limit))</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="comment">// Make sure the offset fits in 8 bits.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">unsigned</span> Scale = (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == ARM::tADDspi) ? 4 : 1; <span class="comment">// FIXME</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">if</span> (!(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base &amp;&amp;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base &amp;&amp;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()*Scale) == Bytes &amp;&amp;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, MyPredReg) == Pred &amp;&amp;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        MyPredReg == PredReg))</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> CheckCPSRDef ? !<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a73b118bd16dc028dba7ea9c76681cba4">definesCPSR</a>(MI) : <span class="keyword">true</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">  675</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12:</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12:</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">return</span> 8;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIA:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDA:</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDB:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIB:</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">case</span> ARM::STMIA:</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">case</span> ARM::STMDA:</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">case</span> ARM::STMDB:</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">case</span> ARM::STMIB:</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMIA:</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMDB:</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMIA:</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMDB:</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMSIA:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMSIA:</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">return</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() - MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() + 1) * 4;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMDIA:</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMDIA:</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">return</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() - MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>() + 1) * 8;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#ad4d87d5c3928215d18c662c8519af439">  711</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ad4d87d5c3928215d18c662c8519af439">getUpdatingLSMultipleOpcode</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                                            <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a> Mode) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled opcode!&quot;</span>);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIA:</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDA:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">case</span> ARM::LDMDB:</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">case</span> ARM::LDMIB:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::LDMIA_UPD;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>: <span class="keywordflow">return</span> ARM::LDMIB_UPD;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>: <span class="keywordflow">return</span> ARM::LDMDA_UPD;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::LDMDB_UPD;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">case</span> ARM::STMIA:</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordflow">case</span> ARM::STMDA:</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">case</span> ARM::STMDB:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">case</span> ARM::STMIB:</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::STMIA_UPD;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>: <span class="keywordflow">return</span> ARM::STMIB_UPD;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>: <span class="keywordflow">return</span> ARM::STMDA_UPD;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::STMDB_UPD;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    }</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMIA:</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDMDB:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::t2LDMIA_UPD;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::t2LDMDB_UPD;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    }</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMIA:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">case</span> ARM::t2STMDB:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::t2STMIA_UPD;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::t2STMDB_UPD;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMSIA:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VLDMSIA_UPD;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::VLDMSDB_UPD;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    }</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">case</span> ARM::VLDMDIA:</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VLDMDIA_UPD;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::VLDMDDB_UPD;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMSIA:</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VSTMSIA_UPD;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::VSTMSDB_UPD;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    }</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">case</span> ARM::VSTMDIA:</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">switch</span> (Mode) {</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled submode!&quot;</span>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>: <span class="keywordflow">return</span> ARM::VSTMDIA_UPD;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>: <span class="keywordflow">return</span> ARM::VSTMDDB_UPD;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    }</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  }</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/// MergeBaseUpdateLSMultiple - Fold proceeding/trailing inc/dec of base</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/// register into the LDM/STM/VLDM{D|S}/VSTM{D|S} op when possible:</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/// stmia rn, &lt;ra, rb, rc&gt;</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/// rn := rn + 4 * 3;</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/// =&gt;</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/// stmia rn!, &lt;ra, rb, rc&gt;</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/// rn := rn - 4 * 3;</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/// ldmia rn, &lt;ra, rb, rc&gt;</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/// =&gt;</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/// ldmdb rn!, &lt;ra, rb, rc&gt;</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMLoadStoreOpt::MergeBaseUpdateLSMultiple(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                               <span class="keywordtype">bool</span> &amp;Advance,</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = MBBI;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordtype">unsigned</span> Base = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordtype">bool</span> BaseKill = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keywordtype">unsigned</span> Bytes = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a>(MI);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, PredReg);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordtype">int</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="comment">// Can&#39;t use an updating ld/st if the base register is also a dest</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="comment">// register. e.g. ldmdb r0!, {r0, r1, r2}. The behavior is undefined.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 2, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base)</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordtype">bool</span> DoMerge = <span class="keyword">false</span>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">ARM_AM::AMSubMode</a> Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a477613cc6063133afa3b6fff3ef42d6b">ARM_AM::getLoadStoreMultipleSubMode</a>(Opcode);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">// Try merging with the previous instruction.</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> BeginMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">if</span> (MBBI != BeginMBBI) {</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> PrevMBBI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">while</span> (PrevMBBI != BeginMBBI &amp;&amp; PrevMBBI-&gt;isDebugValue())</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      --PrevMBBI;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">if</span> (Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a> &amp;&amp;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(PrevMBBI, Base, Bytes, 0, Pred, PredReg)) {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a> &amp;&amp;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;               <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(PrevMBBI, Base, Bytes, 0, Pred, PredReg)) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      Mode = <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a>;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    }</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">if</span> (DoMerge)</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(PrevMBBI);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">// Try merging with the next instruction.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> EndMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keywordflow">if</span> (!DoMerge &amp;&amp; MBBI != EndMBBI) {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> NextMBBI = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(MBBI);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">while</span> (NextMBBI != EndMBBI &amp;&amp; NextMBBI-&gt;isDebugValue())</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      ++NextMBBI;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">if</span> ((Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a> || Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">ARM_AM::ib</a>) &amp;&amp;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">isMatchingIncrement</a>(NextMBBI, Base, Bytes, 0, Pred, PredReg)) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">ARM_AM::da</a> || Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">ARM_AM::db</a>) &amp;&amp;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;               <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(NextMBBI, Base, Bytes, 0, Pred, PredReg)) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">if</span> (DoMerge) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <span class="keywordflow">if</span> (NextMBBI == I) {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;        Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(NextMBBI);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    }</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">if</span> (!DoMerge)</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ad4d87d5c3928215d18c662c8519af439">getUpdatingLSMultipleOpcode</a>(Opcode, Mode);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;get(NewOpc))</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    .addReg(Base, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>)) <span class="comment">// WB base register</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    .addReg(Base, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill))</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    .addImm(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">// Transfer the rest of operands.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> OpNum = 3, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); OpNum != e; ++OpNum)</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">addOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OpNum));</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>());</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MBBI);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;}</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a71b3987a20a22fe47772c3c670dce48a">  873</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a71b3987a20a22fe47772c3c670dce48a">getPreIndexedLoadStoreOpcode</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                                             <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> Mode) {</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">return</span> ARM::LDR_PRE_IMM;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12:</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">return</span> ARM::STR_PRE_IMM;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VLDMSIA_UPD : ARM::VLDMSDB_UPD;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VLDMDIA_UPD : ARM::VLDMDDB_UPD;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VSTMSIA_UPD : ARM::VSTMSDB_UPD;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VSTMDIA_UPD : ARM::VSTMDDB_UPD;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12:</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> ARM::t2LDR_PRE;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">return</span> ARM::t2STR_PRE;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled opcode!&quot;</span>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  }</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;}</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a1bdd94719d38df63af695f07092750ca">  898</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a1bdd94719d38df63af695f07092750ca">getPostIndexedLoadStoreOpcode</a>(<span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                                              <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> Mode) {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12:</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">return</span> ARM::LDR_POST_IMM;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12:</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">return</span> ARM::STR_POST_IMM;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VLDMSIA_UPD : ARM::VLDMSDB_UPD;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VLDMDIA_UPD : ARM::VLDMDDB_UPD;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VSTMSIA_UPD : ARM::VSTMSDB_UPD;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">return</span> Mode == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a> ? ARM::VSTMDIA_UPD : ARM::VSTMDDB_UPD;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12:</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">return</span> ARM::t2LDR_POST;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12:</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">return</span> ARM::t2STR_POST;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unhandled opcode!&quot;</span>);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  }</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">/// MergeBaseUpdateLoadStore - Fold proceeding/trailing inc/dec of base</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/// register into the LDR/STR/FLD{D|S}/FST{D|S} op when possible:</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMLoadStoreOpt::MergeBaseUpdateLoadStore(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                               <span class="keywordtype">bool</span> &amp;Advance,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = MBBI;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordtype">unsigned</span> Base = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordtype">bool</span> BaseKill = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordtype">unsigned</span> Bytes = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a>(MI);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordtype">int</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordtype">bool</span> isAM5 = (Opcode == ARM::VLDRD || Opcode == ARM::VLDRS ||</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                Opcode == ARM::VSTRD || Opcode == ARM::VSTRS);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordtype">bool</span> isAM2 = (Opcode == ARM::LDRi12 || Opcode == ARM::STRi12);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) || <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">isi32Store</a>(Opcode))</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">if</span> (isAM5 &amp;&amp; <a class="code" href="namespacellvm_1_1ARM__AM.html#a4a7164e76d0d8d5ec38ed60bddd77589">ARM_AM::getAM5Offset</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) != 0)</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">bool</span> isLd = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) || Opcode == ARM::VLDRS || Opcode == ARM::VLDRD;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="comment">// Can&#39;t do the merge if the destination register is the same as the would-be</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">// writeback register.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() == Base)</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, PredReg);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordtype">bool</span> DoMerge = <span class="keyword">false</span>;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="comment">// AM2 - 12 bits, thumb2 - 8 bits.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordtype">unsigned</span> Limit = isAM5 ? 0 : (isAM2 ? 0x1000 : 0x100);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// Try merging with the previous instruction.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> BeginMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">if</span> (MBBI != BeginMBBI) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> PrevMBBI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">while</span> (PrevMBBI != BeginMBBI &amp;&amp; PrevMBBI-&gt;isDebugValue())</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      --PrevMBBI;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(PrevMBBI, Base, Bytes, Limit, Pred, PredReg)) {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!isAM5 &amp;&amp;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;               <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">isMatchingIncrement</a>(PrevMBBI, Base, Bytes, Limit,Pred,PredReg)) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">if</span> (DoMerge) {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      NewOpc = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a71b3987a20a22fe47772c3c670dce48a">getPreIndexedLoadStoreOpcode</a>(Opcode, AddSub);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(PrevMBBI);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    }</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  }</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="comment">// Try merging with the next instruction.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> EndMBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">if</span> (!DoMerge &amp;&amp; MBBI != EndMBBI) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> NextMBBI = <a class="code" href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a>(MBBI);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">while</span> (NextMBBI != EndMBBI &amp;&amp; NextMBBI-&gt;isDebugValue())</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      ++NextMBBI;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">if</span> (!isAM5 &amp;&amp;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a>(NextMBBI, Base, Bytes, Limit, Pred, PredReg)) {</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">isMatchingIncrement</a>(NextMBBI, Base, Bytes, Limit,Pred,PredReg)) {</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      DoMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    }</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">if</span> (DoMerge) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      NewOpc = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a1bdd94719d38df63af695f07092750ca">getPostIndexedLoadStoreOpcode</a>(Opcode, AddSub);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      <span class="keywordflow">if</span> (NextMBBI == I) {</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(NextMBBI);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  }</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">if</span> (!DoMerge)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">if</span> (isAM5) {</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <span class="comment">// VLDM[SD}_UPD, VSTM[SD]_UPD</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <span class="comment">// (There are no base-updating versions of VLDR/VSTR instructions, but the</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="comment">// updating load/store-multiple instructions can be used with only one</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="comment">// register.)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc))</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;      .addReg(Base, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>)) <span class="comment">// WB base register</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      .addReg(Base, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isLd ? BaseKill : <span class="keyword">false</span>))</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      .addImm(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg)</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), (isLd ? <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>) :</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                            <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>())));</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (isLd) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">if</span> (isAM2) {</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      <span class="comment">// LDR_PRE, LDR_POST</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <span class="keywordflow">if</span> (NewOpc == ARM::LDR_PRE_IMM || NewOpc == ARM::LDRB_PRE_IMM) {</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        <span class="keywordtype">int</span> Offset = AddSub == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a> ? -Bytes : Bytes;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc), MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;          .addReg(Base, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Base).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        <span class="keywordtype">int</span> Offset = <a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, Bytes, <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc), MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;          .addReg(Base, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Base).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      }</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      <span class="keywordtype">int</span> Offset = AddSub == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a> ? -Bytes : Bytes;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;      <span class="comment">// t2LDR_PRE, t2LDR_POST</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc), MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        .addReg(Base, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Base).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="comment">// FIXME: post-indexed stores use am2offset_imm, which still encodes</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <span class="comment">// the vestigal zero-reg offset register. When that&#39;s fixed, this clause</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="comment">// can be removed entirely.</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">if</span> (isAM2 &amp;&amp; NewOpc == ARM::STR_POST_IMM) {</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;      <span class="keywordtype">int</span> Offset = <a class="code" href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">ARM_AM::getAM2Opc</a>(AddSub, Bytes, <a class="code" href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">ARM_AM::no_shift</a>);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;      <span class="comment">// STR_PRE, STR_POST</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc), Base)</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;        .addReg(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Base).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      <span class="keywordtype">int</span> Offset = AddSub == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a> ? -Bytes : Bytes;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;      <span class="comment">// t2STR_PRE, t2STR_POST</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc), Base)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        .addReg(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()))</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Base).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    }</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  }</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MBBI);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/// isMemoryOp - Returns true if instruction is a memory operation that this</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">/// pass is capable of operating on.</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#ac46a44b02eb5f4a10f73a4b03ec98631"> 1063</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac46a44b02eb5f4a10f73a4b03ec98631">isMemoryOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="comment">// When no memory operands are present, conservatively assume unaligned,</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="comment">// volatile, unfoldable.</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad9320d8b806f769d2779acf321a41ca2">hasOneMemOperand</a>())</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>();</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="comment">// Don&#39;t touch volatile memory accesses - we may be changing their order.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">if</span> (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#ab122f78bd52fac411c822e5f2e350f06">isVolatile</a>())</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="comment">// Unaligned ldr/str is emulated by some kernels, but unaligned ldm/stm is</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="comment">// not.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">if</span> (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#abde905d34732d8796be2908635e193d2">getAlignment</a>() &lt; 4)</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="comment">// str &lt;undef&gt; could probably be eliminated entirely, but for now we just want</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="comment">// to avoid making a mess of it.</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="comment">// FIXME: Use str &lt;undef&gt; as a wildcard to enable better stm folding.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &gt; 0 &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>())</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">// Likewise don&#39;t mess with references to undefined addresses.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &gt; 1 &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>())</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordtype">int</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS:</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>();</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>();</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12:</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12:</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>();</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;}</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">/// AdvanceRS - Advance register scavenger to just before the earliest memory</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">/// op that is being merged.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> ARMLoadStoreOpt::AdvanceRS(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, MemOpQueue &amp;MemOps) {</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Loc = MemOps[0].MBBI;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordtype">unsigned</span> Position = MemOps[0].Position;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1, e = MemOps.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">if</span> (MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position &lt; Position) {</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      Position = MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].Position;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      Loc = MemOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].MBBI;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    }</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">if</span> (Loc != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    RS-&gt;forward(<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(Loc));</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;}</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093"> 1128</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordtype">int</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordtype">bool</span> isAM3 = Opcode == ARM::LDRD || Opcode == ARM::STRD;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">getNumOperands</a>();</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordtype">unsigned</span> OffField = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(NumOperands-3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::t2LDRi12 || Opcode == ARM::t2LDRi8 ||</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      Opcode == ARM::t2STRi12 || Opcode == ARM::t2STRi8 ||</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8 ||</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      Opcode == ARM::LDRi12   || Opcode == ARM::STRi12)</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">return</span> OffField;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="keywordtype">int</span> Offset = isAM3 ? <a class="code" href="namespacellvm_1_1ARM__AM.html#ae82f861eface5f0da4e6a418b09e03bd">ARM_AM::getAM3Offset</a>(OffField)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    : <a class="code" href="namespacellvm_1_1ARM__AM.html#a4a7164e76d0d8d5ec38ed60bddd77589">ARM_AM::getAM5Offset</a>(OffField) * 4;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">if</span> (isAM3) {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(OffField) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;      Offset = -Offset;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#afdacdb74974f380adc2ba5381cce6026">ARM_AM::getAM5Op</a>(OffField) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      Offset = -Offset;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  }</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">return</span> Offset;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab"> 1152</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                          <span class="keywordtype">int</span> Offset, <span class="keywordtype">bool</span> isDef,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                          <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl, <span class="keywordtype">unsigned</span> NewOpc,</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                          <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">bool</span> RegDeadKill, <span class="keywordtype">bool</span> RegUndef,</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                          <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">bool</span> BaseKill, <span class="keywordtype">bool</span> BaseUndef,</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                          <span class="keywordtype">bool</span> OffKill, <span class="keywordtype">bool</span> OffUndef,</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                          <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII, <span class="keywordtype">bool</span> isT2) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">if</span> (isDef) {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MBBI-&gt;getDebugLoc(),</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;                                      TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc))</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;      .addReg(Reg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>) | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(RegDeadKill))</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      .addReg(BaseReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill)|<a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(BaseUndef));</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MBBI-&gt;getDebugLoc(),</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                                      TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc))</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      .addReg(Reg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(RegDeadKill) | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(RegUndef))</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;      .addReg(BaseReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill)|<a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(BaseUndef));</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  }</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;}</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="keywordtype">bool</span> ARMLoadStoreOpt::FixInvalidRegPairOp(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = &amp;*MBBI;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::LDRD || Opcode == ARM::STRD ||</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8) {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordtype">unsigned</span> BaseReg = BaseOp.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordtype">unsigned</span> EvenReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordtype">unsigned</span> OddReg  = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordtype">unsigned</span> EvenRegNum = TRI-&gt;getDwarfRegNum(EvenReg, <span class="keyword">false</span>);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keywordtype">unsigned</span> OddRegNum  = TRI-&gt;getDwarfRegNum(OddReg, <span class="keyword">false</span>);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="comment">// ARM errata 602117: LDRD with base in list may result in incorrect base</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="comment">// register when interrupted or faulted.</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordtype">bool</span> Errata602117 = EvenReg == BaseReg &amp;&amp; STI-&gt;isCortexM3();</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">if</span> (!Errata602117 &amp;&amp;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        ((EvenRegNum &amp; 1) == 0 &amp;&amp; (EvenRegNum + 1) == OddRegNum))</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> NewBBI = MBBI;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordtype">bool</span> isT2 = Opcode == ARM::t2LDRDi8 || Opcode == ARM::t2STRDi8;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordtype">bool</span> isLd = Opcode == ARM::LDRD || Opcode == ARM::t2LDRDi8;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordtype">bool</span> EvenDeadKill = isLd ?</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>() : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordtype">bool</span> EvenUndef = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>();</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <span class="keywordtype">bool</span> OddDeadKill  = isLd ?</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>() : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordtype">bool</span> OddUndef = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>();</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <span class="keywordtype">bool</span> BaseKill = BaseOp.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordtype">bool</span> BaseUndef = BaseOp.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>();</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordtype">bool</span> OffKill = isT2 ? <span class="keyword">false</span> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keywordtype">bool</span> OffUndef = isT2 ? <span class="keyword">false</span> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>();</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <span class="keywordtype">int</span> OffImm = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(MI);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, PredReg);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">if</span> (OddRegNum &gt; EvenRegNum &amp;&amp; OffImm == 0) {</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      <span class="comment">// Ascending register numbers and no offset. It&#39;s safe to change it to a</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      <span class="comment">// ldm or stm.</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = (isLd)</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        ? (isT2 ? ARM::t2LDMIA : ARM::LDMIA)</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;        : (isT2 ? ARM::t2STMIA : ARM::STMIA);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      <span class="keywordflow">if</span> (isLd) {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MBBI-&gt;getDebugLoc(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc))</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;          .addReg(BaseReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill))</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;          .addImm(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg)</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(EvenReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(isLd) | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(EvenDeadKill))</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OddReg,  <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(isLd) | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(OddDeadKill));</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        ++NumLDRD2LDM;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, MBBI-&gt;getDebugLoc(), TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc))</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;          .addReg(BaseReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(BaseKill))</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;          .addImm(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg)</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(EvenReg,</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;                  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(EvenDeadKill) | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(EvenUndef))</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OddReg,</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                  <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(OddDeadKill)  | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(OddUndef));</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;        ++NumSTRD2STM;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      }</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;      NewBBI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a>(MBBI);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      <span class="comment">// Split into two instructions.</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = (isLd)</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;        ? (isT2 ? (OffImm &lt; 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12)</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        : (isT2 ? (OffImm &lt; 0 ? ARM::t2STRi8 : ARM::t2STRi12) : ARM::STRi12);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;      <span class="comment">// Be extra careful for thumb2. t2LDRi8 can&#39;t reference a zero offset,</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;      <span class="comment">// so adjust and use t2LDRi12 here for that.</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc2 = (isLd)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;        ? (isT2 ? (OffImm+4 &lt; 0 ? ARM::t2LDRi8 : ARM::t2LDRi12) : ARM::LDRi12)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;        : (isT2 ? (OffImm+4 &lt; 0 ? ARM::t2STRi8 : ARM::t2STRi12) : ARM::STRi12);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;      <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl = MBBI-&gt;getDebugLoc();</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      <span class="comment">// If this is a load and base register is killed, it may have been</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;      <span class="comment">// re-defed by the load, make sure the first load does not clobber it.</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      <span class="keywordflow">if</span> (isLd &amp;&amp;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;          (BaseKill || OffKill) &amp;&amp;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;          (TRI-&gt;regsOverlap(EvenReg, BaseReg))) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        assert(!TRI-&gt;regsOverlap(OddReg, BaseReg));</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a>(MBB, MBBI, OffImm+4, isLd, dl, NewOpc2,</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;                      OddReg, OddDeadKill, <span class="keyword">false</span>,</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                      BaseReg, <span class="keyword">false</span>, BaseUndef, <span class="keyword">false</span>, OffUndef,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                      Pred, PredReg, TII, isT2);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        NewBBI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a>(MBBI);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a>(MBB, MBBI, OffImm, isLd, dl, NewOpc,</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                      EvenReg, EvenDeadKill, <span class="keyword">false</span>,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                      BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;                      Pred, PredReg, TII, isT2);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        <span class="keywordflow">if</span> (OddReg == EvenReg &amp;&amp; EvenDeadKill) {</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;          <span class="comment">// If the two source operands are the same, the kill marker is</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;          <span class="comment">// probably on the first one. e.g.</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;          <span class="comment">// t2STRDi8 %R5&lt;kill&gt;, %R5, %R9&lt;kill&gt;, 0, 14, %reg0</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;          EvenDeadKill = <span class="keyword">false</span>;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;          OddDeadKill = <span class="keyword">true</span>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;        }</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;        <span class="comment">// Never kill the base register in the first instruction.</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;        <span class="keywordflow">if</span> (EvenReg == BaseReg)</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;          EvenDeadKill = <span class="keyword">false</span>;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a>(MBB, MBBI, OffImm, isLd, dl, NewOpc,</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                      EvenReg, EvenDeadKill, EvenUndef,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                      BaseReg, <span class="keyword">false</span>, BaseUndef, <span class="keyword">false</span>, OffUndef,</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                      Pred, PredReg, TII, isT2);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;        NewBBI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a>(MBBI);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;        <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a>(MBB, MBBI, OffImm+4, isLd, dl, NewOpc2,</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                      OddReg, OddDeadKill, OddUndef,</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                      BaseReg, BaseKill, BaseUndef, OffKill, OffUndef,</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                      Pred, PredReg, TII, isT2);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;      <span class="keywordflow">if</span> (isLd)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;        ++NumLDRD2LDR;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;        ++NumSTRD2STR;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    }</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MI);</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    MBBI = NewBBI;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  }</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;}</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/// LoadStoreMultipleOpti - An optimization pass to turn multiple LDR / STR</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/// ops of the same base and incrementing offset into LDM / STM ops.</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMLoadStoreOpt::LoadStoreMultipleOpti(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordtype">unsigned</span> NumMerges = 0;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordtype">unsigned</span> NumMemOps = 0;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  MemOpQueue MemOps;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keywordtype">unsigned</span> CurrBase = 0;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordtype">int</span> CurrOpc = -1;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordtype">unsigned</span> CurrSize = 0;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> CurrPred = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordtype">unsigned</span> CurrPredReg = 0;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordtype">unsigned</span> Position = 0;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineBasicBlock::iterator,4&gt;</a> Merges;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  RS-&gt;enterBasicBlock(&amp;MBB);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), E = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keywordflow">while</span> (MBBI != E) {</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">if</span> (FixInvalidRegPairOp(MBB, MBBI))</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordtype">bool</span> Advance  = <span class="keyword">false</span>;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keywordtype">bool</span> TryMerge = <span class="keyword">false</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordtype">bool</span> Clobber  = <span class="keyword">false</span>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <span class="keywordtype">bool</span> isMemOp = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac46a44b02eb5f4a10f73a4b03ec98631">isMemoryOp</a>(MBBI);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">if</span> (isMemOp) {</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;      <span class="keywordtype">int</span> Opcode = MBBI-&gt;getOpcode();</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a>(MBBI);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MBBI-&gt;getOperand(0);</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      <span class="keywordtype">bool</span> isKill = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() ? <span class="keyword">false</span> : MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>();</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <span class="keywordtype">unsigned</span> Base = MBBI-&gt;getOperand(1).getReg();</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MBBI, PredReg);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      <span class="keywordtype">int</span> Offset = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(MBBI);</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      <span class="comment">// Watch out for:</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      <span class="comment">// r4 := ldr [r5]</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      <span class="comment">// r5 := ldr [r5, #4]</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      <span class="comment">// r6 := ldr [r5, #8]</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="comment">// The second ldr has effectively broken the chain even though it</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      <span class="comment">// looks like the later ldr(s) use the same base register. Try to</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      <span class="comment">// merge the ldr&#39;s so far, including this one. But don&#39;t try to</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      <span class="comment">// combine the following ldr(s).</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      Clobber = (<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opcode) &amp;&amp; Base == MBBI-&gt;getOperand(0).getReg());</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      <span class="comment">// Watch out for:</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;      <span class="comment">// r4 := ldr [r0, #8]</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      <span class="comment">// r4 := ldr [r0, #4]</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      <span class="comment">// The optimization may reorder the second ldr in front of the first</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      <span class="comment">// ldr, which violates write after write(WAW) dependence. The same as</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <span class="comment">// str. Try to merge inst(s) already in MemOps.</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <span class="keywordtype">bool</span> Overlap = <span class="keyword">false</span>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <span class="keywordflow">for</span> (MemOpQueueIter <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MemOps.begin(), E = MemOps.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        <span class="keywordflow">if</span> (TRI-&gt;regsOverlap(Reg, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;MBBI-&gt;getOperand(0).getReg())) {</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;          Overlap = <span class="keyword">true</span>;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;        }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      }</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="keywordflow">if</span> (CurrBase == 0 &amp;&amp; !Clobber) {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        <span class="comment">// Start of a new chain.</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        CurrBase = Base;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        CurrOpc  = Opcode;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;        CurrSize = Size;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        CurrPred = Pred;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        CurrPredReg = PredReg;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;        MemOps.push_back(MemOpQueueEntry(Offset, Reg, isKill, Position, MBBI));</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        ++NumMemOps;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Overlap) {</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;        <span class="keywordflow">if</span> (Clobber) {</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;          TryMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;          Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        }</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        <span class="keywordflow">if</span> (CurrOpc == Opcode &amp;&amp; CurrBase == Base &amp;&amp; CurrPred == Pred) {</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;          <span class="comment">// No need to match PredReg.</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;          <span class="comment">// Continue adding to the queue.</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;          <span class="keywordflow">if</span> (Offset &gt; MemOps.back().Offset) {</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;            MemOps.push_back(MemOpQueueEntry(Offset, Reg, isKill,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                                             Position, MBBI));</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;            ++NumMemOps;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;            Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;            <span class="keywordflow">for</span> (MemOpQueueIter <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MemOps.begin(), E = MemOps.end();</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;                 <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;              <span class="keywordflow">if</span> (Offset &lt; I-&gt;Offset) {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;                MemOps.insert(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, MemOpQueueEntry(Offset, Reg, isKill,</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;                                                 Position, MBBI));</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                ++NumMemOps;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                Advance = <span class="keyword">true</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;              } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Offset == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;Offset) {</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;                <span class="comment">// Collision! This can&#39;t be merged!</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;              }</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;            }</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;          }</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        }</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      }</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">if</span> (MBBI-&gt;isDebugValue()) {</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      ++MBBI;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;      <span class="keywordflow">if</span> (MBBI == E)</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;        <span class="comment">// Reach the end of the block, try merging the memory instructions.</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        TryMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Advance) {</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      ++Position;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      ++MBBI;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      <span class="keywordflow">if</span> (MBBI == E)</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;        <span class="comment">// Reach the end of the block, try merging the memory instructions.</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;        TryMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      TryMerge = <span class="keyword">true</span>;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">if</span> (TryMerge) {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      <span class="keywordflow">if</span> (NumMemOps &gt; 1) {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        <span class="comment">// Try to find a free register to use as a new base in case it&#39;s needed.</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        <span class="comment">// First advance to the instruction just before the start of the chain.</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;        AdvanceRS(MBB, MemOps);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;        <span class="comment">// Find a scratch register.</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;        <span class="keywordtype">unsigned</span> Scratch = RS-&gt;FindUnusedReg(&amp;ARM::GPRRegClass);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        <span class="comment">// Process the load / store instructions.</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;        RS-&gt;forward(<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI));</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        <span class="comment">// Merge ops.</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        Merges.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        MergeLDR_STR(MBB, 0, CurrBase, CurrOpc, CurrSize,</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                     CurrPred, CurrPredReg, Scratch, MemOps, Merges);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;        <span class="comment">// Try folding preceding/trailing base inc/dec into the generated</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        <span class="comment">// LDM/STM ops.</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = Merges.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;          <span class="keywordflow">if</span> (MergeBaseUpdateLSMultiple(MBB, Merges[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], Advance, MBBI))</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;            ++NumMerges;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;        NumMerges += Merges.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>();</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;        <span class="comment">// Try folding preceding/trailing base inc/dec into those load/store</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;        <span class="comment">// that were not merged to form LDM/STM ops.</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != NumMemOps; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;          <span class="keywordflow">if</span> (!MemOps[i].Merged)</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;            <span class="keywordflow">if</span> (MergeBaseUpdateLoadStore(MBB, MemOps[i].MBBI, TII,Advance,MBBI))</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;              ++NumMerges;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        <span class="comment">// RS may be pointing to an instruction that&#39;s deleted.</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        RS-&gt;skipTo(<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI));</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumMemOps == 1) {</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        <span class="comment">// Try folding preceding/trailing base inc/dec into the single</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        <span class="comment">// load/store.</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        <span class="keywordflow">if</span> (MergeBaseUpdateLoadStore(MBB, MemOps[0].MBBI, TII, Advance, MBBI)) {</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;          ++NumMerges;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;          RS-&gt;forward(<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI));</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;        }</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      CurrBase = 0;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      CurrOpc = -1;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      CurrSize = 0;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;      CurrPred = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      CurrPredReg = 0;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <span class="keywordflow">if</span> (NumMemOps) {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;        MemOps.clear();</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;        NumMemOps = 0;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      }</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      <span class="comment">// If iterator hasn&#39;t been advanced and this is not a memory op, skip it.</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <span class="comment">// It can&#39;t start a new chain anyway.</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;      <span class="keywordflow">if</span> (!Advance &amp;&amp; !isMemOp &amp;&amp; MBBI != E) {</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;        ++Position;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        ++MBBI;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      }</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    }</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  }</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordflow">return</span> NumMerges &gt; 0;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;}</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/// MergeReturnIntoLDM - If this is a exit BB, try merging the return ops</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/// (&quot;bx lr&quot; and &quot;mov pc, lr&quot;) into the preceding stack restore so it</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">/// directly restore the value of LR into pc.</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">///   ldmfd sp!, {..., lr}</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">///   bx lr</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/// or</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">///   ldmfd sp!, {..., lr}</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">///   mov pc, lr</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/// =&gt;</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">///   ldmfd sp!, {..., pc}</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> ARMLoadStoreOpt::MergeReturnIntoLDM(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa37d95a1d7bc824da0c596d8334c4ceb">empty</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">if</span> (MBBI != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      (MBBI-&gt;getOpcode() == ARM::BX_RET ||</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;       MBBI-&gt;getOpcode() == ARM::tBX_RET ||</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;       MBBI-&gt;getOpcode() == ARM::MOVPCLR)) {</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PrevMI = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(MBBI);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordtype">unsigned</span> Opcode = PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">if</span> (Opcode == ARM::LDMIA_UPD || Opcode == ARM::LDMDA_UPD ||</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        Opcode == ARM::LDMDB_UPD || Opcode == ARM::LDMIB_UPD ||</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;        Opcode == ARM::t2LDMIA_UPD || Opcode == ARM::t2LDMDB_UPD) {</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>()-1);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>() != ARM::LR)</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      <span class="keywordtype">unsigned</span> NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;      assert(((isThumb2 &amp;&amp; Opcode == ARM::t2LDMIA_UPD) ||</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;              Opcode == ARM::LDMIA_UPD) &amp;&amp; <span class="stringliteral">&quot;Unsupported multiple load-return!&quot;</span>);</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc));</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      MO.<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(ARM::PC);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      PrevMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#addfc4483c09f79fe937b48ac20f42cfd">copyImplicitOps</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), &amp;*MBBI);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(MBBI);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    }</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  }</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;}</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="keywordtype">bool</span> ARMLoadStoreOpt::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) {</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a> = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>();</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  AFI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  TII = TM.<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  TRI = TM.<a class="code" href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  STI = &amp;TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  RS = <span class="keyword">new</span> <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a>();</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  isThumb2 = AFI-&gt;isThumb2Function();</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordtype">bool</span> Modified = <span class="keyword">false</span>;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> MFI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), E = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>(); MFI != E;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;       ++MFI) {</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MFI;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    Modified |= LoadStoreMultipleOpti(MBB);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;().<a class="code" href="classllvm_1_1ARMSubtarget.html#a41db1260fa1ac571916b808a001b6149">hasV5TOps</a>())</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;      Modified |= MergeReturnIntoLDM(MBB);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  }</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <span class="keyword">delete</span> RS;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/// ARMPreAllocLoadStoreOpt - Pre- register allocation pass that move</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">/// load / stores from consecutive locations close to make it more</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">/// likely they will be combined later.</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keyword">struct </span>ARMPreAllocLoadStoreOpt : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>{</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    ARMPreAllocLoadStoreOpt() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> *TD;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *STI;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const </span>{</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;ARM pre- register allocation load / store optimization pass&quot;</span>;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    }</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordtype">bool</span> CanFormLdStDWord(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op0, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                          <span class="keywordtype">unsigned</span> &amp;NewOpc, <span class="keywordtype">unsigned</span> &amp;EvenReg,</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                          <span class="keywordtype">unsigned</span> &amp;OddReg, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                          <span class="keywordtype">int</span> &amp;Offset,</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;                          <span class="keywordtype">unsigned</span> &amp;PredReg, <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> &amp;Pred,</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;                          <span class="keywordtype">bool</span> &amp;isT2);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordtype">bool</span> RescheduleOps(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Ops,</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                       <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">bool</span> isLd,</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                       <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, unsigned&gt;</a> &amp;MI2LocMap);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordtype">bool</span> RescheduleLoadStoreInstrs(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  };</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ARMPreAllocLoadStoreOpt::ID</a> = 0;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;}</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="keywordtype">bool</span> ARMPreAllocLoadStoreOpt::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) {</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  TD  = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a5fe259ae8c1f006ddcbca5978442f268">getDataLayout</a>();</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  TII = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  TRI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">getRegisterInfo</a>();</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  STI = &amp;Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&gt;();</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = &amp;Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  MF  = &amp;Fn;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <span class="keywordtype">bool</span> Modified = <span class="keyword">false</span>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> MFI = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), E = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>(); MFI != E;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;       ++MFI)</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    Modified |= RescheduleLoadStoreInstrs(MFI);</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a74df50bef273e2d0d31aa4797433d5ed"> 1591</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a74df50bef273e2d0d31aa4797433d5ed">IsSafeAndProfitableToMove</a>(<span class="keywordtype">bool</span> isLd, <span class="keywordtype">unsigned</span> Base,</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> E,</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;                                      <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr*, 4&gt;</a> &amp;MemOps,</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;                                      <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> &amp;MemRegs,</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) {</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="comment">// Are there stores / loads / calls between them?</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <span class="comment">// FIXME: This is overly conservative. We should make use of alias information</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="comment">// some day.</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> AddedRegPressure;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">while</span> (++I != E) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugValue() || MemOps.<a class="code" href="classllvm_1_1SmallPtrSet.html#a2ced6343b8ad006a757059554bbf9f37">count</a>(&amp;*I))</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isCall() || I-&gt;isTerminator() || I-&gt;hasUnmodeledSideEffects())</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">if</span> (isLd &amp;&amp; I-&gt;mayStore())</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">if</span> (!isLd) {</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <span class="keywordflow">if</span> (I-&gt;mayLoad())</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;      <span class="comment">// It&#39;s not safe to move the first &#39;str&#39; down.</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="comment">// str r1, [r0]</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      <span class="comment">// strh r5, [r0]</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;      <span class="comment">// str r4, [r0, #+4]</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      <span class="keywordflow">if</span> (I-&gt;mayStore())</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0, NumOps = I-&gt;getNumOperands(); <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> != NumOps; ++<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>) {</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = I-&gt;getOperand(<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>())</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">regsOverlap</a>(Reg, Base))</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="keywordflow">if</span> (Reg != Base &amp;&amp; !MemRegs.<a class="code" href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">count</a>(Reg))</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        AddedRegPressure.<a class="code" href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(Reg);</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    }</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  }</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="comment">// Estimate register pressure increase due to the transformation.</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="keywordflow">if</span> (MemRegs.<a class="code" href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">size</a>() &lt;= 4)</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    <span class="comment">// Ok if we are moving small number of instructions.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="keywordflow">return</span> AddedRegPressure.<a class="code" href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">size</a>() &lt;= MemRegs.<a class="code" href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">size</a>() * 2;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;}</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">/// Copy Op0 and Op1 operands into a new array assigned to MI.</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="ARMLoadStoreOptimizer_8cpp.html#a93c68f6d213e1fca4745a8106f382acc"> 1639</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a93c68f6d213e1fca4745a8106f382acc">concatenateMemOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op0,</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1) {</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  assert(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1fad8850f78f819ee805d2cb2aefbcf8">memoperands_empty</a>() &amp;&amp; <span class="stringliteral">&quot;expected a new machineinstr&quot;</span>);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="keywordtype">size_t</span> numMemRefs = (Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>() - Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>())</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    + (Op1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>() - Op1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>());</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemBegin = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a49220493987f2152de1c37f2d6ba9c44">allocateMemRefsArray</a>(numMemRefs);</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemEnd =</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    std::copy(Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>(), MemBegin);</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  MemEnd =</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    std::copy(Op1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>(), Op1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">memoperands_end</a>(), MemEnd);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">setMemRefs</a>(MemBegin, MemEnd);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;}</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;ARMPreAllocLoadStoreOpt::CanFormLdStDWord(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op0, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1,</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;                                          <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl,</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;NewOpc, <span class="keywordtype">unsigned</span> &amp;EvenReg,</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;OddReg, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                                          <span class="keywordtype">int</span> &amp;Offset, <span class="keywordtype">unsigned</span> &amp;PredReg,</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;                                          <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> &amp;Pred,</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;                                          <span class="keywordtype">bool</span> &amp;isT2) {</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="comment">// Make sure we&#39;re allowed to generate LDRD/STRD.</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="keywordflow">if</span> (!STI-&gt;hasV5TEOps())</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="comment">// FIXME: VLDRS / VSTRS -&gt; VLDRD / VSTRD</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <span class="keywordtype">unsigned</span> Scale = 1;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keywordflow">if</span> (Opcode == ARM::LDRi12)</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    NewOpc = ARM::LDRD;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == ARM::STRi12)</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    NewOpc = ARM::STRD;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == ARM::t2LDRi8 || Opcode == ARM::t2LDRi12) {</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    NewOpc = ARM::t2LDRDi8;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    Scale = 4;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    isT2 = <span class="keyword">true</span>;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opcode == ARM::t2STRi8 || Opcode == ARM::t2STRi12) {</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    NewOpc = ARM::t2STRDi8;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    Scale = 4;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    isT2 = <span class="keyword">true</span>;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <span class="comment">// Make sure the base address satisfies i64 ld / st alignment requirement.</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="comment">// At the moment, we ignore the memoryoperand&#39;s value.</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="comment">// If we want to use AliasAnalysis, we should check it accordingly.</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">if</span> (!Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad9320d8b806f769d2779acf321a41ca2">hasOneMemOperand</a>() ||</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      (*Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>())-&gt;isVolatile())</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a> = (*Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">memoperands_begin</a>())-&gt;getAlignment();</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6f">Func</a> = MF-&gt;getFunction();</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordtype">unsigned</span> ReqAlign = STI-&gt;hasV6Ops()</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    ? TD-&gt;getABITypeAlignment(<a class="code" href="classllvm_1_1Type.html#a05186fa23e4d11b9855a9599ba87a4b7">Type::getInt64Ty</a>(Func-&gt;<a class="code" href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>()))</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    : 8;  <span class="comment">// Pre-v6 need 8-byte align</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">if</span> (Align &lt; ReqAlign)</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="comment">// Then make sure the immediate offset fits.</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="keywordtype">int</span> OffImm = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(Op0);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="keywordflow">if</span> (isT2) {</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <span class="keywordtype">int</span> Limit = (1 &lt;&lt; 8) * Scale;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keywordflow">if</span> (OffImm &gt;= Limit || (OffImm &lt;= -Limit) || (OffImm &amp; (Scale-1)))</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    Offset = OffImm;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">ARM_AM::AddrOpc</a> AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">ARM_AM::add</a>;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">if</span> (OffImm &lt; 0) {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      AddSub = <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;      OffImm = - OffImm;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    }</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keywordtype">int</span> Limit = (1 &lt;&lt; 8) * Scale;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="keywordflow">if</span> (OffImm &gt;= Limit || (OffImm &amp; (Scale-1)))</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    Offset = <a class="code" href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">ARM_AM::getAM3Opc</a>(AddSub, OffImm);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  }</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  EvenReg = Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  OddReg  = Op1-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">if</span> (EvenReg == OddReg)</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  BaseReg = Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  Pred = <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(Op0, PredReg);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  dl = Op0-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>();</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keyword">struct </span>OffsetCompare {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordtype">bool</span> operator()(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LHS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;      <span class="keywordtype">int</span> LOffset = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(LHS);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;      <span class="keywordtype">int</span> ROffset = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(RHS);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;      assert(LHS == RHS || LOffset != ROffset);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <span class="keywordflow">return</span> LOffset &gt; ROffset;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    }</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  };</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="keywordtype">bool</span> ARMPreAllocLoadStoreOpt::RescheduleOps(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                                 <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Ops,</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                                 <span class="keywordtype">unsigned</span> Base, <span class="keywordtype">bool</span> isLd,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                                 <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, unsigned&gt;</a> &amp;MI2LocMap) {</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="comment">// Sort by offset (in reverse order).</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  std::sort(Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(), OffsetCompare());</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="comment">// The loads / stores of the same base are in order. Scan them from first to</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="comment">// last and check for the following:</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="comment">// 1. Any def of base.</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="comment">// 2. Any gaps.</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="keywordflow">while</span> (Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() &gt; 1) {</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;    <span class="keywordtype">unsigned</span> FirstLoc = ~0U;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordtype">unsigned</span> LastLoc = 0;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstOp = 0;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastOp = 0;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordtype">int</span> LastOffset = 0;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordtype">unsigned</span> LastOpcode = 0;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <span class="keywordtype">unsigned</span> LastBytes = 0;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="keywordtype">unsigned</span> NumMove = 0;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() - 1; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &gt;= 0; --<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op = Ops[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;      <span class="keywordtype">unsigned</span> Loc = MI2LocMap[Op];</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;      <span class="keywordflow">if</span> (Loc &lt;= FirstLoc) {</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;        FirstLoc = Loc;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;        FirstOp = Op;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;      }</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;      <span class="keywordflow">if</span> (Loc &gt;= LastLoc) {</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;        LastLoc = Loc;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;        LastOp = Op;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      }</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <span class="keywordtype">unsigned</span> LSMOpcode</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">getLoadStoreMultipleOpcode</a>(Op-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">ARM_AM::ia</a>);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      <span class="keywordflow">if</span> (LastOpcode &amp;&amp; LSMOpcode != LastOpcode)</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;      <span class="keywordtype">int</span> Offset = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(Op);</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;      <span class="keywordtype">unsigned</span> Bytes = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a>(Op);</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;      <span class="keywordflow">if</span> (LastBytes) {</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;        <span class="keywordflow">if</span> (Bytes != LastBytes || Offset != (LastOffset + (<span class="keywordtype">int</span>)Bytes))</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;      }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;      LastOffset = Offset;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;      LastBytes = Bytes;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;      LastOpcode = LSMOpcode;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;      <span class="keywordflow">if</span> (++NumMove == 8) <span class="comment">// FIXME: Tune this limit.</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    }</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    <span class="keywordflow">if</span> (NumMove &lt;= 1)</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">pop_back</a>();</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;      <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr*, 4&gt;</a> MemOps;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;      <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 4&gt;</a> MemRegs;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = NumMove-1; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &gt;= 0; --<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;        MemOps.<a class="code" href="classllvm_1_1SmallPtrSet.html#a9b6dd0fc7a648a939e571246045b673e">insert</a>(Ops[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;        MemRegs.<a class="code" href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(Ops[i]-&gt;getOperand(0).<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;      }</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;      <span class="comment">// Be conservative, if the instructions are too far apart, don&#39;t</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      <span class="comment">// move them. We want to limit the increase of register pressure.</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;      <span class="keywordtype">bool</span> DoMove = (LastLoc - FirstLoc) &lt;= NumMove*4; <span class="comment">// FIXME: Tune this.</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;      <span class="keywordflow">if</span> (DoMove)</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        DoMove = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a74df50bef273e2d0d31aa4797433d5ed">IsSafeAndProfitableToMove</a>(isLd, Base, FirstOp, LastOp,</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                                           MemOps, MemRegs, TRI);</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;      <span class="keywordflow">if</span> (!DoMove) {</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumMove; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">pop_back</a>();</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;        <span class="comment">// This is the new location for the loads / stores.</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos = isLd ? FirstOp : LastOp;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;        <span class="keywordflow">while</span> (InsertPos != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;               &amp;&amp; (MemOps.<a class="code" href="classllvm_1_1SmallPtrSet.html#a2ced6343b8ad006a757059554bbf9f37">count</a>(InsertPos) || InsertPos-&gt;isDebugValue()))</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;          ++InsertPos;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;        <span class="comment">// If we are moving a pair of loads / stores, see if it makes sense</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;        <span class="comment">// to try to allocate a pair of registers that can form register pairs.</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op0 = Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>();</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op1 = Ops[Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>()-2];</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;        <span class="keywordtype">unsigned</span> EvenReg = 0, OddReg = 0;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        <span class="keywordtype">unsigned</span> BaseReg = 0, PredReg = 0;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;        <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        <span class="keywordtype">bool</span> isT2 = <span class="keyword">false</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;        <span class="keywordtype">unsigned</span> NewOpc = 0;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        <span class="keywordtype">int</span> Offset = 0;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;        <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;        <span class="keywordflow">if</span> (NumMove == 2 &amp;&amp; CanFormLdStDWord(Op0, Op1, dl, NewOpc,</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;                                             EvenReg, OddReg, BaseReg,</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;                                             Offset, PredReg, Pred, isT2)) {</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">pop_back</a>();</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;          Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">pop_back</a>();</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(NewOpc);</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(MCID, 0, TRI, *MF);</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;          <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>-&gt;constrainRegClass(EvenReg, TRC);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;          <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>-&gt;constrainRegClass(OddReg, TRC);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;          <span class="comment">// Form the pair instruction.</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;          <span class="keywordflow">if</span> (isLd) {</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, dl, MCID)</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(EvenReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OddReg, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(BaseReg);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;            <span class="comment">// FIXME: We&#39;re converting from LDRi12 to an insn that still</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;            <span class="comment">// uses addrmode2, so we need an explicit offset reg. It should</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;            <span class="comment">// always by reg0 since we&#39;re transforming LDRi12s.</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;            <span class="keywordflow">if</span> (!isT2)</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;              MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;            MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;            <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a93c68f6d213e1fca4745a8106f382acc">concatenateMemOperands</a>(MIB, Op0, Op1);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;            <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Formed &quot;</span> &lt;&lt; *MIB &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;            ++NumLDRDFormed;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, InsertPos, dl, MCID)</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(EvenReg)</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(OddReg)</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(BaseReg);</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;            <span class="comment">// FIXME: We&#39;re converting from LDRi12 to an insn that still</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;            <span class="comment">// uses addrmode2, so we need an explicit offset reg. It should</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;            <span class="comment">// always by reg0 since we&#39;re transforming STRi12s.</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;            <span class="keywordflow">if</span> (!isT2)</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;              MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;            MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;            <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a93c68f6d213e1fca4745a8106f382acc">concatenateMemOperands</a>(MIB, Op0, Op1);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;            <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Formed &quot;</span> &lt;&lt; *MIB &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;            ++NumSTRDFormed;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;          }</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;          MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(Op0);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;          MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">erase</a>(Op1);</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;          <span class="comment">// Add register allocation hints to form register pairs.</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;          <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>-&gt;setRegAllocationHint(EvenReg, <a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec">ARMRI::RegPairEven</a>, OddReg);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;          <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>-&gt;setRegAllocationHint(OddReg,  <a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a>, EvenReg);</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumMove; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op = Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">back</a>();</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;            Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">pop_back</a>();</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;            MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(InsertPos, MBB, Op);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;          }</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;        }</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;        NumLdStMoved += NumMove;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        RetVal = <span class="keyword">true</span>;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      }</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    }</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  }</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <span class="keywordflow">return</span> RetVal;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;ARMPreAllocLoadStoreOpt::RescheduleLoadStoreInstrs(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordtype">bool</span> RetVal = <span class="keyword">false</span>;</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, unsigned&gt;</a> MI2LocMap;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SmallVector&lt;MachineInstr*, 4&gt;</a> &gt; Base2LdsMap;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SmallVector&lt;MachineInstr*, 4&gt;</a> &gt; Base2StsMap;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> LdBases;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> StBases;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordtype">unsigned</span> Loc = 0;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> E = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <span class="keywordflow">while</span> (MBBI != E) {</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="keywordflow">for</span> (; MBBI != E; ++MBBI) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = MBBI;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">isCall</a>() || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aea36f6665e4992da1874625d5f00e1c1">isTerminator</a>()) {</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;        <span class="comment">// Stop at barriers.</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;        ++MBBI;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      }</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>())</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;        MI2LocMap[MI] = ++Loc;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac46a44b02eb5f4a10f73a4b03ec98631">isMemoryOp</a>(MI))</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      <span class="keywordtype">unsigned</span> PredReg = 0;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(MI, PredReg) != <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>)</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      <span class="keywordtype">int</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="keywordtype">bool</span> isLd = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a>(Opc) || Opc == ARM::VLDRS || Opc == ARM::VLDRD;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;      <span class="keywordtype">unsigned</span> Base = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      <span class="keywordtype">int</span> Offset = <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(MI);</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;      <span class="keywordtype">bool</span> StopHere = <span class="keyword">false</span>;</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;      <span class="keywordflow">if</span> (isLd) {</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;        <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SmallVector&lt;MachineInstr*, 4&gt;</a> &gt;::iterator BI =</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;          Base2LdsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Base);</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;        <span class="keywordflow">if</span> (BI != Base2LdsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>()) {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = BI-&gt;second.<a class="code" href="classllvm_1_1DenseMapBase.html#a957e195a6793721ddc164589934b8f89">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;            <span class="keywordflow">if</span> (Offset == <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(BI-&gt;second[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])) {</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;              StopHere = <span class="keyword">true</span>;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;            }</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;          }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;          <span class="keywordflow">if</span> (!StopHere)</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;            BI-&gt;second.push_back(MI);</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;          Base2LdsMap[Base].push_back(MI);</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;          LdBases.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Base);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;        }</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;        <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SmallVector&lt;MachineInstr*, 4&gt;</a> &gt;::iterator BI =</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;          Base2StsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Base);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;        <span class="keywordflow">if</span> (BI != Base2StsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>()) {</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = BI-&gt;second.<a class="code" href="classllvm_1_1DenseMapBase.html#a957e195a6793721ddc164589934b8f89">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;            <span class="keywordflow">if</span> (Offset == <a class="code" href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a>(BI-&gt;second[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])) {</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;              StopHere = <span class="keyword">true</span>;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;            }</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;          }</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;          <span class="keywordflow">if</span> (!StopHere)</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;            BI-&gt;second.push_back(MI);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;          Base2StsMap[Base].push_back(MI);</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;          StBases.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Base);</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;        }</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;      }</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;      <span class="keywordflow">if</span> (StopHere) {</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;        <span class="comment">// Found a duplicate (a base+offset combination that&#39;s seen earlier).</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;        <span class="comment">// Backtrack.</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;        --Loc;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      }</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    }</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="comment">// Re-schedule loads.</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = LdBases.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      <span class="keywordtype">unsigned</span> Base = LdBases[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Lds = Base2LdsMap[Base];</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;      <span class="keywordflow">if</span> (Lds.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() &gt; 1)</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;        RetVal |= RescheduleOps(MBB, Lds, Base, <span class="keyword">true</span>, MI2LocMap);</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    }</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;    <span class="comment">// Re-schedule stores.</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = StBases.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;      <span class="keywordtype">unsigned</span> Base = StBases[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Sts = Base2StsMap[Base];</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;      <span class="keywordflow">if</span> (Sts.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>() &gt; 1)</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        RetVal |= RescheduleOps(MBB, Sts, Base, <span class="keyword">false</span>, MI2LocMap);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    }</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    <span class="keywordflow">if</span> (MBBI != E) {</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;      Base2LdsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a6467bd6bb128c8b69a478548fc17351c">clear</a>();</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      Base2StsMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a6467bd6bb128c8b69a478548fc17351c">clear</a>();</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;      LdBases.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;      StBases.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    }</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  }</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">return</span> RetVal;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;}</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">/// createARMLoadStoreOptimizationPass - returns an instance of the load / store</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/// optimization pass.</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="namespacellvm.html#a50586bab0ed5c2d86e2fbb995385f1cc"> 2000</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a50586bab0ed5c2d86e2fbb995385f1cc">llvm::createARMLoadStoreOptimizationPass</a>(<span class="keywordtype">bool</span> PreAlloc) {</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <span class="keywordflow">if</span> (PreAlloc)</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> ARMPreAllocLoadStoreOpt();</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ARMLoadStoreOpt();</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;}</div><div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00114">SmallVector.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a71b3987a20a22fe47772c3c670dce48a"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a71b3987a20a22fe47772c3c670dce48a">getPreIndexedLoadStoreOpcode</a></div><div class="ttdeci">static unsigned getPreIndexedLoadStoreOpcode(unsigned Opc, ARM_AM::AddrOpc Mode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00873">ARMLoadStoreOptimizer.cpp:873</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a477613cc6063133afa3b6fff3ef42d6b"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a477613cc6063133afa3b6fff3ef42d6b">llvm::ARM_AM::getLoadStoreMultipleSubMode</a></div><div class="ttdeci">AMSubMode getLoadStoreMultipleSubMode(int Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00212">ARMLoadStoreOptimizer.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00098">DataLayout.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec">llvm::ARMRI::RegPairEven</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00032">ARMBaseRegisterInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a537a9265c55392ab47d44954f27db538"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a537a9265c55392ab47d44954f27db538">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00167">Function.cpp:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_ae82f861eface5f0da4e6a418b09e03bd"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#ae82f861eface5f0da4e6a418b09e03bd">llvm::ARM_AM::getAM3Offset</a></div><div class="ttdeci">static unsigned char getAM3Offset(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00447">ARMAddressingModes.h:447</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00317">MachineFunction.h:317</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00315">MachineFunction.h:315</a></div></div>
<div class="ttc" id="ARMMachineFunctionInfo_8h_html"><div class="ttname"><a href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="DataLayout_8h_html"><div class="ttname"><a href="DataLayout_8h.html">DataLayout.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a196420aa839c2b21f42c4bf5c36df437"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00284">MachineOperand.h:284</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00038">ARMAddressingModes.h:38</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3a76669632041022e6976766a22bd2b0"><div class="ttname"><a href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a></div><div class="ttdeci">return j(j&lt;&lt; 16)</div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html_a9b6dd0fc7a648a939e571246045b673e"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html#a9b6dd0fc7a648a939e571246045b673e">llvm::SmallPtrSet::insert</a></div><div class="ttdeci">bool insert(PtrType Ptr)</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00253">SmallPtrSet.h:253</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_aef75d73cf64cf0b0735e6b8efd4688a5"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#aef75d73cf64cf0b0735e6b8efd4688a5">isMatchingIncrement</a></div><div class="ttdeci">static bool isMatchingIncrement(MachineInstr *MI, unsigned Base, unsigned Bytes, unsigned Limit, ARMCC::CondCodes Pred, unsigned PredReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00642">ARMLoadStoreOptimizer.cpp:642</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00070">Function.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a05186fa23e4d11b9855a9599ba87a4b7"><div class="ttname"><a href="classllvm_1_1Type.html#a05186fa23e4d11b9855a9599ba87a4b7">llvm::Type::getInt64Ty</a></div><div class="ttdeci">static IntegerType * getInt64Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00242">Type.cpp:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5af0bccfa4a7bf9c0aaffaf57421effe3f">llvm::ARM_AM::ia</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00068">ARMAddressingModes.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">llvm::ARM_AM::sub</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00037">ARMAddressingModes.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aea36f6665e4992da1874625d5f00e1c1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aea36f6665e4992da1874625d5f00e1c1">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00366">MachineInstr.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cd"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cd">llvm::ARM_AM::AddrOpc</a></div><div class="ttdeci">AddrOpc</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00036">ARMAddressingModes.h:36</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00032">MachineFunctionPass.h:32</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a73b118bd16dc028dba7ea9c76681cba4"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a73b118bd16dc028dba7ea9c76681cba4">definesCPSR</a></div><div class="ttdeci">static bool definesCPSR(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00595">ARMLoadStoreOptimizer.cpp:595</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a059d1070c4becc8b9584e5719ffd24b6">llvm::ARM_AM::da</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00070">ARMAddressingModes.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a2613d8e3d6eaaa6285047725dcc7aa79">llvm::ARM_AM::db</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00071">ARMAddressingModes.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a7a5788107506ee79fa9c1f68edcf8093"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a7a5788107506ee79fa9c1f68edcf8093">getMemoryOpOffset</a></div><div class="ttdeci">static int getMemoryOpOffset(const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l01128">ARMLoadStoreOptimizer.cpp:1128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afbf853e3a0de950e9116ffb9929ceebd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00126">StackSlotColoring.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa37d95a1d7bc824da0c596d8334c4ceb"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa37d95a1d7bc824da0c596d8334c4ceb">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a19a1a901f757893c5ddac81e3ce867dc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a19a1a901f757893c5ddac81e3ce867dc">llvm::MachineInstr::definesRegister</a></div><div class="ttdeci">bool definesRegister(unsigned Reg, const TargetRegisterInfo *TRI=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00753">MachineInstr.h:753</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html_a2ced6343b8ad006a757059554bbf9f37"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html#a2ced6343b8ad006a757059554bbf9f37">llvm::SmallPtrSet::count</a></div><div class="ttdeci">bool count(PtrType Ptr) const </div><div class="ttdoc">count - Return true if the specified pointer is in the set. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00264">SmallPtrSet.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a70b6f0b420385853a70713cb288c3292"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a70b6f0b420385853a70713cb288c3292">llvm::ARM_AM::getT2SOImmVal</a></div><div class="ttdeci">static int getT2SOImmVal(unsigned Arg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00314">ARMAddressingModes.h:314</a></div></div>
<div class="ttc" id="SmallPtrSet_8h_html"><div class="ttname"><a href="SmallPtrSet_8h.html">SmallPtrSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00031">ArrayRef.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_abde905d34732d8796be2908635e193d2"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#abde905d34732d8796be2908635e193d2">llvm::MachineMemOperand::getAlignment</a></div><div class="ttdeci">uint64_t getAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00460">MachineInstr.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00200">MachineBasicBlock.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a8d8348060ccdeeba13fb8bc651dfbf82"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">llvm::SmallSet::insert</a></div><div class="ttdeci">bool insert(const T &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00059">SmallSet.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5">llvm::ARMRI::RegPairOdd</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00031">ARMBaseRegisterInfo.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00395">MachineInstrBuilder.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a76878250107ee24ef7339870bdda4bcf"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const </div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00109">ArrayRef.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5">llvm::ARM_AM::AMSubMode</a></div><div class="ttdeci">AMSubMode</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00066">ARMAddressingModes.h:66</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00389">MachineInstrBuilder.h:389</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a1bdd94719d38df63af695f07092750ca"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a1bdd94719d38df63af695f07092750ca">getPostIndexedLoadStoreOpcode</a></div><div class="ttdeci">static unsigned getPostIndexedLoadStoreOpcode(unsigned Opc, ARM_AM::AddrOpc Mode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00898">ARMLoadStoreOptimizer.cpp:898</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00031">ARMSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00119">MachineInstr.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00639">MachineInstr.h:639</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00392">MachineInstrBuilder.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8d6268ac5d00f510ade10bd1865d9829"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8d6268ac5d00f510ade10bd1865d9829">llvm::MachineInstr::memoperands_end</a></div><div class="ttdeci">mmo_iterator memoperands_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00292">MachineInstr.h:292</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00383">MachineInstrBuilder.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4fac7ec2f43b802397b65018bda0040e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4fac7ec2f43b802397b65018bda0040e">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(unsigned regA, unsigned regB) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00394">TargetRegisterInfo.h:394</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a97e4756295ed8f0cfc534cac7fa60beb"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a97e4756295ed8f0cfc534cac7fa60beb">llvm::ARM_AM::getAM2Opc</a></div><div class="ttdeci">static unsigned getAM2Opc(AddrOpc Opc, unsigned Imm12, ShiftOpc SO, unsigned IdxMode=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00407">ARMAddressingModes.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_acd9e771a3296c6b24146955754620557"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#acd9e771a3296c6b24146955754620557">llvm::SmallVectorTemplateCommon&lt; T &gt;::back</a></div><div class="ttdeci">reference back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00157">SmallVector.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00396">SmallVector.h:396</a></div></div>
<div class="ttc" id="namespacellvm_html_aee7a1f8a965c68c02b5628e9b261197e"><div class="ttname"><a href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr *MI, unsigned &amp;PredReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01619">ARMBaseInstrInfo.cpp:1619</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a4a7164e76d0d8d5ec38ed60bddd77589"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a4a7164e76d0d8d5ec38ed60bddd77589">llvm::ARM_AM::getAM5Offset</a></div><div class="ttdeci">static unsigned char getAM5Offset(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00496">ARMAddressingModes.h:496</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_ac40f046cf4fc91b6cb833acb7a42c353"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#ac40f046cf4fc91b6cb833acb7a42c353">isT2i32Load</a></div><div class="ttdeci">static bool isT2i32Load(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00266">ARMLoadStoreOptimizer.cpp:266</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00031">SmallSet.h:31</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_aa1704159f75e6eacd595962ea6d93ffe"><div class="ttname"><a href="namespacellvm.html#aa1704159f75e6eacd595962ea6d93ffe">llvm::next</a></div><div class="ttdeci">ItTy next(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00154">STLExtras.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00236">MachineFunction.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad9320d8b806f769d2779acf321a41ca2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad9320d8b806f769d2779acf321a41ca2">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00297">MachineInstr.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00293">Pass.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00057">DenseMap.h:57</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a6f8347c93e7958d85d7997d8871493a9"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a6f8347c93e7958d85d7997d8871493a9">getLoadStoreMultipleOpcode</a></div><div class="ttdeci">static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00141">ARMLoadStoreOptimizer.cpp:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a37ea08d6fc20eb1ef1bfb3ad008261a5a142f78f7efc65a4326e455faf26fd4cc">llvm::ARM_AM::ib</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00069">ARMAddressingModes.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6f"><div class="ttname"><a href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6f">llvm::LibFunc::Func</a></div><div class="ttdeci">Func</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00020">TargetLibraryInfo.h:20</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a92da7722f9cf35cbb21dc33b5829b4d7"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a92da7722f9cf35cbb21dc33b5829b4d7">STATISTIC</a></div><div class="ttdeci">STATISTIC(NumLDMGened,&quot;Number of ldm instructions generated&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_a50586bab0ed5c2d86e2fbb995385f1cc"><div class="ttname"><a href="namespacellvm.html#a50586bab0ed5c2d86e2fbb995385f1cc">llvm::createARMLoadStoreOptimizationPass</a></div><div class="ttdeci">FunctionPass * createARMLoadStoreOptimizationPass(bool PreAlloc=false)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l02000">ARMLoadStoreOptimizer.cpp:2000</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a8415b83a93d90b74a362c39730e5d718"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a8415b83a93d90b74a362c39730e5d718">isi32Store</a></div><div class="ttdeci">static bool isi32Store(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00278">ARMLoadStoreOptimizer.cpp:278</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afddd1696a86ec4791c24fce6e13b8f12"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afddd1696a86ec4791c24fce6e13b8f12">llvm::MachineInstr::findRegisterUseOperand</a></div><div class="ttdeci">MachineOperand * findRegisterUseOperand(unsigned Reg, bool isKill=false, const TargetRegisterInfo *TRI=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00780">MachineInstr.h:780</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1fad8850f78f819ee805d2cb2aefbcf8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1fad8850f78f819ee805d2cb2aefbcf8">llvm::MachineInstr::memoperands_empty</a></div><div class="ttdeci">bool memoperands_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00293">MachineInstr.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00236">SmallPtrSet.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00984">MachineInstr.h:984</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00029">ARMBaseInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a74df50bef273e2d0d31aa4797433d5ed"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a74df50bef273e2d0d31aa4797433d5ed">IsSafeAndProfitableToMove</a></div><div class="ttdeci">static bool IsSafeAndProfitableToMove(bool isLd, unsigned Base, MachineBasicBlock::iterator I, MachineBasicBlock::iterator E, SmallPtrSet&lt; MachineInstr *, 4 &gt; &amp;MemOps, SmallSet&lt; unsigned, 4 &gt; &amp;MemRegs, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l01591">ARMLoadStoreOptimizer.cpp:1591</a></div></div>
<div class="ttc" id="classllvm_1_1MIOperands_html"><div class="ttname"><a href="classllvm_1_1MIOperands.html">llvm::MIOperands</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00212">MachineInstrBundle.h:212</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_ac46a44b02eb5f4a10f73a4b03ec98631"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#ac46a44b02eb5f4a10f73a4b03ec98631">isMemoryOp</a></div><div class="ttdeci">static bool isMemoryOp(const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l01063">ARMLoadStoreOptimizer.cpp:1063</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00101">Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a957e195a6793721ddc164589934b8f89"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a957e195a6793721ddc164589934b8f89">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00070">DenseMap.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a83e19c6a7832194e6bd7b8603a74ee7e"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">llvm::ARM_AM::getAM3Op</a></div><div class="ttdeci">static AddrOpc getAM3Op(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00450">ARMAddressingModes.h:450</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a2b9258fcda1e898fc68533884715bdc6"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a2b9258fcda1e898fc68533884715bdc6">llvm::ARM_AM::getAM3Opc</a></div><div class="ttdeci">static unsigned getAM3Opc(AddrOpc Opc, unsigned char Offset, unsigned IdxMode=0)</div><div class="ttdoc">getAM3Opc - This function encodes the addrmode3 opc field. </div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00442">ARMAddressingModes.h:442</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_ab18b193058b463093ad2a5701710bece"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#ab18b193058b463093ad2a5701710bece">llvm::ARM_AM::getSOImmVal</a></div><div class="ttdeci">static int getSOImmVal(unsigned Arg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00171">ARMAddressingModes.h:171</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a24909b7f68f1e28c697b13e869211d6c"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a24909b7f68f1e28c697b13e869211d6c">getLSMultipleTransferSize</a></div><div class="ttdeci">static unsigned getLSMultipleTransferSize(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00675">ARMLoadStoreOptimizer.cpp:675</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_ab122f78bd52fac411c822e5f2e350f06"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#ab122f78bd52fac411c822e5f2e350f06">llvm::MachineMemOperand::isVolatile</a></div><div class="ttdeci">bool isVolatile() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00156">MachineMemOperand.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00112">SmallVector.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_ab28aa342862f6d16361be514fd98c22e"><div class="ttname"><a href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">llvm::SmallSet::count</a></div><div class="ttdeci">bool count(const T &amp;V) const </div><div class="ttdoc">count - Return true if the element is in the set. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00048">SmallSet.h:48</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_aacc59d2b3f70cbfb61f1c17eca4830ba"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#aacc59d2b3f70cbfb61f1c17eca4830ba">isT2i32Store</a></div><div class="ttdeci">static bool isT2i32Store(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00274">ARMLoadStoreOptimizer.cpp:274</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a76f5f9f36bbd9f03c844c5b565f239efa52ce105a97f77049ddfe808bbf0f3eac">llvm::ARM_AM::no_shift</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00028">ARMAddressingModes.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_addfc4483c09f79fe937b48ac20f42cfd"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#addfc4483c09f79fe937b48ac20f42cfd">llvm::MachineInstr::copyImplicitOps</a></div><div class="ttdeci">void copyImplicitOps(MachineFunction &amp;MF, const MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01370">MachineInstr.cpp:1370</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00539">MachineBasicBlock.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a12d5f426acafa2dea032861636976889"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">llvm::SmallSet::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00043">SmallSet.h:43</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a902fd54938c94310b83ee4f5dd5b78ab"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a902fd54938c94310b83ee4f5dd5b78ab">InsertLDR_STR</a></div><div class="ttdeci">static void InsertLDR_STR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, int Offset, bool isDef, DebugLoc dl, unsigned NewOpc, unsigned Reg, bool RegDeadKill, bool RegUndef, unsigned BaseReg, bool BaseKill, bool BaseUndef, bool OffKill, bool OffUndef, ARMCC::CondCodes Pred, unsigned PredReg, const TargetInstrInfo *TII, bool isT2)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l01152">ARMLoadStoreOptimizer.cpp:1152</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a41db1260fa1ac571916b808a001b6149"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a41db1260fa1ac571916b808a001b6149">llvm::ARMSubtarget::hasV5TOps</a></div><div class="ttdeci">bool hasV5TOps() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00245">ARMSubtarget.h:245</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8h_html"><div class="ttname"><a href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00027">ARMMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a38e79c83dad9b9a5f38c9693371a8709"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a38e79c83dad9b9a5f38c9693371a8709">p</a></div><div class="ttdeci">the resulting code requires compare and branches when and if * p</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00396">Target/ARM/README.txt:396</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00049">MachineInstr.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5fe259ae8c1f006ddcbca5978442f268"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5fe259ae8c1f006ddcbca5978442f268">llvm::TargetMachine::getDataLayout</a></div><div class="ttdeci">virtual const DataLayout * getDataLayout() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00123">Target/TargetMachine.h:123</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac4de5f228c299d7c4b7de72a4a6dd28c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00349">MachineInstr.h:349</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00299">AArch64Disassembler.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00236">MachineBasicBlock.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_a1f2303df9bbee2233c11d61c2f6f7930"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#a1f2303df9bbee2233c11d61c2f6f7930">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::pop_back</a></div><div class="ttdeci">void pop_back()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00260">SmallVector.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a70b47eca6a99c87b81f4c1b1455dc090"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a70b47eca6a99c87b81f4c1b1455dc090">llvm::TargetMachine::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00140">Target/TargetMachine.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_afdacdb74974f380adc2ba5381cce6026"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#afdacdb74974f380adc2ba5381cce6026">llvm::ARM_AM::getAM5Op</a></div><div class="ttdeci">static AddrOpc getAM5Op(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00499">ARMAddressingModes.h:499</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_ad4d87d5c3928215d18c662c8519af439"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#ad4d87d5c3928215d18c662c8519af439">getUpdatingLSMultipleOpcode</a></div><div class="ttdeci">static unsigned getUpdatingLSMultipleOpcode(unsigned Opc, ARM_AM::AMSubMode Mode)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00711">ARMLoadStoreOptimizer.cpp:711</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperandIteratorBase_html_af3802cbef7a57e8de316fe13fbed8e67"><div class="ttname"><a href="classllvm_1_1MachineOperandIteratorBase.html#af3802cbef7a57e8de316fe13fbed8e67">llvm::MachineOperandIteratorBase::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - Returns true until all the operands have been visited. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00135">MachineInstrBundle.h:135</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_ac4ee72a6aaf44bbaf55b2dc1ca7ec17c"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#ac4ee72a6aaf44bbaf55b2dc1ca7ec17c">isi32Load</a></div><div class="ttdeci">static bool isi32Load(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00270">ARMLoadStoreOptimizer.cpp:270</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a4bd80d4e433d9f72af26b364036900dc"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(DefaultAlign), cl::values(clEnumValN(DefaultAlign,&quot;arm-default-align&quot;,&quot;Generate unaligned accesses only on hardware/OS &quot;&quot;combinations that are known to support them&quot;), clEnumValN(StrictAlign,&quot;arm-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;arm-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a15f8f9567157c31ce83e5ccfab8cb8be"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00219">MachineBasicBlock.h:219</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a0651624a734a84e09373d1ce8d0342e3"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a0651624a734a84e09373d1ce8d0342e3">isMatchingDecrement</a></div><div class="ttdeci">static bool isMatchingDecrement(MachineInstr *MI, unsigned Base, unsigned Bytes, unsigned Limit, ARMCC::CondCodes Pred, unsigned PredReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l00609">ARMLoadStoreOptimizer.cpp:609</a></div></div>
<div class="ttc" id="ARMLoadStoreOptimizer_8cpp_html_a93c68f6d213e1fca4745a8106f382acc"><div class="ttname"><a href="ARMLoadStoreOptimizer_8cpp.html#a93c68f6d213e1fca4745a8106f382acc">concatenateMemOperands</a></div><div class="ttdeci">static void concatenateMemOperands(MachineInstr *MI, MachineInstr *Op0, MachineInstr *Op1)</div><div class="ttdoc">Copy Op0 and Op1 operands into a new array assigned to MI. </div><div class="ttdef"><b>Definition:</b> <a href="ARMLoadStoreOptimizer_8cpp_source.html#l01639">ARMLoadStoreOptimizer.cpp:1639</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a55194ec3a1e49d04eab64e993e614246"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a55194ec3a1e49d04eab64e993e614246">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. Note that variadic (isVari...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00190">MCInstrDesc.h:190</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a34ab07c56acf0fe7f68a6da0d514bec7"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a34ab07c56acf0fe7f68a6da0d514bec7">llvm::MachineInstrBuilder::addOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addOperand(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00166">MachineInstrBuilder.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="namespacellvm_html_a7923e3e207de8bc1d0d6a5091316ddde"><div class="ttname"><a href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a></div><div class="ttdeci">ItTy prior(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00167">STLExtras.h:167</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00097">Debug.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aabf764b704ed905ec6841a8872815bff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00040">TargetInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00108">DenseMap.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a6467bd6bb128c8b69a478548fc17351c"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a6467bd6bb128c8b69a478548fc17351c">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00078">DenseMap.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a49220493987f2152de1c37f2d6ba9c44"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a49220493987f2152de1c37f2d6ba9c44">llvm::MachineFunction::allocateMemRefsArray</a></div><div class="ttdeci">MachineInstr::mmo_iterator allocateMemRefsArray(unsigned long Num)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00243">MachineFunction.cpp:243</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8187278394d92f255286f41bd7d6701a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8187278394d92f255286f41bd7d6701a">llvm::MachineInstr::setMemRefs</a></div><div class="ttdeci">void setMemRefs(mmo_iterator NewMemRefs, mmo_iterator NewMemRefsEnd)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01003">MachineInstr.h:1003</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00244">MachineInstr.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abb87c1c9d9046e29211e9875e27ceef9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abb87c1c9d9046e29211e9875e27ceef9">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const </div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00291">MachineInstr.h:291</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:08 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
