{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670508059882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670508059889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 08:00:59 2022 " "Processing started: Thu Dec  8 08:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670508059889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508059889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508059889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670508060355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670508060355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508065118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508065118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670508065600 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Timer.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 272 56 200 289 "X7" "" } { 288 56 200 305 "X6" "" } { 304 56 200 321 "X5" "" } { 320 56 200 337 "X4" "" } { 336 56 200 353 "X3" "" } { 352 56 200 369 "X2" "" } { 368 56 200 385 "X1" "" } { 384 56 200 401 "X0" "" } { 320 56 56 336 "" "" } { 336 56 56 352 "" "" } { 352 56 56 368 "" "" } { 368 56 56 384 "" "" } { 384 56 56 400 "" "" } { 304 56 56 320 "" "" } { 288 1936 1936 304 "" "" } { 272 1936 1936 288 "" "" } { 256 1936 1936 272 "" "" } { 240 1936 1936 256 "" "" } { 224 1936 1936 240 "" "" } { 208 1936 1936 224 "" "" } { 176 1832 1936 193 "X7" "" } { 192 1832 1936 209 "X6" "" } { 208 1832 1936 225 "X5" "" } { 224 1832 1936 241 "X4" "" } { 240 1832 1936 257 "X3" "" } { 256 1832 1936 273 "X2" "" } { 272 1832 1936 289 "X1" "" } { 288 1832 1936 305 "X0" "" } { 144 56 56 288 "" "" } { 288 56 56 304 "" "" } { 104 56 96 144 "" "" } { 144 1936 1936 192 "" "" } { 192 1936 1936 208 "" "" } { 104 96 1896 104 "" "" } { 104 1896 1936 144 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1670508065653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_parallel_access_register.bdf 1 1 " "Using design file 8_bit_parallel_access_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_Bit_Parallel_Access_Register " "Found entity 1: 8_Bit_Parallel_Access_Register" {  } { { "8_bit_parallel_access_register.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/8_bit_parallel_access_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508065858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508065858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_Bit_Parallel_Access_Register 8_Bit_Parallel_Access_Register:inst5 " "Elaborating entity \"8_Bit_Parallel_Access_Register\" for hierarchy \"8_Bit_Parallel_Access_Register:inst5\"" {  } { { "Timer.bdf" "inst5" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 208 200 320 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508065860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.bdf 1 1 " "Using design file 2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508065967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508065967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 8_Bit_Parallel_Access_Register:inst5\|2to1Mux:mux0 " "Elaborating entity \"2to1Mux\" for hierarchy \"8_Bit_Parallel_Access_Register:inst5\|2to1Mux:mux0\"" {  } { { "8_bit_parallel_access_register.bdf" "mux0" { Schematic "U:/CprE281/FinalProject/Timer/8_bit_parallel_access_register.bdf" { { 176 -152 -56 272 "mux0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508065967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "converter_50mhz_to_1hz.v 1 1 " "Using design file converter_50mhz_to_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Converter_50mHz_To_1Hz " "Found entity 1: Converter_50mHz_To_1Hz" {  } { { "converter_50mhz_to_1hz.v" "" { Text "U:/CprE281/FinalProject/Timer/converter_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508066092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508066092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter_50mHz_To_1Hz Converter_50mHz_To_1Hz:inst14 " "Elaborating entity \"Converter_50mHz_To_1Hz\" for hierarchy \"Converter_50mHz_To_1Hz:inst14\"" {  } { { "Timer.bdf" "inst14" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 88 -272 -104 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508066092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.bdf 1 1 " "Using design file statemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508066234 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508066234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst28 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst28\"" {  } { { "Timer.bdf" "inst28" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 320 -616 -520 448 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508066236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508066348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508066348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst25 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst25\"" {  } { { "Timer.bdf" "inst25" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 352 -872 -728 448 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508066348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508067083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508067083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Debouncer:inst25\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Debouncer:inst25\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/CprE281/FinalProject/Timer/debouncer.bdf" { { 336 392 544 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508067083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8muxes.bdf 1 1 " "Using design file 8muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8Muxes " "Found entity 1: 8Muxes" {  } { { "8muxes.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/8muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508067406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508067406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8Muxes 8Muxes:inst22 " "Elaborating entity \"8Muxes\" for hierarchy \"8Muxes:inst22\"" {  } { { "Timer.bdf" "inst22" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 160 1736 1832 480 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508067407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer_nr.bdf 1 1 " "Using design file decrementer_nr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer_NR " "Found entity 1: Decrementer_NR" {  } { { "decrementer_nr.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/decrementer_nr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508067550 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508067550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer_NR Decrementer_NR:inst23 " "Elaborating entity \"Decrementer_NR\" for hierarchy \"Decrementer_NR:inst23\"" {  } { { "Timer.bdf" "inst23" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 208 536 632 400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508067553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decrementer.bdf 1 1 " "Using design file decrementer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decrementer " "Found entity 1: Decrementer" {  } { { "decrementer.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/decrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508067691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508067691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decrementer Decrementer_NR:inst23\|Decrementer:inst " "Elaborating entity \"Decrementer\" for hierarchy \"Decrementer_NR:inst23\|Decrementer:inst\"" {  } { { "decrementer_nr.bdf" "inst" { Schematic "U:/CprE281/FinalProject/Timer/decrementer_nr.bdf" { { 200 536 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508067692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CprE281/FinalProject/Timer/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Decrementer_NR:inst23\|Decrementer:inst\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"Decrementer_NR:inst23\|Decrementer:inst\|FA:inst\"" {  } { { "decrementer.bdf" "inst" { Schematic "U:/CprE281/FinalProject/Timer/decrementer.bdf" { { 56 192 328 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068129 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_adder.bdf 1 1 " "Using design file 8_bit_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_Bit_Adder " "Found entity 1: 8_Bit_Adder" {  } { { "8_bit_adder.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/8_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_Bit_Adder 8_Bit_Adder:inst1 " "Elaborating entity \"8_Bit_Adder\" for hierarchy \"8_Bit_Adder:inst1\"" {  } { { "Timer.bdf" "inst1" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 384 816 976 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "21muxes.bdf 1 1 " "Using design file 21muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 21Muxes " "Found entity 1: 21Muxes" {  } { { "21muxes.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/21muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21Muxes 21Muxes:inst17 " "Elaborating entity \"21Muxes\" for hierarchy \"21Muxes:inst17\"" {  } { { "Timer.bdf" "inst17" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { -640 784 1520 -544 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068420 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "2to1Mux inst3 " "Block or symbol \"2to1Mux\" of instance \"inst3\" overlaps another block or symbol" {  } { { "21muxes.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/21muxes.bdf" { { 192 400 496 288 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670508068441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d.bdf 1 1 " "Using design file b_to_d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D " "Found entity 1: B_to_D" {  } { { "b_to_d.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/b_to_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D B_to_D:inst " "Elaborating entity \"B_to_D\" for hierarchy \"B_to_D:inst\"" {  } { { "Timer.bdf" "inst" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { -544 688 784 -160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_hundredsplace.v 1 1 " "Using design file b_to_d_hundredsplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_HundredsPlace " "Found entity 1: B_to_D_HundredsPlace" {  } { { "b_to_d_hundredsplace.v" "" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_HundredsPlace B_to_D:inst\|B_to_D_HundredsPlace:inst " "Elaborating entity \"B_to_D_HundredsPlace\" for hierarchy \"B_to_D:inst\|B_to_D_HundredsPlace:inst\"" {  } { { "b_to_d.bdf" "inst" { Schematic "U:/CprE281/FinalProject/Timer/b_to_d.bdf" { { 16 528 648 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_tensplace.v 1 1 " "Using design file b_to_d_tensplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_TensPlace " "Found entity 1: B_to_D_TensPlace" {  } { { "b_to_d_tensplace.v" "" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508068905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508068905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_TensPlace B_to_D:inst\|B_to_D_TensPlace:inst3 " "Elaborating entity \"B_to_D_TensPlace\" for hierarchy \"B_to_D:inst\|B_to_D_TensPlace:inst3\"" {  } { { "b_to_d.bdf" "inst3" { Schematic "U:/CprE281/FinalProject/Timer/b_to_d.bdf" { { 192 528 648 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508068908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_to_d_onesplace.v 1 1 " "Using design file b_to_d_onesplace.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 B_to_D_OnesPlace " "Found entity 1: B_to_D_OnesPlace" {  } { { "b_to_d_onesplace.v" "" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670508069076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670508069076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_to_D_OnesPlace B_to_D:inst\|B_to_D_OnesPlace:inst2 " "Elaborating entity \"B_to_D_OnesPlace\" for hierarchy \"B_to_D:inst\|B_to_D_OnesPlace:inst2\"" {  } { { "b_to_d.bdf" "inst2" { Schematic "U:/CprE281/FinalProject/Timer/b_to_d.bdf" { { 368 528 648 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508069078 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "21 " "Found 21 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram0" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram1" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram2" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram3" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram4" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram5" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_HundredsPlace:inst\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_hundredsplace.v" "Ram6" { Text "U:/CprE281/FinalProject/Timer/b_to_d_hundredsplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram0" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram1" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram2" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram3" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram4" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram5" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_TensPlace:inst3\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_tensplace.v" "Ram6" { Text "U:/CprE281/FinalProject/Timer/b_to_d_tensplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram0 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram0" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram1 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram1" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram2 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram2" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram3 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram3" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram4 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram4" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram5 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram5" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram6 " "RAM logic \"B_to_D:inst\|B_to_D_OnesPlace:inst2\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "b_to_d_onesplace.v" "Ram6" { Text "U:/CprE281/FinalProject/Timer/b_to_d_onesplace.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670508069560 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670508069560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670508070506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670508071622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670508071622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670508072085 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670508072085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670508072085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670508072085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670508072525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 08:01:12 2022 " "Processing ended: Thu Dec  8 08:01:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670508072525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670508072525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670508072525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670508072525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670508074232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670508074239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 08:01:13 2022 " "Processing started: Thu Dec  8 08:01:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670508074239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670508074239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670508074240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670508074289 ""}
{ "Info" "0" "" "Project  = Timer" {  } {  } 0 0 "Project  = Timer" 0 0 "Fitter" 0 0 1670508074290 ""}
{ "Info" "0" "" "Revision = Timer" {  } {  } 0 0 "Revision = Timer" 0 0 "Fitter" 0 0 1670508074290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670508074483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670508074488 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670508074630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670508074656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670508074656 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670508074863 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670508074962 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670508074962 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670508074963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670508074963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670508074963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670508074963 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670508074963 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670508074963 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670508074966 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670508075596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670508075597 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670508075599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670508075600 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670508075701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StateMachine:inst28\|inst " "Destination node StateMachine:inst28\|inst" {  } { { "statemachine.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/statemachine.bdf" { { -8 656 720 72 "inst" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670508075723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670508075723 ""}  } { { "Timer.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/Timer.bdf" { { 112 -856 -688 128 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Debouncer:inst10\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst10\|clock_divider_1024:inst\|inst10~0 " "Destination node Debouncer:inst10\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670508075723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670508075723 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Debouncer:inst15\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst15\|clock_divider_1024:inst\|inst10~0 " "Destination node Debouncer:inst15\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670508075723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670508075723 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Debouncer:inst16\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst16\|clock_divider_1024:inst\|inst10~0 " "Destination node Debouncer:inst16\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670508075725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670508075725 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Debouncer:inst25\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Debouncer:inst25\|clock_divider_1024:inst\|inst10~0 " "Destination node Debouncer:inst25\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670508075725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670508075725 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "2to1Mux:inst8\|inst  " "Automatically promoted node 2to1Mux:inst8\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670508075727 ""}  } { { "2to1mux.bdf" "" { Schematic "U:/CprE281/FinalProject/Timer/2to1mux.bdf" { { 240 592 656 288 "inst" "" } } } } { "temporary_test_loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670508075727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670508076075 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670508076075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670508076075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670508076075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670508076076 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670508076076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670508076076 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670508076076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670508076093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670508076093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670508076093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670508076139 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670508076199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670508077778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670508077869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670508077891 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670508081400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670508081400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670508081682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/CprE281/FinalProject/Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670508083209 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670508083209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670508083854 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670508083854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670508083856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670508084050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670508084058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670508084256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670508084258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670508084434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670508084666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CprE281/FinalProject/Timer/output_files/Timer.fit.smsg " "Generated suppressed messages file U:/CprE281/FinalProject/Timer/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670508085069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6077 " "Peak virtual memory: 6077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670508086502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 08:01:26 2022 " "Processing ended: Thu Dec  8 08:01:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670508086502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670508086502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670508086502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670508086502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670508089243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670508089248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 08:01:28 2022 " "Processing started: Thu Dec  8 08:01:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670508089248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670508089248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670508089248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670508089563 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670508090778 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670508090857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670508093372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 08:01:33 2022 " "Processing ended: Thu Dec  8 08:01:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670508093372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670508093372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670508093372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670508093372 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670508094166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670508094792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670508094797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  8 08:01:34 2022 " "Processing started: Thu Dec  8 08:01:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670508094797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670508094797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670508094797 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670508094847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670508095082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670508095083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670508095533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095533 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Converter_50mHz_To_1Hz:inst14\|clock_out Converter_50mHz_To_1Hz:inst14\|clock_out " "create_clock -period 1.000 -name Converter_50mHz_To_1Hz:inst14\|clock_out Converter_50mHz_To_1Hz:inst14\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst15\|clock_divider_1024:inst1\|inst10 Debouncer:inst15\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name Debouncer:inst15\|clock_divider_1024:inst1\|inst10 Debouncer:inst15\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst15\|clock_divider_1024:inst\|inst10 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Debouncer:inst15\|clock_divider_1024:inst\|inst10 Debouncer:inst15\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst10\|clock_divider_1024:inst1\|inst10 Debouncer:inst10\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name Debouncer:inst10\|clock_divider_1024:inst1\|inst10 Debouncer:inst10\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst10\|clock_divider_1024:inst\|inst10 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Debouncer:inst10\|clock_divider_1024:inst\|inst10 Debouncer:inst10\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst16\|clock_divider_1024:inst1\|inst10 Debouncer:inst16\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name Debouncer:inst16\|clock_divider_1024:inst1\|inst10 Debouncer:inst16\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst16\|clock_divider_1024:inst\|inst10 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Debouncer:inst16\|clock_divider_1024:inst\|inst10 Debouncer:inst16\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst25\|clock_divider_1024:inst1\|inst10 Debouncer:inst25\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name Debouncer:inst25\|clock_divider_1024:inst1\|inst10 Debouncer:inst25\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debouncer:inst25\|clock_divider_1024:inst\|inst10 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Debouncer:inst25\|clock_divider_1024:inst\|inst10 Debouncer:inst25\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670508095534 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670508095534 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670508095537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670508095539 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670508095539 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670508095672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670508095751 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670508095751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.191 " "Worst-case setup slack is -4.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191             -90.843 Clock  " "   -4.191             -90.843 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.493             -23.129 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -3.493             -23.129 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277              -6.659 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -2.277              -6.659 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268              -6.589 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -2.268              -6.589 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -6.473 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -2.236              -6.473 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.199              -7.564 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -2.199              -7.564 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Clock  " "    0.341               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    0.755               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.863 " "Worst-case recovery slack is -0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -6.892 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -0.863              -6.892 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    1.101               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.395 Clock  " "   -3.000             -63.395 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -1.285             -10.280 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst15\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst15\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst16\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst16\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst25\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst25\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508095919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508095919 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670508096446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670508096456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670508096637 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670508096749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670508096782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670508096782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.768 " "Worst-case setup slack is -3.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768             -77.855 Clock  " "   -3.768             -77.855 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176             -20.470 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -3.176             -20.470 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.998              -5.124 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -1.998              -5.124 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997              -5.180 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.997              -5.180 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.959              -4.997 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -1.959              -4.997 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930              -5.912 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -1.930              -5.912 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508096811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 Clock  " "    0.290               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "    0.355               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    0.708               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508096848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.696 " "Worst-case recovery slack is -0.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -5.556 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -0.696              -5.556 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508096882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.102 " "Worst-case removal slack is 1.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    1.102               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508096920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -63.395 Clock  " "   -3.000             -63.395 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -1.285             -10.280 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst15\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst15\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst16\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst16\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Debouncer:inst25\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 Debouncer:inst25\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508096953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508096953 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670508097475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670508097920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670508097922 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670508097922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.589 " "Worst-case setup slack is -1.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589             -23.255 Clock  " "   -1.589             -23.255 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246              -7.532 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -1.246              -7.532 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -0.654 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -0.654              -0.654 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.616 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -0.616              -0.616 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -0.608 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -0.608              -0.608 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597              -0.597 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -0.597              -0.597 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508097957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 Clock  " "    0.063               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    0.327               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508097991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508097991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.036 " "Worst-case recovery slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.280 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -0.036              -0.280 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508098024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.440 " "Worst-case removal slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "    0.440               0.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508098056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.768 Clock  " "   -3.000             -52.768 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Debouncer:inst10\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Debouncer:inst15\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Debouncer:inst16\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Debouncer:inst25\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Converter_50mHz_To_1Hz:inst14\|clock_out  " "   -1.000              -8.000 Converter_50mHz_To_1Hz:inst14\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Debouncer:inst10\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 Debouncer:inst10\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Debouncer:inst15\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 Debouncer:inst15\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Debouncer:inst16\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 Debouncer:inst16\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Debouncer:inst25\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 Debouncer:inst25\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670508098089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670508098089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670508099268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670508099269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670508099706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  8 08:01:39 2022 " "Processing ended: Thu Dec  8 08:01:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670508099706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670508099706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670508099706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670508099706 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670508104157 ""}
