[2025-09-17 18:05:17] START suite=cs trace=classification_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3920369 heartbeat IPC: 2.551 cumulative IPC: 2.551 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6052169 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6052169 cumulative IPC: 3.305 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 6052170 heartbeat IPC: 4.691 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 18177124 heartbeat IPC: 0.8247 cumulative IPC: 0.8247 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 28820567 heartbeat IPC: 0.9395 cumulative IPC: 0.8784 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000017 cycles: 39457138 heartbeat IPC: 0.9402 cumulative IPC: 0.8981 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000021 cycles: 50612581 heartbeat IPC: 0.8964 cumulative IPC: 0.8977 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000025 cycles: 62717053 heartbeat IPC: 0.8261 cumulative IPC: 0.8824 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000028 cycles: 75180728 heartbeat IPC: 0.8023 cumulative IPC: 0.8679 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000030 cycles: 88189810 heartbeat IPC: 0.7687 cumulative IPC: 0.8522 (Simulation time: 00 hr 09 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000030 cycles: 101471609 heartbeat IPC: 0.7529 cumulative IPC: 0.8384 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 110000031 cycles: 117799853 heartbeat IPC: 0.6124 cumulative IPC: 0.8054 (Simulation time: 00 hr 12 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 128110280 cumulative IPC: 0.7806 (Simulation time: 00 hr 13 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 128110280 cumulative IPC: 0.7806 (Simulation time: 00 hr 13 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7806 instructions: 100000000 cycles: 128110280
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.00471 Average ROB Occupancy at Mispredict: 3.583e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00184
BRANCH_INDIRECT: 0.00248
BRANCH_CONDITIONAL: 0.00039
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 418610
LQ_STALL: 5579
SQ_STALL: 85540


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 259.34726
REPLAY_LOAD: 115.54842
NON_REPLAY_LOAD: 14.816758

== Total ==
ADDR_TRANS: 118003
REPLAY_LOAD: 99025
NON_REPLAY_LOAD: 201582

== Counts ==
ADDR_TRANS: 455
REPLAY_LOAD: 857
NON_REPLAY_LOAD: 13605

cpu0->cpu0_STLB TOTAL        ACCESS:     644705 HIT:     462453 MISS:     182252 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     644705 HIT:     462453 MISS:     182252 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 138.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1404697 HIT:     460731 MISS:     943966 MSHR_MERGE:      19872
cpu0->cpu0_L2C LOAD         ACCESS:     693381 HIT:     191818 MISS:     501563 MSHR_MERGE:        460
cpu0->cpu0_L2C RFO          ACCESS:      55967 HIT:      35776 MISS:      20191 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     183261 HIT:      83534 MISS:      99727 MSHR_MERGE:      19412
cpu0->cpu0_L2C WRITE        ACCESS:      71534 HIT:      71224 MISS:        310 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     400554 HIT:      78379 MISS:     322175 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     137007 ISSUED:     137007 USEFUL:      37031 USELESS:      18495
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6364325 HIT:    6349561 MISS:      14764 MSHR_MERGE:       5020
cpu0->cpu0_L1I LOAD         ACCESS:    6364325 HIT:    6349561 MISS:      14764 MSHR_MERGE:       5020
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 103.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11487003 HIT:   10001294 MISS:    1485709 MSHR_MERGE:     299295
cpu0->cpu0_L1D LOAD         ACCESS:    9265568 HIT:    8430444 MISS:     835124 MSHR_MERGE:     151487
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     193673 HIT:     135188 MISS:      58485 MSHR_MERGE:      12231
cpu0->cpu0_L1D WRITE        ACCESS:    1605032 HIT:    1413826 MISS:     191206 MSHR_MERGE:     135237
cpu0->cpu0_L1D TRANSLATION  ACCESS:     422730 HIT:      21836 MISS:     400894 MSHR_MERGE:        340
cpu0->cpu0_L1D PREFETCH REQUESTED:     199234 ISSUED:     193673 USEFUL:      27481 USELESS:      18326
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5104621 HIT:    5100892 MISS:       3729 MSHR_MERGE:       2211
cpu0->cpu0_ITLB LOAD         ACCESS:    5104621 HIT:    5100892 MISS:       3729 MSHR_MERGE:       2211
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 210.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10814915 HIT:    9969449 MISS:     845466 MSHR_MERGE:     202279
cpu0->cpu0_DTLB LOAD         ACCESS:   10814915 HIT:    9969449 MISS:     845466 MSHR_MERGE:     202279
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 42.85 cycles
cpu0->LLC TOTAL        ACCESS:     951717 HIT:     494675 MISS:     457042 MSHR_MERGE:         30
cpu0->LLC LOAD         ACCESS:     501103 HIT:     253465 MISS:     247638 MSHR_MERGE:          2
cpu0->LLC RFO          ACCESS:      20191 HIT:        316 MISS:      19875 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      80315 HIT:      38321 MISS:      41994 MSHR_MERGE:         28
cpu0->LLC WRITE        ACCESS:      27933 HIT:      27828 MISS:        105 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     322175 HIT:     174745 MISS:     147430 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 90.49 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14426
  ROW_BUFFER_MISS:     442478
  AVG DBUS CONGESTED CYCLE: 6.138
Channel 0 WQ ROW_BUFFER_HIT:       5161
  ROW_BUFFER_MISS:      21999
  FULL:          0
Channel 0 REFRESHES ISSUED:      10676

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       437527        44747        69098        44406
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          904         6494        18797        22149
  STLB miss resolved @ L2C                0         2039        20578        51951        56236
  STLB miss resolved @ LLC                0         2314        20654       118664        76199
  STLB miss resolved @ MEM                0          898         9972        72368       109624

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               1274           63          361           76          502
---------------------------------------------------------------
  STLB miss resolved @ L1D               19            2            2           52          244
  STLB miss resolved @ L2C                1            0            3            5           34
  STLB miss resolved @ LLC               92            8            0          140          202
  STLB miss resolved @ MEM              118           12           18          230         1244
[2025-09-17 18:19:11] END   suite=cs trace=classification_phase5_core2 (rc=0)
