# Digital-System-Design
Digital System Design Lab verilog codes


### Basic Gates

  - [OR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/or_gate.v)
  - [AND GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/and_gate.v)
  - [NOT GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/not_gate.v)
  - [NAND GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/nand_gate.v)
  - [NOR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/nor_gate.v)
  - [X-OR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/xor_gate.v)
  - [X-NOR GATE](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Basic_Gates/xnor_gate.v)


### Code Converter

  - [Binary to Gray conversion](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Code-Converter/binary_to_gray.v)
  - [Gray to Binary conversion](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Code-Converter/gray_to_binary.v)
  - [BCD to Excess-3](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Code-Converter/bcd_to_excess3.v)
  - [Excess-3 to BCD](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Code-Converter/excess3_to_bcd.v)


### Adder
  - [Half Adder](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder/half_adder.v)
  - [Full Adder (using half adder)](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder/full_adder.v)
  - [Full Adder (without using half adder)](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder/fullAdder.v)
  - [4 Bit Ripple Carry Adder](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder/4_bit_ripple_carry_adder.v)
  - [4 Bit Carry Lookahead Adder](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder/carry_look_ahead_adder.v)

### Subtractor
  - [Half Subtractor](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Subtractor/half_subtractor.v)
  - [Full Subtractor](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Subtractor/full_subtractor.v)

### Adder-Subtractor
  - [4 bit adder subtractor](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Adder-Subtractor/adder_subtractor_4_bit.v)
  
### Comparator
  - [2 bit comparator](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Comparator/2_bit_comparator.v)

### Multiplexer
  - [2x1 MUX](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplexer/2x1_multiplexer.v)
  - [Enable 2x1 MUX](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplexer/enable_2x1_multiplexer.v)
  - [4x1 MUX](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplexer/4x1_multiplexer.v)
  - [4x1 MUX using 2x1 MUX](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplexer/4x1_mux_using_2x1.v)
  - [8x1 MUX](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplexer/8x1_mux.v)


### Multiplier
  - [2x2 Array Multiplier](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Multiplier/2x2_multiplier.v) 


### Flip Flops

  - [JK FlipFlop](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/FlipFlops/jk_flipflop.v)
  - [D FlipFlop](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/FlipFlops/d_flipflop.v)
  - [D flipflop using SR flipflop with clear input](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/FlipFlops/d_flipflop_with_clear.v)
  - [T FlipFlop](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/FlipFlops/t_flipflop.v)
  - [Master Slave JK flipflop](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/FlipFlops/master_slave_jk_flipflp.v)


### Counters
  - <b>Synchronous</b>
    - [4 bit random sequence counter](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Counter/Synchronous/random_sequence_sync_counter_4_bit.v)
    
  - <b>Asynchronous</b>
    - [4 bit ripple counter or mod-16 counter](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Counter/Asynchronous/4_bit_ripple_counter.v)
    - [Mod - 10 Counter](https://github.com/Zannatul-Naim/Digital-System-Design/blob/main/Counter/Asynchronous/mod_10_async.v)
