-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity BlackBoxJam is
generic (
    C_M_AXI_HOSTMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_HOSTMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_HOSTMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_HOSTMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_HOSTMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_HOSTMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_HOSTMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_hostmem_AWVALID : OUT STD_LOGIC;
    m_axi_hostmem_AWREADY : IN STD_LOGIC;
    m_axi_hostmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ADDR_WIDTH-1 downto 0);
    m_axi_hostmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_hostmem_WVALID : OUT STD_LOGIC;
    m_axi_hostmem_WREADY : IN STD_LOGIC;
    m_axi_hostmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH-1 downto 0);
    m_axi_hostmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_hostmem_WLAST : OUT STD_LOGIC;
    m_axi_hostmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_WUSER_WIDTH-1 downto 0);
    m_axi_hostmem_ARVALID : OUT STD_LOGIC;
    m_axi_hostmem_ARREADY : IN STD_LOGIC;
    m_axi_hostmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ADDR_WIDTH-1 downto 0);
    m_axi_hostmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_hostmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_hostmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_hostmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_hostmem_RVALID : IN STD_LOGIC;
    m_axi_hostmem_RREADY : OUT STD_LOGIC;
    m_axi_hostmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_DATA_WIDTH-1 downto 0);
    m_axi_hostmem_RLAST : IN STD_LOGIC;
    m_axi_hostmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_RUSER_WIDTH-1 downto 0);
    m_axi_hostmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BVALID : IN STD_LOGIC;
    m_axi_hostmem_BREADY : OUT STD_LOGIC;
    m_axi_hostmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_hostmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_ID_WIDTH-1 downto 0);
    m_axi_hostmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_HOSTMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of BlackBoxJam is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "BlackBoxJam,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.981000,HLS_SYN_LAT=32892,HLS_SYN_TPT=none,HLS_SYN_MEM=485,HLS_SYN_DSP=324,HLS_SYN_FF=99656,HLS_SYN_LUT=88701,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_V : STD_LOGIC_VECTOR (63 downto 0);
    signal out_V : STD_LOGIC_VECTOR (63 downto 0);
    signal doInit : STD_LOGIC;
    signal targetLayer : STD_LOGIC_VECTOR (31 downto 0);
    signal targetMem : STD_LOGIC_VECTOR (31 downto 0);
    signal targetInd : STD_LOGIC_VECTOR (31 downto 0);
    signal val_V : STD_LOGIC_VECTOR (63 downto 0);
    signal fix_val_V : STD_LOGIC_VECTOR (23 downto 0);
    signal weightMem5_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal weightMem5_V_0_ce0 : STD_LOGIC;
    signal weightMem5_V_0_we0 : STD_LOGIC;
    signal weightMem5_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal thresMem5_V_0_ce0 : STD_LOGIC;
    signal thresMem5_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem5_V_0_ce1 : STD_LOGIC;
    signal thresMem5_V_0_we1 : STD_LOGIC;
    signal weightMem6_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal weightMem6_V_0_ce0 : STD_LOGIC;
    signal weightMem6_V_0_we0 : STD_LOGIC;
    signal weightMem6_V_0_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal thresMem6_V_0_ce0 : STD_LOGIC;
    signal thresMem6_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem6_V_0_ce1 : STD_LOGIC;
    signal thresMem6_V_0_we1 : STD_LOGIC;
    signal weightMem7_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal weightMem7_V_0_ce0 : STD_LOGIC;
    signal weightMem7_V_0_we0 : STD_LOGIC;
    signal weightMem7_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal thresMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal thresMem7_V_0_ce0 : STD_LOGIC;
    signal thresMem7_V_0_we0 : STD_LOGIC;
    signal thresMem7_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem5_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal alphaMem5_V_0_ce0 : STD_LOGIC;
    signal alphaMem5_V_0_we0 : STD_LOGIC;
    signal alphaMem5_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem6_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal alphaMem6_V_0_ce0 : STD_LOGIC;
    signal alphaMem6_V_0_we0 : STD_LOGIC;
    signal alphaMem6_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal alphaMem7_V_0_ce0 : STD_LOGIC;
    signal alphaMem7_V_0_we0 : STD_LOGIC;
    signal alphaMem7_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal means_in1_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in1_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in2_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in2_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in3_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in3_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in4_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in4_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in5_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in5_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in6_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in6_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in7_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in7_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out1_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out2_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out3_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out4_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out5_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out6_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_out7_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in8_V_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal means_in8_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal weightMem0_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_0_ce0 : STD_LOGIC;
    signal weightMem0_V_0_we0 : STD_LOGIC;
    signal weightMem0_V_0_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_1_ce0 : STD_LOGIC;
    signal weightMem0_V_1_we0 : STD_LOGIC;
    signal weightMem0_V_1_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_2_ce0 : STD_LOGIC;
    signal weightMem0_V_2_we0 : STD_LOGIC;
    signal weightMem0_V_2_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_3_ce0 : STD_LOGIC;
    signal weightMem0_V_3_we0 : STD_LOGIC;
    signal weightMem0_V_3_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_4_ce0 : STD_LOGIC;
    signal weightMem0_V_4_we0 : STD_LOGIC;
    signal weightMem0_V_4_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_5_ce0 : STD_LOGIC;
    signal weightMem0_V_5_we0 : STD_LOGIC;
    signal weightMem0_V_5_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_6_ce0 : STD_LOGIC;
    signal weightMem0_V_6_we0 : STD_LOGIC;
    signal weightMem0_V_6_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_7_ce0 : STD_LOGIC;
    signal weightMem0_V_7_we0 : STD_LOGIC;
    signal weightMem0_V_7_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_8_ce0 : STD_LOGIC;
    signal weightMem0_V_8_we0 : STD_LOGIC;
    signal weightMem0_V_8_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_9_ce0 : STD_LOGIC;
    signal weightMem0_V_9_we0 : STD_LOGIC;
    signal weightMem0_V_9_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_10_ce0 : STD_LOGIC;
    signal weightMem0_V_10_we0 : STD_LOGIC;
    signal weightMem0_V_10_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_11_ce0 : STD_LOGIC;
    signal weightMem0_V_11_we0 : STD_LOGIC;
    signal weightMem0_V_11_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_12_ce0 : STD_LOGIC;
    signal weightMem0_V_12_we0 : STD_LOGIC;
    signal weightMem0_V_12_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_13_ce0 : STD_LOGIC;
    signal weightMem0_V_13_we0 : STD_LOGIC;
    signal weightMem0_V_13_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_14_ce0 : STD_LOGIC;
    signal weightMem0_V_14_we0 : STD_LOGIC;
    signal weightMem0_V_14_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weightMem0_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem0_V_15_ce0 : STD_LOGIC;
    signal weightMem0_V_15_we0 : STD_LOGIC;
    signal weightMem0_V_15_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_0_ce0 : STD_LOGIC;
    signal thresMem0_V_0_we0 : STD_LOGIC;
    signal thresMem0_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_1_ce0 : STD_LOGIC;
    signal thresMem0_V_1_we0 : STD_LOGIC;
    signal thresMem0_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_2_ce0 : STD_LOGIC;
    signal thresMem0_V_2_we0 : STD_LOGIC;
    signal thresMem0_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_3_ce0 : STD_LOGIC;
    signal thresMem0_V_3_we0 : STD_LOGIC;
    signal thresMem0_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_4_ce0 : STD_LOGIC;
    signal thresMem0_V_4_we0 : STD_LOGIC;
    signal thresMem0_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_5_ce0 : STD_LOGIC;
    signal thresMem0_V_5_we0 : STD_LOGIC;
    signal thresMem0_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_6_ce0 : STD_LOGIC;
    signal thresMem0_V_6_we0 : STD_LOGIC;
    signal thresMem0_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_7_ce0 : STD_LOGIC;
    signal thresMem0_V_7_we0 : STD_LOGIC;
    signal thresMem0_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_8_ce0 : STD_LOGIC;
    signal thresMem0_V_8_we0 : STD_LOGIC;
    signal thresMem0_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_9_ce0 : STD_LOGIC;
    signal thresMem0_V_9_we0 : STD_LOGIC;
    signal thresMem0_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_10_ce0 : STD_LOGIC;
    signal thresMem0_V_10_we0 : STD_LOGIC;
    signal thresMem0_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_11_ce0 : STD_LOGIC;
    signal thresMem0_V_11_we0 : STD_LOGIC;
    signal thresMem0_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_12_ce0 : STD_LOGIC;
    signal thresMem0_V_12_we0 : STD_LOGIC;
    signal thresMem0_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_13_ce0 : STD_LOGIC;
    signal thresMem0_V_13_we0 : STD_LOGIC;
    signal thresMem0_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_14_ce0 : STD_LOGIC;
    signal thresMem0_V_14_we0 : STD_LOGIC;
    signal thresMem0_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal thresMem0_V_15_ce0 : STD_LOGIC;
    signal thresMem0_V_15_we0 : STD_LOGIC;
    signal thresMem0_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal weightMem1_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_0_ce0 : STD_LOGIC;
    signal weightMem1_V_0_we0 : STD_LOGIC;
    signal weightMem1_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_1_ce0 : STD_LOGIC;
    signal weightMem1_V_1_we0 : STD_LOGIC;
    signal weightMem1_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_2_ce0 : STD_LOGIC;
    signal weightMem1_V_2_we0 : STD_LOGIC;
    signal weightMem1_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_3_ce0 : STD_LOGIC;
    signal weightMem1_V_3_we0 : STD_LOGIC;
    signal weightMem1_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_4_ce0 : STD_LOGIC;
    signal weightMem1_V_4_we0 : STD_LOGIC;
    signal weightMem1_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_5_ce0 : STD_LOGIC;
    signal weightMem1_V_5_we0 : STD_LOGIC;
    signal weightMem1_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_6_ce0 : STD_LOGIC;
    signal weightMem1_V_6_we0 : STD_LOGIC;
    signal weightMem1_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_7_ce0 : STD_LOGIC;
    signal weightMem1_V_7_we0 : STD_LOGIC;
    signal weightMem1_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_8_ce0 : STD_LOGIC;
    signal weightMem1_V_8_we0 : STD_LOGIC;
    signal weightMem1_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_9_ce0 : STD_LOGIC;
    signal weightMem1_V_9_we0 : STD_LOGIC;
    signal weightMem1_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_10_ce0 : STD_LOGIC;
    signal weightMem1_V_10_we0 : STD_LOGIC;
    signal weightMem1_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_11_ce0 : STD_LOGIC;
    signal weightMem1_V_11_we0 : STD_LOGIC;
    signal weightMem1_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_12_ce0 : STD_LOGIC;
    signal weightMem1_V_12_we0 : STD_LOGIC;
    signal weightMem1_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_13_ce0 : STD_LOGIC;
    signal weightMem1_V_13_we0 : STD_LOGIC;
    signal weightMem1_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_14_ce0 : STD_LOGIC;
    signal weightMem1_V_14_we0 : STD_LOGIC;
    signal weightMem1_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_15_ce0 : STD_LOGIC;
    signal weightMem1_V_15_we0 : STD_LOGIC;
    signal weightMem1_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_16_ce0 : STD_LOGIC;
    signal weightMem1_V_16_we0 : STD_LOGIC;
    signal weightMem1_V_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_17_ce0 : STD_LOGIC;
    signal weightMem1_V_17_we0 : STD_LOGIC;
    signal weightMem1_V_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_18_ce0 : STD_LOGIC;
    signal weightMem1_V_18_we0 : STD_LOGIC;
    signal weightMem1_V_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_19_ce0 : STD_LOGIC;
    signal weightMem1_V_19_we0 : STD_LOGIC;
    signal weightMem1_V_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_20_ce0 : STD_LOGIC;
    signal weightMem1_V_20_we0 : STD_LOGIC;
    signal weightMem1_V_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_21_ce0 : STD_LOGIC;
    signal weightMem1_V_21_we0 : STD_LOGIC;
    signal weightMem1_V_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_22_ce0 : STD_LOGIC;
    signal weightMem1_V_22_we0 : STD_LOGIC;
    signal weightMem1_V_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_23_ce0 : STD_LOGIC;
    signal weightMem1_V_23_we0 : STD_LOGIC;
    signal weightMem1_V_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_24_ce0 : STD_LOGIC;
    signal weightMem1_V_24_we0 : STD_LOGIC;
    signal weightMem1_V_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_25_ce0 : STD_LOGIC;
    signal weightMem1_V_25_we0 : STD_LOGIC;
    signal weightMem1_V_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_26_ce0 : STD_LOGIC;
    signal weightMem1_V_26_we0 : STD_LOGIC;
    signal weightMem1_V_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_27_ce0 : STD_LOGIC;
    signal weightMem1_V_27_we0 : STD_LOGIC;
    signal weightMem1_V_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_28_ce0 : STD_LOGIC;
    signal weightMem1_V_28_we0 : STD_LOGIC;
    signal weightMem1_V_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_29_ce0 : STD_LOGIC;
    signal weightMem1_V_29_we0 : STD_LOGIC;
    signal weightMem1_V_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_30_ce0 : STD_LOGIC;
    signal weightMem1_V_30_we0 : STD_LOGIC;
    signal weightMem1_V_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem1_V_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal weightMem1_V_31_ce0 : STD_LOGIC;
    signal weightMem1_V_31_we0 : STD_LOGIC;
    signal weightMem1_V_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal thresMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_0_ce0 : STD_LOGIC;
    signal thresMem1_V_0_we0 : STD_LOGIC;
    signal thresMem1_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_1_ce0 : STD_LOGIC;
    signal thresMem1_V_1_we0 : STD_LOGIC;
    signal thresMem1_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_2_ce0 : STD_LOGIC;
    signal thresMem1_V_2_we0 : STD_LOGIC;
    signal thresMem1_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_3_ce0 : STD_LOGIC;
    signal thresMem1_V_3_we0 : STD_LOGIC;
    signal thresMem1_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_4_ce0 : STD_LOGIC;
    signal thresMem1_V_4_we0 : STD_LOGIC;
    signal thresMem1_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_5_ce0 : STD_LOGIC;
    signal thresMem1_V_5_we0 : STD_LOGIC;
    signal thresMem1_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_6_ce0 : STD_LOGIC;
    signal thresMem1_V_6_we0 : STD_LOGIC;
    signal thresMem1_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_7_ce0 : STD_LOGIC;
    signal thresMem1_V_7_we0 : STD_LOGIC;
    signal thresMem1_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_8_ce0 : STD_LOGIC;
    signal thresMem1_V_8_we0 : STD_LOGIC;
    signal thresMem1_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_9_ce0 : STD_LOGIC;
    signal thresMem1_V_9_we0 : STD_LOGIC;
    signal thresMem1_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_10_ce0 : STD_LOGIC;
    signal thresMem1_V_10_we0 : STD_LOGIC;
    signal thresMem1_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_11_ce0 : STD_LOGIC;
    signal thresMem1_V_11_we0 : STD_LOGIC;
    signal thresMem1_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_12_ce0 : STD_LOGIC;
    signal thresMem1_V_12_we0 : STD_LOGIC;
    signal thresMem1_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_13_ce0 : STD_LOGIC;
    signal thresMem1_V_13_we0 : STD_LOGIC;
    signal thresMem1_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_14_ce0 : STD_LOGIC;
    signal thresMem1_V_14_we0 : STD_LOGIC;
    signal thresMem1_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_15_ce0 : STD_LOGIC;
    signal thresMem1_V_15_we0 : STD_LOGIC;
    signal thresMem1_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_16_ce0 : STD_LOGIC;
    signal thresMem1_V_16_we0 : STD_LOGIC;
    signal thresMem1_V_16_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_17_ce0 : STD_LOGIC;
    signal thresMem1_V_17_we0 : STD_LOGIC;
    signal thresMem1_V_17_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_18_ce0 : STD_LOGIC;
    signal thresMem1_V_18_we0 : STD_LOGIC;
    signal thresMem1_V_18_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_19_ce0 : STD_LOGIC;
    signal thresMem1_V_19_we0 : STD_LOGIC;
    signal thresMem1_V_19_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_20_ce0 : STD_LOGIC;
    signal thresMem1_V_20_we0 : STD_LOGIC;
    signal thresMem1_V_20_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_21_ce0 : STD_LOGIC;
    signal thresMem1_V_21_we0 : STD_LOGIC;
    signal thresMem1_V_21_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_22_ce0 : STD_LOGIC;
    signal thresMem1_V_22_we0 : STD_LOGIC;
    signal thresMem1_V_22_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_23_ce0 : STD_LOGIC;
    signal thresMem1_V_23_we0 : STD_LOGIC;
    signal thresMem1_V_23_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_24_ce0 : STD_LOGIC;
    signal thresMem1_V_24_we0 : STD_LOGIC;
    signal thresMem1_V_24_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_25_ce0 : STD_LOGIC;
    signal thresMem1_V_25_we0 : STD_LOGIC;
    signal thresMem1_V_25_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_26_ce0 : STD_LOGIC;
    signal thresMem1_V_26_we0 : STD_LOGIC;
    signal thresMem1_V_26_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_27_ce0 : STD_LOGIC;
    signal thresMem1_V_27_we0 : STD_LOGIC;
    signal thresMem1_V_27_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_28_ce0 : STD_LOGIC;
    signal thresMem1_V_28_we0 : STD_LOGIC;
    signal thresMem1_V_28_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_29_ce0 : STD_LOGIC;
    signal thresMem1_V_29_we0 : STD_LOGIC;
    signal thresMem1_V_29_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_30_ce0 : STD_LOGIC;
    signal thresMem1_V_30_we0 : STD_LOGIC;
    signal thresMem1_V_30_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal thresMem1_V_31_ce0 : STD_LOGIC;
    signal thresMem1_V_31_we0 : STD_LOGIC;
    signal thresMem1_V_31_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal weightMem2_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_0_ce0 : STD_LOGIC;
    signal weightMem2_V_0_we0 : STD_LOGIC;
    signal weightMem2_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_1_ce0 : STD_LOGIC;
    signal weightMem2_V_1_we0 : STD_LOGIC;
    signal weightMem2_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_2_ce0 : STD_LOGIC;
    signal weightMem2_V_2_we0 : STD_LOGIC;
    signal weightMem2_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_3_ce0 : STD_LOGIC;
    signal weightMem2_V_3_we0 : STD_LOGIC;
    signal weightMem2_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_4_ce0 : STD_LOGIC;
    signal weightMem2_V_4_we0 : STD_LOGIC;
    signal weightMem2_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_5_ce0 : STD_LOGIC;
    signal weightMem2_V_5_we0 : STD_LOGIC;
    signal weightMem2_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_6_ce0 : STD_LOGIC;
    signal weightMem2_V_6_we0 : STD_LOGIC;
    signal weightMem2_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_7_ce0 : STD_LOGIC;
    signal weightMem2_V_7_we0 : STD_LOGIC;
    signal weightMem2_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_8_ce0 : STD_LOGIC;
    signal weightMem2_V_8_we0 : STD_LOGIC;
    signal weightMem2_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_9_ce0 : STD_LOGIC;
    signal weightMem2_V_9_we0 : STD_LOGIC;
    signal weightMem2_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_10_ce0 : STD_LOGIC;
    signal weightMem2_V_10_we0 : STD_LOGIC;
    signal weightMem2_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_11_ce0 : STD_LOGIC;
    signal weightMem2_V_11_we0 : STD_LOGIC;
    signal weightMem2_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_12_ce0 : STD_LOGIC;
    signal weightMem2_V_12_we0 : STD_LOGIC;
    signal weightMem2_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_13_ce0 : STD_LOGIC;
    signal weightMem2_V_13_we0 : STD_LOGIC;
    signal weightMem2_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_14_ce0 : STD_LOGIC;
    signal weightMem2_V_14_we0 : STD_LOGIC;
    signal weightMem2_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem2_V_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weightMem2_V_15_ce0 : STD_LOGIC;
    signal weightMem2_V_15_we0 : STD_LOGIC;
    signal weightMem2_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal thresMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_0_ce0 : STD_LOGIC;
    signal thresMem2_V_0_we0 : STD_LOGIC;
    signal thresMem2_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_1_ce0 : STD_LOGIC;
    signal thresMem2_V_1_we0 : STD_LOGIC;
    signal thresMem2_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_2_ce0 : STD_LOGIC;
    signal thresMem2_V_2_we0 : STD_LOGIC;
    signal thresMem2_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_3_ce0 : STD_LOGIC;
    signal thresMem2_V_3_we0 : STD_LOGIC;
    signal thresMem2_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_4_ce0 : STD_LOGIC;
    signal thresMem2_V_4_we0 : STD_LOGIC;
    signal thresMem2_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_5_ce0 : STD_LOGIC;
    signal thresMem2_V_5_we0 : STD_LOGIC;
    signal thresMem2_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_6_ce0 : STD_LOGIC;
    signal thresMem2_V_6_we0 : STD_LOGIC;
    signal thresMem2_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_7_ce0 : STD_LOGIC;
    signal thresMem2_V_7_we0 : STD_LOGIC;
    signal thresMem2_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_8_ce0 : STD_LOGIC;
    signal thresMem2_V_8_we0 : STD_LOGIC;
    signal thresMem2_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_9_ce0 : STD_LOGIC;
    signal thresMem2_V_9_we0 : STD_LOGIC;
    signal thresMem2_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_10_ce0 : STD_LOGIC;
    signal thresMem2_V_10_we0 : STD_LOGIC;
    signal thresMem2_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_11_ce0 : STD_LOGIC;
    signal thresMem2_V_11_we0 : STD_LOGIC;
    signal thresMem2_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_12_ce0 : STD_LOGIC;
    signal thresMem2_V_12_we0 : STD_LOGIC;
    signal thresMem2_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_13_ce0 : STD_LOGIC;
    signal thresMem2_V_13_we0 : STD_LOGIC;
    signal thresMem2_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_14_ce0 : STD_LOGIC;
    signal thresMem2_V_14_we0 : STD_LOGIC;
    signal thresMem2_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem2_V_15_ce0 : STD_LOGIC;
    signal thresMem2_V_15_we0 : STD_LOGIC;
    signal thresMem2_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal weightMem3_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_0_ce0 : STD_LOGIC;
    signal weightMem3_V_0_we0 : STD_LOGIC;
    signal weightMem3_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_1_ce0 : STD_LOGIC;
    signal weightMem3_V_1_we0 : STD_LOGIC;
    signal weightMem3_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_2_ce0 : STD_LOGIC;
    signal weightMem3_V_2_we0 : STD_LOGIC;
    signal weightMem3_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_3_ce0 : STD_LOGIC;
    signal weightMem3_V_3_we0 : STD_LOGIC;
    signal weightMem3_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_4_ce0 : STD_LOGIC;
    signal weightMem3_V_4_we0 : STD_LOGIC;
    signal weightMem3_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_5_ce0 : STD_LOGIC;
    signal weightMem3_V_5_we0 : STD_LOGIC;
    signal weightMem3_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_6_ce0 : STD_LOGIC;
    signal weightMem3_V_6_we0 : STD_LOGIC;
    signal weightMem3_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_7_ce0 : STD_LOGIC;
    signal weightMem3_V_7_we0 : STD_LOGIC;
    signal weightMem3_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_8_ce0 : STD_LOGIC;
    signal weightMem3_V_8_we0 : STD_LOGIC;
    signal weightMem3_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_9_ce0 : STD_LOGIC;
    signal weightMem3_V_9_we0 : STD_LOGIC;
    signal weightMem3_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_10_ce0 : STD_LOGIC;
    signal weightMem3_V_10_we0 : STD_LOGIC;
    signal weightMem3_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_11_ce0 : STD_LOGIC;
    signal weightMem3_V_11_we0 : STD_LOGIC;
    signal weightMem3_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_12_ce0 : STD_LOGIC;
    signal weightMem3_V_12_we0 : STD_LOGIC;
    signal weightMem3_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_13_ce0 : STD_LOGIC;
    signal weightMem3_V_13_we0 : STD_LOGIC;
    signal weightMem3_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_14_ce0 : STD_LOGIC;
    signal weightMem3_V_14_we0 : STD_LOGIC;
    signal weightMem3_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem3_V_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal weightMem3_V_15_ce0 : STD_LOGIC;
    signal weightMem3_V_15_we0 : STD_LOGIC;
    signal weightMem3_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal thresMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_0_ce0 : STD_LOGIC;
    signal thresMem3_V_0_we0 : STD_LOGIC;
    signal thresMem3_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_1_ce0 : STD_LOGIC;
    signal thresMem3_V_1_we0 : STD_LOGIC;
    signal thresMem3_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_2_ce0 : STD_LOGIC;
    signal thresMem3_V_2_we0 : STD_LOGIC;
    signal thresMem3_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_3_ce0 : STD_LOGIC;
    signal thresMem3_V_3_we0 : STD_LOGIC;
    signal thresMem3_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_4_ce0 : STD_LOGIC;
    signal thresMem3_V_4_we0 : STD_LOGIC;
    signal thresMem3_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_5_ce0 : STD_LOGIC;
    signal thresMem3_V_5_we0 : STD_LOGIC;
    signal thresMem3_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_6_ce0 : STD_LOGIC;
    signal thresMem3_V_6_we0 : STD_LOGIC;
    signal thresMem3_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_7_ce0 : STD_LOGIC;
    signal thresMem3_V_7_we0 : STD_LOGIC;
    signal thresMem3_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_8_ce0 : STD_LOGIC;
    signal thresMem3_V_8_we0 : STD_LOGIC;
    signal thresMem3_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_9_ce0 : STD_LOGIC;
    signal thresMem3_V_9_we0 : STD_LOGIC;
    signal thresMem3_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_10_ce0 : STD_LOGIC;
    signal thresMem3_V_10_we0 : STD_LOGIC;
    signal thresMem3_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_11_ce0 : STD_LOGIC;
    signal thresMem3_V_11_we0 : STD_LOGIC;
    signal thresMem3_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_12_ce0 : STD_LOGIC;
    signal thresMem3_V_12_we0 : STD_LOGIC;
    signal thresMem3_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_13_ce0 : STD_LOGIC;
    signal thresMem3_V_13_we0 : STD_LOGIC;
    signal thresMem3_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_14_ce0 : STD_LOGIC;
    signal thresMem3_V_14_we0 : STD_LOGIC;
    signal thresMem3_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal thresMem3_V_15_ce0 : STD_LOGIC;
    signal thresMem3_V_15_we0 : STD_LOGIC;
    signal thresMem3_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal weightMem4_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal weightMem4_V_0_ce0 : STD_LOGIC;
    signal weightMem4_V_0_we0 : STD_LOGIC;
    signal weightMem4_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem4_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal weightMem4_V_1_ce0 : STD_LOGIC;
    signal weightMem4_V_1_we0 : STD_LOGIC;
    signal weightMem4_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem4_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal weightMem4_V_2_ce0 : STD_LOGIC;
    signal weightMem4_V_2_we0 : STD_LOGIC;
    signal weightMem4_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal weightMem4_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal weightMem4_V_3_ce0 : STD_LOGIC;
    signal weightMem4_V_3_we0 : STD_LOGIC;
    signal weightMem4_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal thresMem4_V_0_ce0 : STD_LOGIC;
    signal thresMem4_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem4_V_0_ce1 : STD_LOGIC;
    signal thresMem4_V_0_we1 : STD_LOGIC;
    signal thresMem4_V_1_ce0 : STD_LOGIC;
    signal thresMem4_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem4_V_1_ce1 : STD_LOGIC;
    signal thresMem4_V_1_we1 : STD_LOGIC;
    signal thresMem4_V_2_ce0 : STD_LOGIC;
    signal thresMem4_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem4_V_2_ce1 : STD_LOGIC;
    signal thresMem4_V_2_we1 : STD_LOGIC;
    signal thresMem4_V_3_ce0 : STD_LOGIC;
    signal thresMem4_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal thresMem4_V_3_ce1 : STD_LOGIC;
    signal thresMem4_V_3_we1 : STD_LOGIC;
    signal weightMem8_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weightMem8_V_0_ce0 : STD_LOGIC;
    signal weightMem8_V_0_we0 : STD_LOGIC;
    signal weightMem8_V_0_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal weightMem8_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weightMem8_V_1_ce0 : STD_LOGIC;
    signal weightMem8_V_1_we0 : STD_LOGIC;
    signal weightMem8_V_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal weightMem8_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weightMem8_V_2_ce0 : STD_LOGIC;
    signal weightMem8_V_2_we0 : STD_LOGIC;
    signal weightMem8_V_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal weightMem8_V_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal weightMem8_V_3_ce0 : STD_LOGIC;
    signal weightMem8_V_3_we0 : STD_LOGIC;
    signal weightMem8_V_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_0_ce0 : STD_LOGIC;
    signal alphaMem0_V_0_we0 : STD_LOGIC;
    signal alphaMem0_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_1_ce0 : STD_LOGIC;
    signal alphaMem0_V_1_we0 : STD_LOGIC;
    signal alphaMem0_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_2_ce0 : STD_LOGIC;
    signal alphaMem0_V_2_we0 : STD_LOGIC;
    signal alphaMem0_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_3_ce0 : STD_LOGIC;
    signal alphaMem0_V_3_we0 : STD_LOGIC;
    signal alphaMem0_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_4_ce0 : STD_LOGIC;
    signal alphaMem0_V_4_we0 : STD_LOGIC;
    signal alphaMem0_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_5_ce0 : STD_LOGIC;
    signal alphaMem0_V_5_we0 : STD_LOGIC;
    signal alphaMem0_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_6_ce0 : STD_LOGIC;
    signal alphaMem0_V_6_we0 : STD_LOGIC;
    signal alphaMem0_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_7_ce0 : STD_LOGIC;
    signal alphaMem0_V_7_we0 : STD_LOGIC;
    signal alphaMem0_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_8_ce0 : STD_LOGIC;
    signal alphaMem0_V_8_we0 : STD_LOGIC;
    signal alphaMem0_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_9_ce0 : STD_LOGIC;
    signal alphaMem0_V_9_we0 : STD_LOGIC;
    signal alphaMem0_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_10_ce0 : STD_LOGIC;
    signal alphaMem0_V_10_we0 : STD_LOGIC;
    signal alphaMem0_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_11_ce0 : STD_LOGIC;
    signal alphaMem0_V_11_we0 : STD_LOGIC;
    signal alphaMem0_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_12_ce0 : STD_LOGIC;
    signal alphaMem0_V_12_we0 : STD_LOGIC;
    signal alphaMem0_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_13_ce0 : STD_LOGIC;
    signal alphaMem0_V_13_we0 : STD_LOGIC;
    signal alphaMem0_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_14_ce0 : STD_LOGIC;
    signal alphaMem0_V_14_we0 : STD_LOGIC;
    signal alphaMem0_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal alphaMem0_V_15_ce0 : STD_LOGIC;
    signal alphaMem0_V_15_we0 : STD_LOGIC;
    signal alphaMem0_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_0_ce0 : STD_LOGIC;
    signal alphaMem1_V_0_we0 : STD_LOGIC;
    signal alphaMem1_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_1_ce0 : STD_LOGIC;
    signal alphaMem1_V_1_we0 : STD_LOGIC;
    signal alphaMem1_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_2_ce0 : STD_LOGIC;
    signal alphaMem1_V_2_we0 : STD_LOGIC;
    signal alphaMem1_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_3_ce0 : STD_LOGIC;
    signal alphaMem1_V_3_we0 : STD_LOGIC;
    signal alphaMem1_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_4_ce0 : STD_LOGIC;
    signal alphaMem1_V_4_we0 : STD_LOGIC;
    signal alphaMem1_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_5_ce0 : STD_LOGIC;
    signal alphaMem1_V_5_we0 : STD_LOGIC;
    signal alphaMem1_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_6_ce0 : STD_LOGIC;
    signal alphaMem1_V_6_we0 : STD_LOGIC;
    signal alphaMem1_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_7_ce0 : STD_LOGIC;
    signal alphaMem1_V_7_we0 : STD_LOGIC;
    signal alphaMem1_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_8_ce0 : STD_LOGIC;
    signal alphaMem1_V_8_we0 : STD_LOGIC;
    signal alphaMem1_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_9_ce0 : STD_LOGIC;
    signal alphaMem1_V_9_we0 : STD_LOGIC;
    signal alphaMem1_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_10_ce0 : STD_LOGIC;
    signal alphaMem1_V_10_we0 : STD_LOGIC;
    signal alphaMem1_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_11_ce0 : STD_LOGIC;
    signal alphaMem1_V_11_we0 : STD_LOGIC;
    signal alphaMem1_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_12_ce0 : STD_LOGIC;
    signal alphaMem1_V_12_we0 : STD_LOGIC;
    signal alphaMem1_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_13_ce0 : STD_LOGIC;
    signal alphaMem1_V_13_we0 : STD_LOGIC;
    signal alphaMem1_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_14_ce0 : STD_LOGIC;
    signal alphaMem1_V_14_we0 : STD_LOGIC;
    signal alphaMem1_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_15_ce0 : STD_LOGIC;
    signal alphaMem1_V_15_we0 : STD_LOGIC;
    signal alphaMem1_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_16_ce0 : STD_LOGIC;
    signal alphaMem1_V_16_we0 : STD_LOGIC;
    signal alphaMem1_V_16_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_17_ce0 : STD_LOGIC;
    signal alphaMem1_V_17_we0 : STD_LOGIC;
    signal alphaMem1_V_17_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_18_ce0 : STD_LOGIC;
    signal alphaMem1_V_18_we0 : STD_LOGIC;
    signal alphaMem1_V_18_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_19_ce0 : STD_LOGIC;
    signal alphaMem1_V_19_we0 : STD_LOGIC;
    signal alphaMem1_V_19_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_20_ce0 : STD_LOGIC;
    signal alphaMem1_V_20_we0 : STD_LOGIC;
    signal alphaMem1_V_20_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_21_ce0 : STD_LOGIC;
    signal alphaMem1_V_21_we0 : STD_LOGIC;
    signal alphaMem1_V_21_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_22_ce0 : STD_LOGIC;
    signal alphaMem1_V_22_we0 : STD_LOGIC;
    signal alphaMem1_V_22_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_23_ce0 : STD_LOGIC;
    signal alphaMem1_V_23_we0 : STD_LOGIC;
    signal alphaMem1_V_23_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_24_ce0 : STD_LOGIC;
    signal alphaMem1_V_24_we0 : STD_LOGIC;
    signal alphaMem1_V_24_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_25_ce0 : STD_LOGIC;
    signal alphaMem1_V_25_we0 : STD_LOGIC;
    signal alphaMem1_V_25_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_26_ce0 : STD_LOGIC;
    signal alphaMem1_V_26_we0 : STD_LOGIC;
    signal alphaMem1_V_26_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_27_ce0 : STD_LOGIC;
    signal alphaMem1_V_27_we0 : STD_LOGIC;
    signal alphaMem1_V_27_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_28_ce0 : STD_LOGIC;
    signal alphaMem1_V_28_we0 : STD_LOGIC;
    signal alphaMem1_V_28_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_29_ce0 : STD_LOGIC;
    signal alphaMem1_V_29_we0 : STD_LOGIC;
    signal alphaMem1_V_29_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_30_ce0 : STD_LOGIC;
    signal alphaMem1_V_30_we0 : STD_LOGIC;
    signal alphaMem1_V_30_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal alphaMem1_V_31_ce0 : STD_LOGIC;
    signal alphaMem1_V_31_we0 : STD_LOGIC;
    signal alphaMem1_V_31_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_0_ce0 : STD_LOGIC;
    signal alphaMem2_V_0_we0 : STD_LOGIC;
    signal alphaMem2_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_1_ce0 : STD_LOGIC;
    signal alphaMem2_V_1_we0 : STD_LOGIC;
    signal alphaMem2_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_2_ce0 : STD_LOGIC;
    signal alphaMem2_V_2_we0 : STD_LOGIC;
    signal alphaMem2_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_3_ce0 : STD_LOGIC;
    signal alphaMem2_V_3_we0 : STD_LOGIC;
    signal alphaMem2_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_4_ce0 : STD_LOGIC;
    signal alphaMem2_V_4_we0 : STD_LOGIC;
    signal alphaMem2_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_5_ce0 : STD_LOGIC;
    signal alphaMem2_V_5_we0 : STD_LOGIC;
    signal alphaMem2_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_6_ce0 : STD_LOGIC;
    signal alphaMem2_V_6_we0 : STD_LOGIC;
    signal alphaMem2_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_7_ce0 : STD_LOGIC;
    signal alphaMem2_V_7_we0 : STD_LOGIC;
    signal alphaMem2_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_8_ce0 : STD_LOGIC;
    signal alphaMem2_V_8_we0 : STD_LOGIC;
    signal alphaMem2_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_9_ce0 : STD_LOGIC;
    signal alphaMem2_V_9_we0 : STD_LOGIC;
    signal alphaMem2_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_10_ce0 : STD_LOGIC;
    signal alphaMem2_V_10_we0 : STD_LOGIC;
    signal alphaMem2_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_11_ce0 : STD_LOGIC;
    signal alphaMem2_V_11_we0 : STD_LOGIC;
    signal alphaMem2_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_12_ce0 : STD_LOGIC;
    signal alphaMem2_V_12_we0 : STD_LOGIC;
    signal alphaMem2_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_13_ce0 : STD_LOGIC;
    signal alphaMem2_V_13_we0 : STD_LOGIC;
    signal alphaMem2_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_14_ce0 : STD_LOGIC;
    signal alphaMem2_V_14_we0 : STD_LOGIC;
    signal alphaMem2_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem2_V_15_ce0 : STD_LOGIC;
    signal alphaMem2_V_15_we0 : STD_LOGIC;
    signal alphaMem2_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_0_ce0 : STD_LOGIC;
    signal alphaMem3_V_0_we0 : STD_LOGIC;
    signal alphaMem3_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_1_ce0 : STD_LOGIC;
    signal alphaMem3_V_1_we0 : STD_LOGIC;
    signal alphaMem3_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_2_ce0 : STD_LOGIC;
    signal alphaMem3_V_2_we0 : STD_LOGIC;
    signal alphaMem3_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_3_ce0 : STD_LOGIC;
    signal alphaMem3_V_3_we0 : STD_LOGIC;
    signal alphaMem3_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_4_ce0 : STD_LOGIC;
    signal alphaMem3_V_4_we0 : STD_LOGIC;
    signal alphaMem3_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_5_ce0 : STD_LOGIC;
    signal alphaMem3_V_5_we0 : STD_LOGIC;
    signal alphaMem3_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_6_ce0 : STD_LOGIC;
    signal alphaMem3_V_6_we0 : STD_LOGIC;
    signal alphaMem3_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_7_ce0 : STD_LOGIC;
    signal alphaMem3_V_7_we0 : STD_LOGIC;
    signal alphaMem3_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_8_ce0 : STD_LOGIC;
    signal alphaMem3_V_8_we0 : STD_LOGIC;
    signal alphaMem3_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_9_ce0 : STD_LOGIC;
    signal alphaMem3_V_9_we0 : STD_LOGIC;
    signal alphaMem3_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_10_ce0 : STD_LOGIC;
    signal alphaMem3_V_10_we0 : STD_LOGIC;
    signal alphaMem3_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_11_ce0 : STD_LOGIC;
    signal alphaMem3_V_11_we0 : STD_LOGIC;
    signal alphaMem3_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_12_ce0 : STD_LOGIC;
    signal alphaMem3_V_12_we0 : STD_LOGIC;
    signal alphaMem3_V_12_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_13_ce0 : STD_LOGIC;
    signal alphaMem3_V_13_we0 : STD_LOGIC;
    signal alphaMem3_V_13_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_14_ce0 : STD_LOGIC;
    signal alphaMem3_V_14_we0 : STD_LOGIC;
    signal alphaMem3_V_14_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal alphaMem3_V_15_ce0 : STD_LOGIC;
    signal alphaMem3_V_15_we0 : STD_LOGIC;
    signal alphaMem3_V_15_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem4_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaMem4_V_0_ce0 : STD_LOGIC;
    signal alphaMem4_V_0_we0 : STD_LOGIC;
    signal alphaMem4_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem4_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaMem4_V_1_ce0 : STD_LOGIC;
    signal alphaMem4_V_1_we0 : STD_LOGIC;
    signal alphaMem4_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem4_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaMem4_V_2_ce0 : STD_LOGIC;
    signal alphaMem4_V_2_we0 : STD_LOGIC;
    signal alphaMem4_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal alphaMem4_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal alphaMem4_V_3_ce0 : STD_LOGIC;
    signal alphaMem4_V_3_we0 : STD_LOGIC;
    signal alphaMem4_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal hostmem_AWVALID : STD_LOGIC;
    signal hostmem_AWREADY : STD_LOGIC;
    signal hostmem_WVALID : STD_LOGIC;
    signal hostmem_WREADY : STD_LOGIC;
    signal hostmem_ARVALID : STD_LOGIC;
    signal hostmem_ARREADY : STD_LOGIC;
    signal hostmem_RVALID : STD_LOGIC;
    signal hostmem_RREADY : STD_LOGIC;
    signal hostmem_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal hostmem_RLAST : STD_LOGIC;
    signal hostmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal hostmem_BVALID : STD_LOGIC;
    signal hostmem_BREADY : STD_LOGIC;
    signal hostmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal hostmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal hostmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal val_V_read_reg_1917 : STD_LOGIC_VECTOR (63 downto 0);
    signal targetInd_read_reg_1922 : STD_LOGIC_VECTOR (31 downto 0);
    signal targetMem_read_reg_1927 : STD_LOGIC_VECTOR (31 downto 0);
    signal targetLayer_read_reg_1932 : STD_LOGIC_VECTOR (31 downto 0);
    signal doInit_read_read_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal doInit_read_reg_1937 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V3_reg_1941 : STD_LOGIC_VECTOR (60 downto 0);
    signal in_V1_reg_1946 : STD_LOGIC_VECTOR (60 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWVALID : STD_LOGIC;
    signal grp_DoCompute_fu_715_m_axi_in_V_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_WVALID : STD_LOGIC;
    signal grp_DoCompute_fu_715_m_axi_in_V_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_WLAST : STD_LOGIC;
    signal grp_DoCompute_fu_715_m_axi_in_V_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARVALID : STD_LOGIC;
    signal grp_DoCompute_fu_715_m_axi_in_V_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_m_axi_in_V_RREADY : STD_LOGIC;
    signal grp_DoCompute_fu_715_m_axi_in_V_BREADY : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_0_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_0_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_1_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_2_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_3_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_4_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_5_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_6_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_7_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_8_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_9_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_10_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_11_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_12_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_13_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_14_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_15_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem0_V_15_d1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_weightMem0_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem0_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem0_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem0_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem0_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_16_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_16_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_16_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_16_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_16_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_17_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_17_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_17_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_17_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_17_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_18_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_18_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_18_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_18_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_18_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_19_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_19_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_19_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_19_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_19_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_20_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_20_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_20_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_20_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_20_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_21_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_21_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_21_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_21_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_21_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_22_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_22_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_22_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_22_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_22_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_23_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_23_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_23_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_23_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_23_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_24_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_24_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_24_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_24_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_24_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_25_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_25_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_25_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_25_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_25_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_26_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_26_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_26_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_26_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_26_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_27_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_27_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_27_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_27_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_27_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_28_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_28_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_28_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_28_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_28_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_29_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_29_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_29_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_29_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_29_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_30_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_30_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_30_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_30_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_30_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_31_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_31_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_31_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_31_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem1_V_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem1_V_31_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_4_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_5_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_6_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_7_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_8_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_9_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_10_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_11_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_12_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_13_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_14_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_15_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_16_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_16_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_16_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_16_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_16_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_16_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_16_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_17_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_17_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_17_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_17_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_17_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_17_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_17_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_18_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_18_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_18_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_18_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_18_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_18_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_18_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_19_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_19_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_19_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_19_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_19_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_19_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_19_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_20_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_20_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_20_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_20_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_20_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_20_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_20_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_21_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_21_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_21_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_21_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_21_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_21_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_21_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_22_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_22_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_22_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_22_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_22_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_22_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_22_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_23_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_23_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_23_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_23_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_23_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_23_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_23_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_24_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_24_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_24_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_24_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_24_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_24_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_24_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_25_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_25_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_25_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_25_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_25_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_25_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_25_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_26_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_26_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_26_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_26_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_26_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_26_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_26_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_27_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_27_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_27_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_27_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_27_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_27_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_27_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_28_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_28_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_28_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_28_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_28_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_28_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_28_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_29_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_29_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_29_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_29_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_29_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_29_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_29_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_30_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_30_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_30_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_30_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_30_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_30_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_30_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_31_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_31_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_31_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_31_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_31_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem1_V_31_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem1_V_31_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_0_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_1_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_2_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_3_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_4_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_5_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_6_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_7_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_8_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_9_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_10_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_11_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_12_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_13_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_14_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_15_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_16_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_16_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_16_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_16_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_16_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_16_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_16_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_17_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_17_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_17_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_17_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_17_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_17_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_17_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_18_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_18_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_18_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_18_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_18_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_18_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_18_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_19_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_19_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_19_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_19_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_19_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_19_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_19_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_20_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_20_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_20_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_20_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_20_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_20_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_20_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_21_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_21_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_21_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_21_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_21_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_21_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_21_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_22_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_22_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_22_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_22_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_22_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_22_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_22_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_23_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_23_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_23_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_23_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_23_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_23_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_23_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_24_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_24_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_24_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_24_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_24_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_24_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_24_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_25_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_25_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_25_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_25_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_25_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_25_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_25_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_26_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_26_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_26_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_26_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_26_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_26_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_26_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_27_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_27_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_27_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_27_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_27_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_27_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_27_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_28_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_28_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_28_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_28_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_28_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_28_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_28_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_29_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_29_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_29_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_29_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_29_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_29_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_29_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_30_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_30_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_30_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_30_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_30_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_30_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_30_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_31_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_31_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_31_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_31_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_31_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem1_V_31_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem1_V_31_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem2_V_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem2_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem2_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem2_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem2_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem2_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem3_V_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem3_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem3_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem3_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_4_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_4_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_4_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_4_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_4_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_5_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_5_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_5_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_5_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_6_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_6_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_6_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_6_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_7_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_7_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_7_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_7_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_7_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_8_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_8_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_8_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_8_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_8_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_9_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_9_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_9_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_9_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_9_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_10_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_10_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_10_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_10_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_10_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_11_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_11_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_11_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_11_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_11_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_12_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_12_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_12_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_12_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_12_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_13_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_13_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_13_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_13_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_13_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_14_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_14_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_14_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_14_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_14_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_15_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_15_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_15_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem3_V_15_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem3_V_15_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem4_V_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem4_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem4_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem4_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem4_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem4_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem5_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem5_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem5_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem5_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem5_V_0_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem5_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem5_V_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DoCompute_fu_715_weightMem5_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem5_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_thresMem5_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem5_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem5_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem5_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_thresMem5_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem5_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem5_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem5_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_alphaMem5_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem5_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem5_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem5_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_alphaMem5_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem5_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem5_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem6_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem6_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem6_V_0_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_weightMem6_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem6_V_0_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem6_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem6_V_0_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DoCompute_fu_715_weightMem6_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem6_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_thresMem6_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem6_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem6_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem6_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_thresMem6_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem6_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem6_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem6_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_alphaMem6_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem6_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem6_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem6_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_alphaMem6_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem6_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem6_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem7_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem7_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem7_V_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem7_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem7_V_0_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_DoCompute_fu_715_weightMem7_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem7_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_DoCompute_fu_715_weightMem7_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_thresMem7_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem7_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem7_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem7_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_thresMem7_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_thresMem7_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_thresMem7_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_alphaMem7_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem7_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem7_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem7_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_DoCompute_fu_715_alphaMem7_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_alphaMem7_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_alphaMem7_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_0_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_0_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_0_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_0_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_1_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_1_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_1_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_1_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_2_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_2_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_2_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_2_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_3_ce0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_3_we0 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_3_ce1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_weightMem8_V_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DoCompute_fu_715_weightMem8_V_3_we1 : STD_LOGIC;
    signal grp_DoCompute_fu_715_ap_start : STD_LOGIC;
    signal grp_DoCompute_fu_715_ap_done : STD_LOGIC;
    signal grp_DoCompute_fu_715_ap_ready : STD_LOGIC;
    signal grp_DoCompute_fu_715_ap_idle : STD_LOGIC;
    signal grp_DoCompute_fu_715_ap_continue : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_ap_start : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_ap_done : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_ap_idle : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_ap_ready : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0 : STD_LOGIC;
    signal StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_DoCompute_fu_715_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_sync_grp_DoCompute_fu_715_ap_ready : STD_LOGIC;
    signal ap_sync_grp_DoCompute_fu_715_ap_done : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_DoCompute_fu_715_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_DoCompute_fu_715_ap_done : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component DoCompute IS
    port (
        m_axi_in_V_AWVALID : OUT STD_LOGIC;
        m_axi_in_V_AWREADY : IN STD_LOGIC;
        m_axi_in_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WVALID : OUT STD_LOGIC;
        m_axi_in_V_WREADY : IN STD_LOGIC;
        m_axi_in_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_in_V_WLAST : OUT STD_LOGIC;
        m_axi_in_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARVALID : OUT STD_LOGIC;
        m_axi_in_V_ARREADY : IN STD_LOGIC;
        m_axi_in_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RVALID : IN STD_LOGIC;
        m_axi_in_V_RREADY : OUT STD_LOGIC;
        m_axi_in_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_V_RLAST : IN STD_LOGIC;
        m_axi_in_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BVALID : IN STD_LOGIC;
        m_axi_in_V_BREADY : OUT STD_LOGIC;
        m_axi_in_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        out_V_offset : IN STD_LOGIC_VECTOR (60 downto 0);
        weightMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_0_ce0 : OUT STD_LOGIC;
        weightMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_0_we0 : OUT STD_LOGIC;
        weightMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_0_ce1 : OUT STD_LOGIC;
        weightMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_0_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_0_we1 : OUT STD_LOGIC;
        weightMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_1_ce0 : OUT STD_LOGIC;
        weightMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_1_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_1_we0 : OUT STD_LOGIC;
        weightMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_1_ce1 : OUT STD_LOGIC;
        weightMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_1_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_1_we1 : OUT STD_LOGIC;
        weightMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_2_ce0 : OUT STD_LOGIC;
        weightMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_2_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_2_we0 : OUT STD_LOGIC;
        weightMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_2_ce1 : OUT STD_LOGIC;
        weightMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_2_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_2_we1 : OUT STD_LOGIC;
        weightMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_3_ce0 : OUT STD_LOGIC;
        weightMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_3_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_3_we0 : OUT STD_LOGIC;
        weightMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_3_ce1 : OUT STD_LOGIC;
        weightMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_3_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_3_we1 : OUT STD_LOGIC;
        weightMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_4_ce0 : OUT STD_LOGIC;
        weightMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_4_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_4_we0 : OUT STD_LOGIC;
        weightMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_4_ce1 : OUT STD_LOGIC;
        weightMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_4_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_4_we1 : OUT STD_LOGIC;
        weightMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_5_ce0 : OUT STD_LOGIC;
        weightMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_5_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_5_we0 : OUT STD_LOGIC;
        weightMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_5_ce1 : OUT STD_LOGIC;
        weightMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_5_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_5_we1 : OUT STD_LOGIC;
        weightMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_6_ce0 : OUT STD_LOGIC;
        weightMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_6_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_6_we0 : OUT STD_LOGIC;
        weightMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_6_ce1 : OUT STD_LOGIC;
        weightMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_6_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_6_we1 : OUT STD_LOGIC;
        weightMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_7_ce0 : OUT STD_LOGIC;
        weightMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_7_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_7_we0 : OUT STD_LOGIC;
        weightMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_7_ce1 : OUT STD_LOGIC;
        weightMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_7_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_7_we1 : OUT STD_LOGIC;
        weightMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_8_ce0 : OUT STD_LOGIC;
        weightMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_8_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_8_we0 : OUT STD_LOGIC;
        weightMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_8_ce1 : OUT STD_LOGIC;
        weightMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_8_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_8_we1 : OUT STD_LOGIC;
        weightMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_9_ce0 : OUT STD_LOGIC;
        weightMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_9_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_9_we0 : OUT STD_LOGIC;
        weightMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_9_ce1 : OUT STD_LOGIC;
        weightMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_9_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_9_we1 : OUT STD_LOGIC;
        weightMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_10_ce0 : OUT STD_LOGIC;
        weightMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_10_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_10_we0 : OUT STD_LOGIC;
        weightMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_10_ce1 : OUT STD_LOGIC;
        weightMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_10_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_10_we1 : OUT STD_LOGIC;
        weightMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_11_ce0 : OUT STD_LOGIC;
        weightMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_11_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_11_we0 : OUT STD_LOGIC;
        weightMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_11_ce1 : OUT STD_LOGIC;
        weightMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_11_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_11_we1 : OUT STD_LOGIC;
        weightMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_12_ce0 : OUT STD_LOGIC;
        weightMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_12_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_12_we0 : OUT STD_LOGIC;
        weightMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_12_ce1 : OUT STD_LOGIC;
        weightMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_12_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_12_we1 : OUT STD_LOGIC;
        weightMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_13_ce0 : OUT STD_LOGIC;
        weightMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_13_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_13_we0 : OUT STD_LOGIC;
        weightMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_13_ce1 : OUT STD_LOGIC;
        weightMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_13_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_13_we1 : OUT STD_LOGIC;
        weightMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_14_ce0 : OUT STD_LOGIC;
        weightMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_14_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_14_we0 : OUT STD_LOGIC;
        weightMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_14_ce1 : OUT STD_LOGIC;
        weightMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_14_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_14_we1 : OUT STD_LOGIC;
        weightMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_15_ce0 : OUT STD_LOGIC;
        weightMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_15_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_15_we0 : OUT STD_LOGIC;
        weightMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_15_ce1 : OUT STD_LOGIC;
        weightMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_15_q1 : IN STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_15_we1 : OUT STD_LOGIC;
        thresMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_0_ce0 : OUT STD_LOGIC;
        thresMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_0_we0 : OUT STD_LOGIC;
        thresMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_0_ce1 : OUT STD_LOGIC;
        thresMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_0_we1 : OUT STD_LOGIC;
        thresMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_1_ce0 : OUT STD_LOGIC;
        thresMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_1_we0 : OUT STD_LOGIC;
        thresMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_1_ce1 : OUT STD_LOGIC;
        thresMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_1_we1 : OUT STD_LOGIC;
        thresMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_2_ce0 : OUT STD_LOGIC;
        thresMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_2_we0 : OUT STD_LOGIC;
        thresMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_2_ce1 : OUT STD_LOGIC;
        thresMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_2_we1 : OUT STD_LOGIC;
        thresMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_3_ce0 : OUT STD_LOGIC;
        thresMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_3_we0 : OUT STD_LOGIC;
        thresMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_3_ce1 : OUT STD_LOGIC;
        thresMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_3_we1 : OUT STD_LOGIC;
        thresMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_4_ce0 : OUT STD_LOGIC;
        thresMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_4_we0 : OUT STD_LOGIC;
        thresMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_4_ce1 : OUT STD_LOGIC;
        thresMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_4_we1 : OUT STD_LOGIC;
        thresMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_5_ce0 : OUT STD_LOGIC;
        thresMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_5_we0 : OUT STD_LOGIC;
        thresMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_5_ce1 : OUT STD_LOGIC;
        thresMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_5_we1 : OUT STD_LOGIC;
        thresMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_6_ce0 : OUT STD_LOGIC;
        thresMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_6_we0 : OUT STD_LOGIC;
        thresMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_6_ce1 : OUT STD_LOGIC;
        thresMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_6_we1 : OUT STD_LOGIC;
        thresMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_7_ce0 : OUT STD_LOGIC;
        thresMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_7_we0 : OUT STD_LOGIC;
        thresMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_7_ce1 : OUT STD_LOGIC;
        thresMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_7_we1 : OUT STD_LOGIC;
        thresMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_8_ce0 : OUT STD_LOGIC;
        thresMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_8_we0 : OUT STD_LOGIC;
        thresMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_8_ce1 : OUT STD_LOGIC;
        thresMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_8_we1 : OUT STD_LOGIC;
        thresMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_9_ce0 : OUT STD_LOGIC;
        thresMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_9_we0 : OUT STD_LOGIC;
        thresMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_9_ce1 : OUT STD_LOGIC;
        thresMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_9_we1 : OUT STD_LOGIC;
        thresMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_10_ce0 : OUT STD_LOGIC;
        thresMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_10_we0 : OUT STD_LOGIC;
        thresMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_10_ce1 : OUT STD_LOGIC;
        thresMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_10_we1 : OUT STD_LOGIC;
        thresMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_11_ce0 : OUT STD_LOGIC;
        thresMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_11_we0 : OUT STD_LOGIC;
        thresMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_11_ce1 : OUT STD_LOGIC;
        thresMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_11_we1 : OUT STD_LOGIC;
        thresMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_12_ce0 : OUT STD_LOGIC;
        thresMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_12_we0 : OUT STD_LOGIC;
        thresMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_12_ce1 : OUT STD_LOGIC;
        thresMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_12_we1 : OUT STD_LOGIC;
        thresMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_13_ce0 : OUT STD_LOGIC;
        thresMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_13_we0 : OUT STD_LOGIC;
        thresMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_13_ce1 : OUT STD_LOGIC;
        thresMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_13_we1 : OUT STD_LOGIC;
        thresMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_14_ce0 : OUT STD_LOGIC;
        thresMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_14_we0 : OUT STD_LOGIC;
        thresMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_14_ce1 : OUT STD_LOGIC;
        thresMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_14_we1 : OUT STD_LOGIC;
        thresMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_15_ce0 : OUT STD_LOGIC;
        thresMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_15_we0 : OUT STD_LOGIC;
        thresMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_15_ce1 : OUT STD_LOGIC;
        thresMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_15_we1 : OUT STD_LOGIC;
        alphaMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_0_ce0 : OUT STD_LOGIC;
        alphaMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_0_we0 : OUT STD_LOGIC;
        alphaMem0_V_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_0_ce1 : OUT STD_LOGIC;
        alphaMem0_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_0_we1 : OUT STD_LOGIC;
        alphaMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_1_ce0 : OUT STD_LOGIC;
        alphaMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_1_we0 : OUT STD_LOGIC;
        alphaMem0_V_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_1_ce1 : OUT STD_LOGIC;
        alphaMem0_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_1_we1 : OUT STD_LOGIC;
        alphaMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_2_ce0 : OUT STD_LOGIC;
        alphaMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_2_we0 : OUT STD_LOGIC;
        alphaMem0_V_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_2_ce1 : OUT STD_LOGIC;
        alphaMem0_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_2_we1 : OUT STD_LOGIC;
        alphaMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_3_ce0 : OUT STD_LOGIC;
        alphaMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_3_we0 : OUT STD_LOGIC;
        alphaMem0_V_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_3_ce1 : OUT STD_LOGIC;
        alphaMem0_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_3_we1 : OUT STD_LOGIC;
        alphaMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_4_ce0 : OUT STD_LOGIC;
        alphaMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_4_we0 : OUT STD_LOGIC;
        alphaMem0_V_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_4_ce1 : OUT STD_LOGIC;
        alphaMem0_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_4_we1 : OUT STD_LOGIC;
        alphaMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_5_ce0 : OUT STD_LOGIC;
        alphaMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_5_we0 : OUT STD_LOGIC;
        alphaMem0_V_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_5_ce1 : OUT STD_LOGIC;
        alphaMem0_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_5_we1 : OUT STD_LOGIC;
        alphaMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_6_ce0 : OUT STD_LOGIC;
        alphaMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_6_we0 : OUT STD_LOGIC;
        alphaMem0_V_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_6_ce1 : OUT STD_LOGIC;
        alphaMem0_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_6_we1 : OUT STD_LOGIC;
        alphaMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_7_ce0 : OUT STD_LOGIC;
        alphaMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_7_we0 : OUT STD_LOGIC;
        alphaMem0_V_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_7_ce1 : OUT STD_LOGIC;
        alphaMem0_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_7_we1 : OUT STD_LOGIC;
        alphaMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_8_ce0 : OUT STD_LOGIC;
        alphaMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_8_we0 : OUT STD_LOGIC;
        alphaMem0_V_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_8_ce1 : OUT STD_LOGIC;
        alphaMem0_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_8_we1 : OUT STD_LOGIC;
        alphaMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_9_ce0 : OUT STD_LOGIC;
        alphaMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_9_we0 : OUT STD_LOGIC;
        alphaMem0_V_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_9_ce1 : OUT STD_LOGIC;
        alphaMem0_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_9_we1 : OUT STD_LOGIC;
        alphaMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_10_ce0 : OUT STD_LOGIC;
        alphaMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_10_we0 : OUT STD_LOGIC;
        alphaMem0_V_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_10_ce1 : OUT STD_LOGIC;
        alphaMem0_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_10_we1 : OUT STD_LOGIC;
        alphaMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_11_ce0 : OUT STD_LOGIC;
        alphaMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_11_we0 : OUT STD_LOGIC;
        alphaMem0_V_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_11_ce1 : OUT STD_LOGIC;
        alphaMem0_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_11_we1 : OUT STD_LOGIC;
        alphaMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_12_ce0 : OUT STD_LOGIC;
        alphaMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_12_we0 : OUT STD_LOGIC;
        alphaMem0_V_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_12_ce1 : OUT STD_LOGIC;
        alphaMem0_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_12_we1 : OUT STD_LOGIC;
        alphaMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_13_ce0 : OUT STD_LOGIC;
        alphaMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_13_we0 : OUT STD_LOGIC;
        alphaMem0_V_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_13_ce1 : OUT STD_LOGIC;
        alphaMem0_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_13_we1 : OUT STD_LOGIC;
        alphaMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_14_ce0 : OUT STD_LOGIC;
        alphaMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_14_we0 : OUT STD_LOGIC;
        alphaMem0_V_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_14_ce1 : OUT STD_LOGIC;
        alphaMem0_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_14_we1 : OUT STD_LOGIC;
        alphaMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_15_ce0 : OUT STD_LOGIC;
        alphaMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_15_we0 : OUT STD_LOGIC;
        alphaMem0_V_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_15_ce1 : OUT STD_LOGIC;
        alphaMem0_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_15_we1 : OUT STD_LOGIC;
        means_in1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out1_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_0_ce0 : OUT STD_LOGIC;
        weightMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_0_we0 : OUT STD_LOGIC;
        weightMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_0_ce1 : OUT STD_LOGIC;
        weightMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_0_we1 : OUT STD_LOGIC;
        weightMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_1_ce0 : OUT STD_LOGIC;
        weightMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_1_we0 : OUT STD_LOGIC;
        weightMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_1_ce1 : OUT STD_LOGIC;
        weightMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_1_we1 : OUT STD_LOGIC;
        weightMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_2_ce0 : OUT STD_LOGIC;
        weightMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_2_we0 : OUT STD_LOGIC;
        weightMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_2_ce1 : OUT STD_LOGIC;
        weightMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_2_we1 : OUT STD_LOGIC;
        weightMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_3_ce0 : OUT STD_LOGIC;
        weightMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_3_we0 : OUT STD_LOGIC;
        weightMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_3_ce1 : OUT STD_LOGIC;
        weightMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_3_we1 : OUT STD_LOGIC;
        weightMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_4_ce0 : OUT STD_LOGIC;
        weightMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_4_we0 : OUT STD_LOGIC;
        weightMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_4_ce1 : OUT STD_LOGIC;
        weightMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_4_we1 : OUT STD_LOGIC;
        weightMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_5_ce0 : OUT STD_LOGIC;
        weightMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_5_we0 : OUT STD_LOGIC;
        weightMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_5_ce1 : OUT STD_LOGIC;
        weightMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_5_we1 : OUT STD_LOGIC;
        weightMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_6_ce0 : OUT STD_LOGIC;
        weightMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_6_we0 : OUT STD_LOGIC;
        weightMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_6_ce1 : OUT STD_LOGIC;
        weightMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_6_we1 : OUT STD_LOGIC;
        weightMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_7_ce0 : OUT STD_LOGIC;
        weightMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_7_we0 : OUT STD_LOGIC;
        weightMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_7_ce1 : OUT STD_LOGIC;
        weightMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_7_we1 : OUT STD_LOGIC;
        weightMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_8_ce0 : OUT STD_LOGIC;
        weightMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_8_we0 : OUT STD_LOGIC;
        weightMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_8_ce1 : OUT STD_LOGIC;
        weightMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_8_we1 : OUT STD_LOGIC;
        weightMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_9_ce0 : OUT STD_LOGIC;
        weightMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_9_we0 : OUT STD_LOGIC;
        weightMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_9_ce1 : OUT STD_LOGIC;
        weightMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_9_we1 : OUT STD_LOGIC;
        weightMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_10_ce0 : OUT STD_LOGIC;
        weightMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_10_we0 : OUT STD_LOGIC;
        weightMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_10_ce1 : OUT STD_LOGIC;
        weightMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_10_we1 : OUT STD_LOGIC;
        weightMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_11_ce0 : OUT STD_LOGIC;
        weightMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_11_we0 : OUT STD_LOGIC;
        weightMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_11_ce1 : OUT STD_LOGIC;
        weightMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_11_we1 : OUT STD_LOGIC;
        weightMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_12_ce0 : OUT STD_LOGIC;
        weightMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_12_we0 : OUT STD_LOGIC;
        weightMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_12_ce1 : OUT STD_LOGIC;
        weightMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_12_we1 : OUT STD_LOGIC;
        weightMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_13_ce0 : OUT STD_LOGIC;
        weightMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_13_we0 : OUT STD_LOGIC;
        weightMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_13_ce1 : OUT STD_LOGIC;
        weightMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_13_we1 : OUT STD_LOGIC;
        weightMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_14_ce0 : OUT STD_LOGIC;
        weightMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_14_we0 : OUT STD_LOGIC;
        weightMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_14_ce1 : OUT STD_LOGIC;
        weightMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_14_we1 : OUT STD_LOGIC;
        weightMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_15_ce0 : OUT STD_LOGIC;
        weightMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_15_we0 : OUT STD_LOGIC;
        weightMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_15_ce1 : OUT STD_LOGIC;
        weightMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_15_we1 : OUT STD_LOGIC;
        weightMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_16_ce0 : OUT STD_LOGIC;
        weightMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_16_we0 : OUT STD_LOGIC;
        weightMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_16_ce1 : OUT STD_LOGIC;
        weightMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_16_we1 : OUT STD_LOGIC;
        weightMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_17_ce0 : OUT STD_LOGIC;
        weightMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_17_we0 : OUT STD_LOGIC;
        weightMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_17_ce1 : OUT STD_LOGIC;
        weightMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_17_we1 : OUT STD_LOGIC;
        weightMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_18_ce0 : OUT STD_LOGIC;
        weightMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_18_we0 : OUT STD_LOGIC;
        weightMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_18_ce1 : OUT STD_LOGIC;
        weightMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_18_we1 : OUT STD_LOGIC;
        weightMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_19_ce0 : OUT STD_LOGIC;
        weightMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_19_we0 : OUT STD_LOGIC;
        weightMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_19_ce1 : OUT STD_LOGIC;
        weightMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_19_we1 : OUT STD_LOGIC;
        weightMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_20_ce0 : OUT STD_LOGIC;
        weightMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_20_we0 : OUT STD_LOGIC;
        weightMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_20_ce1 : OUT STD_LOGIC;
        weightMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_20_we1 : OUT STD_LOGIC;
        weightMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_21_ce0 : OUT STD_LOGIC;
        weightMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_21_we0 : OUT STD_LOGIC;
        weightMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_21_ce1 : OUT STD_LOGIC;
        weightMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_21_we1 : OUT STD_LOGIC;
        weightMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_22_ce0 : OUT STD_LOGIC;
        weightMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_22_we0 : OUT STD_LOGIC;
        weightMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_22_ce1 : OUT STD_LOGIC;
        weightMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_22_we1 : OUT STD_LOGIC;
        weightMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_23_ce0 : OUT STD_LOGIC;
        weightMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_23_we0 : OUT STD_LOGIC;
        weightMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_23_ce1 : OUT STD_LOGIC;
        weightMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_23_we1 : OUT STD_LOGIC;
        weightMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_24_ce0 : OUT STD_LOGIC;
        weightMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_24_we0 : OUT STD_LOGIC;
        weightMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_24_ce1 : OUT STD_LOGIC;
        weightMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_24_we1 : OUT STD_LOGIC;
        weightMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_25_ce0 : OUT STD_LOGIC;
        weightMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_25_we0 : OUT STD_LOGIC;
        weightMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_25_ce1 : OUT STD_LOGIC;
        weightMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_25_we1 : OUT STD_LOGIC;
        weightMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_26_ce0 : OUT STD_LOGIC;
        weightMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_26_we0 : OUT STD_LOGIC;
        weightMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_26_ce1 : OUT STD_LOGIC;
        weightMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_26_we1 : OUT STD_LOGIC;
        weightMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_27_ce0 : OUT STD_LOGIC;
        weightMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_27_we0 : OUT STD_LOGIC;
        weightMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_27_ce1 : OUT STD_LOGIC;
        weightMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_27_we1 : OUT STD_LOGIC;
        weightMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_28_ce0 : OUT STD_LOGIC;
        weightMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_28_we0 : OUT STD_LOGIC;
        weightMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_28_ce1 : OUT STD_LOGIC;
        weightMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_28_we1 : OUT STD_LOGIC;
        weightMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_29_ce0 : OUT STD_LOGIC;
        weightMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_29_we0 : OUT STD_LOGIC;
        weightMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_29_ce1 : OUT STD_LOGIC;
        weightMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_29_we1 : OUT STD_LOGIC;
        weightMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_30_ce0 : OUT STD_LOGIC;
        weightMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_30_we0 : OUT STD_LOGIC;
        weightMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_30_ce1 : OUT STD_LOGIC;
        weightMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_30_we1 : OUT STD_LOGIC;
        weightMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_31_ce0 : OUT STD_LOGIC;
        weightMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_31_we0 : OUT STD_LOGIC;
        weightMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_31_ce1 : OUT STD_LOGIC;
        weightMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_31_we1 : OUT STD_LOGIC;
        thresMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_0_ce0 : OUT STD_LOGIC;
        thresMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_0_we0 : OUT STD_LOGIC;
        thresMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_0_ce1 : OUT STD_LOGIC;
        thresMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_0_we1 : OUT STD_LOGIC;
        thresMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_1_ce0 : OUT STD_LOGIC;
        thresMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_1_we0 : OUT STD_LOGIC;
        thresMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_1_ce1 : OUT STD_LOGIC;
        thresMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_1_we1 : OUT STD_LOGIC;
        thresMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_2_ce0 : OUT STD_LOGIC;
        thresMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_2_we0 : OUT STD_LOGIC;
        thresMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_2_ce1 : OUT STD_LOGIC;
        thresMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_2_we1 : OUT STD_LOGIC;
        thresMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_3_ce0 : OUT STD_LOGIC;
        thresMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_3_we0 : OUT STD_LOGIC;
        thresMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_3_ce1 : OUT STD_LOGIC;
        thresMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_3_we1 : OUT STD_LOGIC;
        thresMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_4_ce0 : OUT STD_LOGIC;
        thresMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_4_we0 : OUT STD_LOGIC;
        thresMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_4_ce1 : OUT STD_LOGIC;
        thresMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_4_we1 : OUT STD_LOGIC;
        thresMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_5_ce0 : OUT STD_LOGIC;
        thresMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_5_we0 : OUT STD_LOGIC;
        thresMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_5_ce1 : OUT STD_LOGIC;
        thresMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_5_we1 : OUT STD_LOGIC;
        thresMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_6_ce0 : OUT STD_LOGIC;
        thresMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_6_we0 : OUT STD_LOGIC;
        thresMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_6_ce1 : OUT STD_LOGIC;
        thresMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_6_we1 : OUT STD_LOGIC;
        thresMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_7_ce0 : OUT STD_LOGIC;
        thresMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_7_we0 : OUT STD_LOGIC;
        thresMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_7_ce1 : OUT STD_LOGIC;
        thresMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_7_we1 : OUT STD_LOGIC;
        thresMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_8_ce0 : OUT STD_LOGIC;
        thresMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_8_we0 : OUT STD_LOGIC;
        thresMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_8_ce1 : OUT STD_LOGIC;
        thresMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_8_we1 : OUT STD_LOGIC;
        thresMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_9_ce0 : OUT STD_LOGIC;
        thresMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_9_we0 : OUT STD_LOGIC;
        thresMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_9_ce1 : OUT STD_LOGIC;
        thresMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_9_we1 : OUT STD_LOGIC;
        thresMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_10_ce0 : OUT STD_LOGIC;
        thresMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_10_we0 : OUT STD_LOGIC;
        thresMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_10_ce1 : OUT STD_LOGIC;
        thresMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_10_we1 : OUT STD_LOGIC;
        thresMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_11_ce0 : OUT STD_LOGIC;
        thresMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_11_we0 : OUT STD_LOGIC;
        thresMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_11_ce1 : OUT STD_LOGIC;
        thresMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_11_we1 : OUT STD_LOGIC;
        thresMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_12_ce0 : OUT STD_LOGIC;
        thresMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_12_we0 : OUT STD_LOGIC;
        thresMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_12_ce1 : OUT STD_LOGIC;
        thresMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_12_we1 : OUT STD_LOGIC;
        thresMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_13_ce0 : OUT STD_LOGIC;
        thresMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_13_we0 : OUT STD_LOGIC;
        thresMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_13_ce1 : OUT STD_LOGIC;
        thresMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_13_we1 : OUT STD_LOGIC;
        thresMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_14_ce0 : OUT STD_LOGIC;
        thresMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_14_we0 : OUT STD_LOGIC;
        thresMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_14_ce1 : OUT STD_LOGIC;
        thresMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_14_we1 : OUT STD_LOGIC;
        thresMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_15_ce0 : OUT STD_LOGIC;
        thresMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_15_we0 : OUT STD_LOGIC;
        thresMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_15_ce1 : OUT STD_LOGIC;
        thresMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_15_we1 : OUT STD_LOGIC;
        thresMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_16_ce0 : OUT STD_LOGIC;
        thresMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_16_we0 : OUT STD_LOGIC;
        thresMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_16_ce1 : OUT STD_LOGIC;
        thresMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_16_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_16_we1 : OUT STD_LOGIC;
        thresMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_17_ce0 : OUT STD_LOGIC;
        thresMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_17_we0 : OUT STD_LOGIC;
        thresMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_17_ce1 : OUT STD_LOGIC;
        thresMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_17_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_17_we1 : OUT STD_LOGIC;
        thresMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_18_ce0 : OUT STD_LOGIC;
        thresMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_18_we0 : OUT STD_LOGIC;
        thresMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_18_ce1 : OUT STD_LOGIC;
        thresMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_18_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_18_we1 : OUT STD_LOGIC;
        thresMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_19_ce0 : OUT STD_LOGIC;
        thresMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_19_we0 : OUT STD_LOGIC;
        thresMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_19_ce1 : OUT STD_LOGIC;
        thresMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_19_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_19_we1 : OUT STD_LOGIC;
        thresMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_20_ce0 : OUT STD_LOGIC;
        thresMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_20_we0 : OUT STD_LOGIC;
        thresMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_20_ce1 : OUT STD_LOGIC;
        thresMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_20_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_20_we1 : OUT STD_LOGIC;
        thresMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_21_ce0 : OUT STD_LOGIC;
        thresMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_21_we0 : OUT STD_LOGIC;
        thresMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_21_ce1 : OUT STD_LOGIC;
        thresMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_21_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_21_we1 : OUT STD_LOGIC;
        thresMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_22_ce0 : OUT STD_LOGIC;
        thresMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_22_we0 : OUT STD_LOGIC;
        thresMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_22_ce1 : OUT STD_LOGIC;
        thresMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_22_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_22_we1 : OUT STD_LOGIC;
        thresMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_23_ce0 : OUT STD_LOGIC;
        thresMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_23_we0 : OUT STD_LOGIC;
        thresMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_23_ce1 : OUT STD_LOGIC;
        thresMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_23_we1 : OUT STD_LOGIC;
        thresMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_24_ce0 : OUT STD_LOGIC;
        thresMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_24_we0 : OUT STD_LOGIC;
        thresMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_24_ce1 : OUT STD_LOGIC;
        thresMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_24_we1 : OUT STD_LOGIC;
        thresMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_25_ce0 : OUT STD_LOGIC;
        thresMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_25_we0 : OUT STD_LOGIC;
        thresMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_25_ce1 : OUT STD_LOGIC;
        thresMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_25_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_25_we1 : OUT STD_LOGIC;
        thresMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_26_ce0 : OUT STD_LOGIC;
        thresMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_26_we0 : OUT STD_LOGIC;
        thresMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_26_ce1 : OUT STD_LOGIC;
        thresMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_26_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_26_we1 : OUT STD_LOGIC;
        thresMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_27_ce0 : OUT STD_LOGIC;
        thresMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_27_we0 : OUT STD_LOGIC;
        thresMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_27_ce1 : OUT STD_LOGIC;
        thresMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_27_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_27_we1 : OUT STD_LOGIC;
        thresMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_28_ce0 : OUT STD_LOGIC;
        thresMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_28_we0 : OUT STD_LOGIC;
        thresMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_28_ce1 : OUT STD_LOGIC;
        thresMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_28_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_28_we1 : OUT STD_LOGIC;
        thresMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_29_ce0 : OUT STD_LOGIC;
        thresMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_29_we0 : OUT STD_LOGIC;
        thresMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_29_ce1 : OUT STD_LOGIC;
        thresMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_29_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_29_we1 : OUT STD_LOGIC;
        thresMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_30_ce0 : OUT STD_LOGIC;
        thresMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_30_we0 : OUT STD_LOGIC;
        thresMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_30_ce1 : OUT STD_LOGIC;
        thresMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_30_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_30_we1 : OUT STD_LOGIC;
        thresMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_31_ce0 : OUT STD_LOGIC;
        thresMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_31_we0 : OUT STD_LOGIC;
        thresMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_31_ce1 : OUT STD_LOGIC;
        thresMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_31_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_31_we1 : OUT STD_LOGIC;
        alphaMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_0_ce0 : OUT STD_LOGIC;
        alphaMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_0_we0 : OUT STD_LOGIC;
        alphaMem1_V_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_0_ce1 : OUT STD_LOGIC;
        alphaMem1_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_0_we1 : OUT STD_LOGIC;
        alphaMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_1_ce0 : OUT STD_LOGIC;
        alphaMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_1_we0 : OUT STD_LOGIC;
        alphaMem1_V_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_1_ce1 : OUT STD_LOGIC;
        alphaMem1_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_1_we1 : OUT STD_LOGIC;
        alphaMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_2_ce0 : OUT STD_LOGIC;
        alphaMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_2_we0 : OUT STD_LOGIC;
        alphaMem1_V_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_2_ce1 : OUT STD_LOGIC;
        alphaMem1_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_2_we1 : OUT STD_LOGIC;
        alphaMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_3_ce0 : OUT STD_LOGIC;
        alphaMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_3_we0 : OUT STD_LOGIC;
        alphaMem1_V_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_3_ce1 : OUT STD_LOGIC;
        alphaMem1_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_3_we1 : OUT STD_LOGIC;
        alphaMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_4_ce0 : OUT STD_LOGIC;
        alphaMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_4_we0 : OUT STD_LOGIC;
        alphaMem1_V_4_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_4_ce1 : OUT STD_LOGIC;
        alphaMem1_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_4_we1 : OUT STD_LOGIC;
        alphaMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_5_ce0 : OUT STD_LOGIC;
        alphaMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_5_we0 : OUT STD_LOGIC;
        alphaMem1_V_5_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_5_ce1 : OUT STD_LOGIC;
        alphaMem1_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_5_we1 : OUT STD_LOGIC;
        alphaMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_6_ce0 : OUT STD_LOGIC;
        alphaMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_6_we0 : OUT STD_LOGIC;
        alphaMem1_V_6_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_6_ce1 : OUT STD_LOGIC;
        alphaMem1_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_6_we1 : OUT STD_LOGIC;
        alphaMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_7_ce0 : OUT STD_LOGIC;
        alphaMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_7_we0 : OUT STD_LOGIC;
        alphaMem1_V_7_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_7_ce1 : OUT STD_LOGIC;
        alphaMem1_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_7_we1 : OUT STD_LOGIC;
        alphaMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_8_ce0 : OUT STD_LOGIC;
        alphaMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_8_we0 : OUT STD_LOGIC;
        alphaMem1_V_8_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_8_ce1 : OUT STD_LOGIC;
        alphaMem1_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_8_we1 : OUT STD_LOGIC;
        alphaMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_9_ce0 : OUT STD_LOGIC;
        alphaMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_9_we0 : OUT STD_LOGIC;
        alphaMem1_V_9_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_9_ce1 : OUT STD_LOGIC;
        alphaMem1_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_9_we1 : OUT STD_LOGIC;
        alphaMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_10_ce0 : OUT STD_LOGIC;
        alphaMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_10_we0 : OUT STD_LOGIC;
        alphaMem1_V_10_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_10_ce1 : OUT STD_LOGIC;
        alphaMem1_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_10_we1 : OUT STD_LOGIC;
        alphaMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_11_ce0 : OUT STD_LOGIC;
        alphaMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_11_we0 : OUT STD_LOGIC;
        alphaMem1_V_11_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_11_ce1 : OUT STD_LOGIC;
        alphaMem1_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_11_we1 : OUT STD_LOGIC;
        alphaMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_12_ce0 : OUT STD_LOGIC;
        alphaMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_12_we0 : OUT STD_LOGIC;
        alphaMem1_V_12_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_12_ce1 : OUT STD_LOGIC;
        alphaMem1_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_12_we1 : OUT STD_LOGIC;
        alphaMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_13_ce0 : OUT STD_LOGIC;
        alphaMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_13_we0 : OUT STD_LOGIC;
        alphaMem1_V_13_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_13_ce1 : OUT STD_LOGIC;
        alphaMem1_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_13_we1 : OUT STD_LOGIC;
        alphaMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_14_ce0 : OUT STD_LOGIC;
        alphaMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_14_we0 : OUT STD_LOGIC;
        alphaMem1_V_14_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_14_ce1 : OUT STD_LOGIC;
        alphaMem1_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_14_we1 : OUT STD_LOGIC;
        alphaMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_15_ce0 : OUT STD_LOGIC;
        alphaMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_15_we0 : OUT STD_LOGIC;
        alphaMem1_V_15_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_15_ce1 : OUT STD_LOGIC;
        alphaMem1_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_15_we1 : OUT STD_LOGIC;
        alphaMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_16_ce0 : OUT STD_LOGIC;
        alphaMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_16_we0 : OUT STD_LOGIC;
        alphaMem1_V_16_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_16_ce1 : OUT STD_LOGIC;
        alphaMem1_V_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_16_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_16_we1 : OUT STD_LOGIC;
        alphaMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_17_ce0 : OUT STD_LOGIC;
        alphaMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_17_we0 : OUT STD_LOGIC;
        alphaMem1_V_17_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_17_ce1 : OUT STD_LOGIC;
        alphaMem1_V_17_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_17_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_17_we1 : OUT STD_LOGIC;
        alphaMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_18_ce0 : OUT STD_LOGIC;
        alphaMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_18_we0 : OUT STD_LOGIC;
        alphaMem1_V_18_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_18_ce1 : OUT STD_LOGIC;
        alphaMem1_V_18_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_18_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_18_we1 : OUT STD_LOGIC;
        alphaMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_19_ce0 : OUT STD_LOGIC;
        alphaMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_19_we0 : OUT STD_LOGIC;
        alphaMem1_V_19_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_19_ce1 : OUT STD_LOGIC;
        alphaMem1_V_19_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_19_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_19_we1 : OUT STD_LOGIC;
        alphaMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_20_ce0 : OUT STD_LOGIC;
        alphaMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_20_we0 : OUT STD_LOGIC;
        alphaMem1_V_20_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_20_ce1 : OUT STD_LOGIC;
        alphaMem1_V_20_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_20_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_20_we1 : OUT STD_LOGIC;
        alphaMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_21_ce0 : OUT STD_LOGIC;
        alphaMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_21_we0 : OUT STD_LOGIC;
        alphaMem1_V_21_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_21_ce1 : OUT STD_LOGIC;
        alphaMem1_V_21_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_21_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_21_we1 : OUT STD_LOGIC;
        alphaMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_22_ce0 : OUT STD_LOGIC;
        alphaMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_22_we0 : OUT STD_LOGIC;
        alphaMem1_V_22_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_22_ce1 : OUT STD_LOGIC;
        alphaMem1_V_22_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_22_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_22_we1 : OUT STD_LOGIC;
        alphaMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_23_ce0 : OUT STD_LOGIC;
        alphaMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_23_we0 : OUT STD_LOGIC;
        alphaMem1_V_23_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_23_ce1 : OUT STD_LOGIC;
        alphaMem1_V_23_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_23_we1 : OUT STD_LOGIC;
        alphaMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_24_ce0 : OUT STD_LOGIC;
        alphaMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_24_we0 : OUT STD_LOGIC;
        alphaMem1_V_24_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_24_ce1 : OUT STD_LOGIC;
        alphaMem1_V_24_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_24_we1 : OUT STD_LOGIC;
        alphaMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_25_ce0 : OUT STD_LOGIC;
        alphaMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_25_we0 : OUT STD_LOGIC;
        alphaMem1_V_25_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_25_ce1 : OUT STD_LOGIC;
        alphaMem1_V_25_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_25_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_25_we1 : OUT STD_LOGIC;
        alphaMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_26_ce0 : OUT STD_LOGIC;
        alphaMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_26_we0 : OUT STD_LOGIC;
        alphaMem1_V_26_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_26_ce1 : OUT STD_LOGIC;
        alphaMem1_V_26_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_26_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_26_we1 : OUT STD_LOGIC;
        alphaMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_27_ce0 : OUT STD_LOGIC;
        alphaMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_27_we0 : OUT STD_LOGIC;
        alphaMem1_V_27_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_27_ce1 : OUT STD_LOGIC;
        alphaMem1_V_27_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_27_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_27_we1 : OUT STD_LOGIC;
        alphaMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_28_ce0 : OUT STD_LOGIC;
        alphaMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_28_we0 : OUT STD_LOGIC;
        alphaMem1_V_28_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_28_ce1 : OUT STD_LOGIC;
        alphaMem1_V_28_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_28_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_28_we1 : OUT STD_LOGIC;
        alphaMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_29_ce0 : OUT STD_LOGIC;
        alphaMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_29_we0 : OUT STD_LOGIC;
        alphaMem1_V_29_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_29_ce1 : OUT STD_LOGIC;
        alphaMem1_V_29_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_29_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_29_we1 : OUT STD_LOGIC;
        alphaMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_30_ce0 : OUT STD_LOGIC;
        alphaMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_30_we0 : OUT STD_LOGIC;
        alphaMem1_V_30_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_30_ce1 : OUT STD_LOGIC;
        alphaMem1_V_30_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_30_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_30_we1 : OUT STD_LOGIC;
        alphaMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_31_ce0 : OUT STD_LOGIC;
        alphaMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_31_we0 : OUT STD_LOGIC;
        alphaMem1_V_31_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_31_ce1 : OUT STD_LOGIC;
        alphaMem1_V_31_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_31_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_31_we1 : OUT STD_LOGIC;
        means_in2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out2_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_0_ce0 : OUT STD_LOGIC;
        weightMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_0_we0 : OUT STD_LOGIC;
        weightMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_0_ce1 : OUT STD_LOGIC;
        weightMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_0_we1 : OUT STD_LOGIC;
        weightMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_1_ce0 : OUT STD_LOGIC;
        weightMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_1_we0 : OUT STD_LOGIC;
        weightMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_1_ce1 : OUT STD_LOGIC;
        weightMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_1_we1 : OUT STD_LOGIC;
        weightMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_2_ce0 : OUT STD_LOGIC;
        weightMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_2_we0 : OUT STD_LOGIC;
        weightMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_2_ce1 : OUT STD_LOGIC;
        weightMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_2_we1 : OUT STD_LOGIC;
        weightMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_3_ce0 : OUT STD_LOGIC;
        weightMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_3_we0 : OUT STD_LOGIC;
        weightMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_3_ce1 : OUT STD_LOGIC;
        weightMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_3_we1 : OUT STD_LOGIC;
        weightMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_4_ce0 : OUT STD_LOGIC;
        weightMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_4_we0 : OUT STD_LOGIC;
        weightMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_4_ce1 : OUT STD_LOGIC;
        weightMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_4_we1 : OUT STD_LOGIC;
        weightMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_5_ce0 : OUT STD_LOGIC;
        weightMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_5_we0 : OUT STD_LOGIC;
        weightMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_5_ce1 : OUT STD_LOGIC;
        weightMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_5_we1 : OUT STD_LOGIC;
        weightMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_6_ce0 : OUT STD_LOGIC;
        weightMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_6_we0 : OUT STD_LOGIC;
        weightMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_6_ce1 : OUT STD_LOGIC;
        weightMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_6_we1 : OUT STD_LOGIC;
        weightMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_7_ce0 : OUT STD_LOGIC;
        weightMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_7_we0 : OUT STD_LOGIC;
        weightMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_7_ce1 : OUT STD_LOGIC;
        weightMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_7_we1 : OUT STD_LOGIC;
        weightMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_8_ce0 : OUT STD_LOGIC;
        weightMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_8_we0 : OUT STD_LOGIC;
        weightMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_8_ce1 : OUT STD_LOGIC;
        weightMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_8_we1 : OUT STD_LOGIC;
        weightMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_9_ce0 : OUT STD_LOGIC;
        weightMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_9_we0 : OUT STD_LOGIC;
        weightMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_9_ce1 : OUT STD_LOGIC;
        weightMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_9_we1 : OUT STD_LOGIC;
        weightMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_10_ce0 : OUT STD_LOGIC;
        weightMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_10_we0 : OUT STD_LOGIC;
        weightMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_10_ce1 : OUT STD_LOGIC;
        weightMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_10_we1 : OUT STD_LOGIC;
        weightMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_11_ce0 : OUT STD_LOGIC;
        weightMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_11_we0 : OUT STD_LOGIC;
        weightMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_11_ce1 : OUT STD_LOGIC;
        weightMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_11_we1 : OUT STD_LOGIC;
        weightMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_12_ce0 : OUT STD_LOGIC;
        weightMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_12_we0 : OUT STD_LOGIC;
        weightMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_12_ce1 : OUT STD_LOGIC;
        weightMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_12_we1 : OUT STD_LOGIC;
        weightMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_13_ce0 : OUT STD_LOGIC;
        weightMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_13_we0 : OUT STD_LOGIC;
        weightMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_13_ce1 : OUT STD_LOGIC;
        weightMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_13_we1 : OUT STD_LOGIC;
        weightMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_14_ce0 : OUT STD_LOGIC;
        weightMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_14_we0 : OUT STD_LOGIC;
        weightMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_14_ce1 : OUT STD_LOGIC;
        weightMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_14_we1 : OUT STD_LOGIC;
        weightMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_15_ce0 : OUT STD_LOGIC;
        weightMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_15_we0 : OUT STD_LOGIC;
        weightMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_15_ce1 : OUT STD_LOGIC;
        weightMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_15_we1 : OUT STD_LOGIC;
        thresMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_0_ce0 : OUT STD_LOGIC;
        thresMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_0_we0 : OUT STD_LOGIC;
        thresMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_0_ce1 : OUT STD_LOGIC;
        thresMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_0_we1 : OUT STD_LOGIC;
        thresMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_1_ce0 : OUT STD_LOGIC;
        thresMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_1_we0 : OUT STD_LOGIC;
        thresMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_1_ce1 : OUT STD_LOGIC;
        thresMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_1_we1 : OUT STD_LOGIC;
        thresMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_2_ce0 : OUT STD_LOGIC;
        thresMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_2_we0 : OUT STD_LOGIC;
        thresMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_2_ce1 : OUT STD_LOGIC;
        thresMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_2_we1 : OUT STD_LOGIC;
        thresMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_3_ce0 : OUT STD_LOGIC;
        thresMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_3_we0 : OUT STD_LOGIC;
        thresMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_3_ce1 : OUT STD_LOGIC;
        thresMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_3_we1 : OUT STD_LOGIC;
        thresMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_4_ce0 : OUT STD_LOGIC;
        thresMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_4_we0 : OUT STD_LOGIC;
        thresMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_4_ce1 : OUT STD_LOGIC;
        thresMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_4_we1 : OUT STD_LOGIC;
        thresMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_5_ce0 : OUT STD_LOGIC;
        thresMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_5_we0 : OUT STD_LOGIC;
        thresMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_5_ce1 : OUT STD_LOGIC;
        thresMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_5_we1 : OUT STD_LOGIC;
        thresMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_6_ce0 : OUT STD_LOGIC;
        thresMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_6_we0 : OUT STD_LOGIC;
        thresMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_6_ce1 : OUT STD_LOGIC;
        thresMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_6_we1 : OUT STD_LOGIC;
        thresMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_7_ce0 : OUT STD_LOGIC;
        thresMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_7_we0 : OUT STD_LOGIC;
        thresMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_7_ce1 : OUT STD_LOGIC;
        thresMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_7_we1 : OUT STD_LOGIC;
        thresMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_8_ce0 : OUT STD_LOGIC;
        thresMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_8_we0 : OUT STD_LOGIC;
        thresMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_8_ce1 : OUT STD_LOGIC;
        thresMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_8_we1 : OUT STD_LOGIC;
        thresMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_9_ce0 : OUT STD_LOGIC;
        thresMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_9_we0 : OUT STD_LOGIC;
        thresMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_9_ce1 : OUT STD_LOGIC;
        thresMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_9_we1 : OUT STD_LOGIC;
        thresMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_10_ce0 : OUT STD_LOGIC;
        thresMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_10_we0 : OUT STD_LOGIC;
        thresMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_10_ce1 : OUT STD_LOGIC;
        thresMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_10_we1 : OUT STD_LOGIC;
        thresMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_11_ce0 : OUT STD_LOGIC;
        thresMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_11_we0 : OUT STD_LOGIC;
        thresMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_11_ce1 : OUT STD_LOGIC;
        thresMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_11_we1 : OUT STD_LOGIC;
        thresMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_12_ce0 : OUT STD_LOGIC;
        thresMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_12_we0 : OUT STD_LOGIC;
        thresMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_12_ce1 : OUT STD_LOGIC;
        thresMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_12_we1 : OUT STD_LOGIC;
        thresMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_13_ce0 : OUT STD_LOGIC;
        thresMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_13_we0 : OUT STD_LOGIC;
        thresMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_13_ce1 : OUT STD_LOGIC;
        thresMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_13_we1 : OUT STD_LOGIC;
        thresMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_14_ce0 : OUT STD_LOGIC;
        thresMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_14_we0 : OUT STD_LOGIC;
        thresMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_14_ce1 : OUT STD_LOGIC;
        thresMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_14_we1 : OUT STD_LOGIC;
        thresMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_15_ce0 : OUT STD_LOGIC;
        thresMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_15_we0 : OUT STD_LOGIC;
        thresMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_15_ce1 : OUT STD_LOGIC;
        thresMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_15_we1 : OUT STD_LOGIC;
        alphaMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_0_ce0 : OUT STD_LOGIC;
        alphaMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_0_we0 : OUT STD_LOGIC;
        alphaMem2_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_0_ce1 : OUT STD_LOGIC;
        alphaMem2_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_0_we1 : OUT STD_LOGIC;
        alphaMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_1_ce0 : OUT STD_LOGIC;
        alphaMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_1_we0 : OUT STD_LOGIC;
        alphaMem2_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_1_ce1 : OUT STD_LOGIC;
        alphaMem2_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_1_we1 : OUT STD_LOGIC;
        alphaMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_2_ce0 : OUT STD_LOGIC;
        alphaMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_2_we0 : OUT STD_LOGIC;
        alphaMem2_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_2_ce1 : OUT STD_LOGIC;
        alphaMem2_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_2_we1 : OUT STD_LOGIC;
        alphaMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_3_ce0 : OUT STD_LOGIC;
        alphaMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_3_we0 : OUT STD_LOGIC;
        alphaMem2_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_3_ce1 : OUT STD_LOGIC;
        alphaMem2_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_3_we1 : OUT STD_LOGIC;
        alphaMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_4_ce0 : OUT STD_LOGIC;
        alphaMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_4_we0 : OUT STD_LOGIC;
        alphaMem2_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_4_ce1 : OUT STD_LOGIC;
        alphaMem2_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_4_we1 : OUT STD_LOGIC;
        alphaMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_5_ce0 : OUT STD_LOGIC;
        alphaMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_5_we0 : OUT STD_LOGIC;
        alphaMem2_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_5_ce1 : OUT STD_LOGIC;
        alphaMem2_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_5_we1 : OUT STD_LOGIC;
        alphaMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_6_ce0 : OUT STD_LOGIC;
        alphaMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_6_we0 : OUT STD_LOGIC;
        alphaMem2_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_6_ce1 : OUT STD_LOGIC;
        alphaMem2_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_6_we1 : OUT STD_LOGIC;
        alphaMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_7_ce0 : OUT STD_LOGIC;
        alphaMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_7_we0 : OUT STD_LOGIC;
        alphaMem2_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_7_ce1 : OUT STD_LOGIC;
        alphaMem2_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_7_we1 : OUT STD_LOGIC;
        alphaMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_8_ce0 : OUT STD_LOGIC;
        alphaMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_8_we0 : OUT STD_LOGIC;
        alphaMem2_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_8_ce1 : OUT STD_LOGIC;
        alphaMem2_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_8_we1 : OUT STD_LOGIC;
        alphaMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_9_ce0 : OUT STD_LOGIC;
        alphaMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_9_we0 : OUT STD_LOGIC;
        alphaMem2_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_9_ce1 : OUT STD_LOGIC;
        alphaMem2_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_9_we1 : OUT STD_LOGIC;
        alphaMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_10_ce0 : OUT STD_LOGIC;
        alphaMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_10_we0 : OUT STD_LOGIC;
        alphaMem2_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_10_ce1 : OUT STD_LOGIC;
        alphaMem2_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_10_we1 : OUT STD_LOGIC;
        alphaMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_11_ce0 : OUT STD_LOGIC;
        alphaMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_11_we0 : OUT STD_LOGIC;
        alphaMem2_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_11_ce1 : OUT STD_LOGIC;
        alphaMem2_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_11_we1 : OUT STD_LOGIC;
        alphaMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_12_ce0 : OUT STD_LOGIC;
        alphaMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_12_we0 : OUT STD_LOGIC;
        alphaMem2_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_12_ce1 : OUT STD_LOGIC;
        alphaMem2_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_12_we1 : OUT STD_LOGIC;
        alphaMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_13_ce0 : OUT STD_LOGIC;
        alphaMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_13_we0 : OUT STD_LOGIC;
        alphaMem2_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_13_ce1 : OUT STD_LOGIC;
        alphaMem2_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_13_we1 : OUT STD_LOGIC;
        alphaMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_14_ce0 : OUT STD_LOGIC;
        alphaMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_14_we0 : OUT STD_LOGIC;
        alphaMem2_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_14_ce1 : OUT STD_LOGIC;
        alphaMem2_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_14_we1 : OUT STD_LOGIC;
        alphaMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_15_ce0 : OUT STD_LOGIC;
        alphaMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_15_we0 : OUT STD_LOGIC;
        alphaMem2_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_15_ce1 : OUT STD_LOGIC;
        alphaMem2_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_15_we1 : OUT STD_LOGIC;
        means_in3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out3_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_0_ce0 : OUT STD_LOGIC;
        weightMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_0_we0 : OUT STD_LOGIC;
        weightMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_0_ce1 : OUT STD_LOGIC;
        weightMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_0_we1 : OUT STD_LOGIC;
        weightMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_1_ce0 : OUT STD_LOGIC;
        weightMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_1_we0 : OUT STD_LOGIC;
        weightMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_1_ce1 : OUT STD_LOGIC;
        weightMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_1_we1 : OUT STD_LOGIC;
        weightMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_2_ce0 : OUT STD_LOGIC;
        weightMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_2_we0 : OUT STD_LOGIC;
        weightMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_2_ce1 : OUT STD_LOGIC;
        weightMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_2_we1 : OUT STD_LOGIC;
        weightMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_3_ce0 : OUT STD_LOGIC;
        weightMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_3_we0 : OUT STD_LOGIC;
        weightMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_3_ce1 : OUT STD_LOGIC;
        weightMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_3_we1 : OUT STD_LOGIC;
        weightMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_4_ce0 : OUT STD_LOGIC;
        weightMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_4_we0 : OUT STD_LOGIC;
        weightMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_4_ce1 : OUT STD_LOGIC;
        weightMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_4_we1 : OUT STD_LOGIC;
        weightMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_5_ce0 : OUT STD_LOGIC;
        weightMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_5_we0 : OUT STD_LOGIC;
        weightMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_5_ce1 : OUT STD_LOGIC;
        weightMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_5_we1 : OUT STD_LOGIC;
        weightMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_6_ce0 : OUT STD_LOGIC;
        weightMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_6_we0 : OUT STD_LOGIC;
        weightMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_6_ce1 : OUT STD_LOGIC;
        weightMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_6_we1 : OUT STD_LOGIC;
        weightMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_7_ce0 : OUT STD_LOGIC;
        weightMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_7_we0 : OUT STD_LOGIC;
        weightMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_7_ce1 : OUT STD_LOGIC;
        weightMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_7_we1 : OUT STD_LOGIC;
        weightMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_8_ce0 : OUT STD_LOGIC;
        weightMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_8_we0 : OUT STD_LOGIC;
        weightMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_8_ce1 : OUT STD_LOGIC;
        weightMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_8_we1 : OUT STD_LOGIC;
        weightMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_9_ce0 : OUT STD_LOGIC;
        weightMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_9_we0 : OUT STD_LOGIC;
        weightMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_9_ce1 : OUT STD_LOGIC;
        weightMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_9_we1 : OUT STD_LOGIC;
        weightMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_10_ce0 : OUT STD_LOGIC;
        weightMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_10_we0 : OUT STD_LOGIC;
        weightMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_10_ce1 : OUT STD_LOGIC;
        weightMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_10_we1 : OUT STD_LOGIC;
        weightMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_11_ce0 : OUT STD_LOGIC;
        weightMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_11_we0 : OUT STD_LOGIC;
        weightMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_11_ce1 : OUT STD_LOGIC;
        weightMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_11_we1 : OUT STD_LOGIC;
        weightMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_12_ce0 : OUT STD_LOGIC;
        weightMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_12_we0 : OUT STD_LOGIC;
        weightMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_12_ce1 : OUT STD_LOGIC;
        weightMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_12_we1 : OUT STD_LOGIC;
        weightMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_13_ce0 : OUT STD_LOGIC;
        weightMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_13_we0 : OUT STD_LOGIC;
        weightMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_13_ce1 : OUT STD_LOGIC;
        weightMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_13_we1 : OUT STD_LOGIC;
        weightMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_14_ce0 : OUT STD_LOGIC;
        weightMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_14_we0 : OUT STD_LOGIC;
        weightMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_14_ce1 : OUT STD_LOGIC;
        weightMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_14_we1 : OUT STD_LOGIC;
        weightMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_15_ce0 : OUT STD_LOGIC;
        weightMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_15_we0 : OUT STD_LOGIC;
        weightMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_15_ce1 : OUT STD_LOGIC;
        weightMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_15_we1 : OUT STD_LOGIC;
        thresMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_0_ce0 : OUT STD_LOGIC;
        thresMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_0_we0 : OUT STD_LOGIC;
        thresMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_0_ce1 : OUT STD_LOGIC;
        thresMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_0_we1 : OUT STD_LOGIC;
        thresMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_1_ce0 : OUT STD_LOGIC;
        thresMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_1_we0 : OUT STD_LOGIC;
        thresMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_1_ce1 : OUT STD_LOGIC;
        thresMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_1_we1 : OUT STD_LOGIC;
        thresMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_2_ce0 : OUT STD_LOGIC;
        thresMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_2_we0 : OUT STD_LOGIC;
        thresMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_2_ce1 : OUT STD_LOGIC;
        thresMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_2_we1 : OUT STD_LOGIC;
        thresMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_3_ce0 : OUT STD_LOGIC;
        thresMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_3_we0 : OUT STD_LOGIC;
        thresMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_3_ce1 : OUT STD_LOGIC;
        thresMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_3_we1 : OUT STD_LOGIC;
        thresMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_4_ce0 : OUT STD_LOGIC;
        thresMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_4_we0 : OUT STD_LOGIC;
        thresMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_4_ce1 : OUT STD_LOGIC;
        thresMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_4_we1 : OUT STD_LOGIC;
        thresMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_5_ce0 : OUT STD_LOGIC;
        thresMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_5_we0 : OUT STD_LOGIC;
        thresMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_5_ce1 : OUT STD_LOGIC;
        thresMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_5_we1 : OUT STD_LOGIC;
        thresMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_6_ce0 : OUT STD_LOGIC;
        thresMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_6_we0 : OUT STD_LOGIC;
        thresMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_6_ce1 : OUT STD_LOGIC;
        thresMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_6_we1 : OUT STD_LOGIC;
        thresMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_7_ce0 : OUT STD_LOGIC;
        thresMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_7_we0 : OUT STD_LOGIC;
        thresMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_7_ce1 : OUT STD_LOGIC;
        thresMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_7_we1 : OUT STD_LOGIC;
        thresMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_8_ce0 : OUT STD_LOGIC;
        thresMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_8_we0 : OUT STD_LOGIC;
        thresMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_8_ce1 : OUT STD_LOGIC;
        thresMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_8_we1 : OUT STD_LOGIC;
        thresMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_9_ce0 : OUT STD_LOGIC;
        thresMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_9_we0 : OUT STD_LOGIC;
        thresMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_9_ce1 : OUT STD_LOGIC;
        thresMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_9_we1 : OUT STD_LOGIC;
        thresMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_10_ce0 : OUT STD_LOGIC;
        thresMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_10_we0 : OUT STD_LOGIC;
        thresMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_10_ce1 : OUT STD_LOGIC;
        thresMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_10_we1 : OUT STD_LOGIC;
        thresMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_11_ce0 : OUT STD_LOGIC;
        thresMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_11_we0 : OUT STD_LOGIC;
        thresMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_11_ce1 : OUT STD_LOGIC;
        thresMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_11_we1 : OUT STD_LOGIC;
        thresMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_12_ce0 : OUT STD_LOGIC;
        thresMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_12_we0 : OUT STD_LOGIC;
        thresMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_12_ce1 : OUT STD_LOGIC;
        thresMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_12_we1 : OUT STD_LOGIC;
        thresMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_13_ce0 : OUT STD_LOGIC;
        thresMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_13_we0 : OUT STD_LOGIC;
        thresMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_13_ce1 : OUT STD_LOGIC;
        thresMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_13_we1 : OUT STD_LOGIC;
        thresMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_14_ce0 : OUT STD_LOGIC;
        thresMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_14_we0 : OUT STD_LOGIC;
        thresMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_14_ce1 : OUT STD_LOGIC;
        thresMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_14_we1 : OUT STD_LOGIC;
        thresMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_15_ce0 : OUT STD_LOGIC;
        thresMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_15_we0 : OUT STD_LOGIC;
        thresMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_15_ce1 : OUT STD_LOGIC;
        thresMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_15_we1 : OUT STD_LOGIC;
        alphaMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_0_ce0 : OUT STD_LOGIC;
        alphaMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_0_we0 : OUT STD_LOGIC;
        alphaMem3_V_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_0_ce1 : OUT STD_LOGIC;
        alphaMem3_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_0_we1 : OUT STD_LOGIC;
        alphaMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_1_ce0 : OUT STD_LOGIC;
        alphaMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_1_we0 : OUT STD_LOGIC;
        alphaMem3_V_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_1_ce1 : OUT STD_LOGIC;
        alphaMem3_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_1_we1 : OUT STD_LOGIC;
        alphaMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_2_ce0 : OUT STD_LOGIC;
        alphaMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_2_we0 : OUT STD_LOGIC;
        alphaMem3_V_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_2_ce1 : OUT STD_LOGIC;
        alphaMem3_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_2_we1 : OUT STD_LOGIC;
        alphaMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_3_ce0 : OUT STD_LOGIC;
        alphaMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_3_we0 : OUT STD_LOGIC;
        alphaMem3_V_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_3_ce1 : OUT STD_LOGIC;
        alphaMem3_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_3_we1 : OUT STD_LOGIC;
        alphaMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_4_ce0 : OUT STD_LOGIC;
        alphaMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_4_we0 : OUT STD_LOGIC;
        alphaMem3_V_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_4_ce1 : OUT STD_LOGIC;
        alphaMem3_V_4_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_4_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_4_we1 : OUT STD_LOGIC;
        alphaMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_5_ce0 : OUT STD_LOGIC;
        alphaMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_5_we0 : OUT STD_LOGIC;
        alphaMem3_V_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_5_ce1 : OUT STD_LOGIC;
        alphaMem3_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_5_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_5_we1 : OUT STD_LOGIC;
        alphaMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_6_ce0 : OUT STD_LOGIC;
        alphaMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_6_we0 : OUT STD_LOGIC;
        alphaMem3_V_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_6_ce1 : OUT STD_LOGIC;
        alphaMem3_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_6_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_6_we1 : OUT STD_LOGIC;
        alphaMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_7_ce0 : OUT STD_LOGIC;
        alphaMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_7_we0 : OUT STD_LOGIC;
        alphaMem3_V_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_7_ce1 : OUT STD_LOGIC;
        alphaMem3_V_7_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_7_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_7_we1 : OUT STD_LOGIC;
        alphaMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_8_ce0 : OUT STD_LOGIC;
        alphaMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_8_we0 : OUT STD_LOGIC;
        alphaMem3_V_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_8_ce1 : OUT STD_LOGIC;
        alphaMem3_V_8_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_8_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_8_we1 : OUT STD_LOGIC;
        alphaMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_9_ce0 : OUT STD_LOGIC;
        alphaMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_9_we0 : OUT STD_LOGIC;
        alphaMem3_V_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_9_ce1 : OUT STD_LOGIC;
        alphaMem3_V_9_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_9_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_9_we1 : OUT STD_LOGIC;
        alphaMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_10_ce0 : OUT STD_LOGIC;
        alphaMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_10_we0 : OUT STD_LOGIC;
        alphaMem3_V_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_10_ce1 : OUT STD_LOGIC;
        alphaMem3_V_10_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_10_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_10_we1 : OUT STD_LOGIC;
        alphaMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_11_ce0 : OUT STD_LOGIC;
        alphaMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_11_we0 : OUT STD_LOGIC;
        alphaMem3_V_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_11_ce1 : OUT STD_LOGIC;
        alphaMem3_V_11_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_11_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_11_we1 : OUT STD_LOGIC;
        alphaMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_12_ce0 : OUT STD_LOGIC;
        alphaMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_12_we0 : OUT STD_LOGIC;
        alphaMem3_V_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_12_ce1 : OUT STD_LOGIC;
        alphaMem3_V_12_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_12_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_12_we1 : OUT STD_LOGIC;
        alphaMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_13_ce0 : OUT STD_LOGIC;
        alphaMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_13_we0 : OUT STD_LOGIC;
        alphaMem3_V_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_13_ce1 : OUT STD_LOGIC;
        alphaMem3_V_13_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_13_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_13_we1 : OUT STD_LOGIC;
        alphaMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_14_ce0 : OUT STD_LOGIC;
        alphaMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_14_we0 : OUT STD_LOGIC;
        alphaMem3_V_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_14_ce1 : OUT STD_LOGIC;
        alphaMem3_V_14_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_14_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_14_we1 : OUT STD_LOGIC;
        alphaMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_15_ce0 : OUT STD_LOGIC;
        alphaMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_15_we0 : OUT STD_LOGIC;
        alphaMem3_V_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_15_ce1 : OUT STD_LOGIC;
        alphaMem3_V_15_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_15_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_15_we1 : OUT STD_LOGIC;
        means_in4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out4_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_0_ce0 : OUT STD_LOGIC;
        weightMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_0_we0 : OUT STD_LOGIC;
        weightMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_0_ce1 : OUT STD_LOGIC;
        weightMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_0_we1 : OUT STD_LOGIC;
        weightMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_1_ce0 : OUT STD_LOGIC;
        weightMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_1_we0 : OUT STD_LOGIC;
        weightMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_1_ce1 : OUT STD_LOGIC;
        weightMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_1_we1 : OUT STD_LOGIC;
        weightMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_2_ce0 : OUT STD_LOGIC;
        weightMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_2_we0 : OUT STD_LOGIC;
        weightMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_2_ce1 : OUT STD_LOGIC;
        weightMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_2_we1 : OUT STD_LOGIC;
        weightMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_3_ce0 : OUT STD_LOGIC;
        weightMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_3_we0 : OUT STD_LOGIC;
        weightMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_3_ce1 : OUT STD_LOGIC;
        weightMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_3_we1 : OUT STD_LOGIC;
        thresMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_0_ce0 : OUT STD_LOGIC;
        thresMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_0_we0 : OUT STD_LOGIC;
        thresMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_0_ce1 : OUT STD_LOGIC;
        thresMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_0_we1 : OUT STD_LOGIC;
        thresMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_1_ce0 : OUT STD_LOGIC;
        thresMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_1_we0 : OUT STD_LOGIC;
        thresMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_1_ce1 : OUT STD_LOGIC;
        thresMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_1_we1 : OUT STD_LOGIC;
        thresMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_2_ce0 : OUT STD_LOGIC;
        thresMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_2_we0 : OUT STD_LOGIC;
        thresMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_2_ce1 : OUT STD_LOGIC;
        thresMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_2_we1 : OUT STD_LOGIC;
        thresMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_3_ce0 : OUT STD_LOGIC;
        thresMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_3_we0 : OUT STD_LOGIC;
        thresMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_3_ce1 : OUT STD_LOGIC;
        thresMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_3_we1 : OUT STD_LOGIC;
        alphaMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_0_ce0 : OUT STD_LOGIC;
        alphaMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_0_we0 : OUT STD_LOGIC;
        alphaMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_0_ce1 : OUT STD_LOGIC;
        alphaMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_0_we1 : OUT STD_LOGIC;
        alphaMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_1_ce0 : OUT STD_LOGIC;
        alphaMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_1_we0 : OUT STD_LOGIC;
        alphaMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_1_ce1 : OUT STD_LOGIC;
        alphaMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_1_we1 : OUT STD_LOGIC;
        alphaMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_2_ce0 : OUT STD_LOGIC;
        alphaMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_2_we0 : OUT STD_LOGIC;
        alphaMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_2_ce1 : OUT STD_LOGIC;
        alphaMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_2_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_2_we1 : OUT STD_LOGIC;
        alphaMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_3_ce0 : OUT STD_LOGIC;
        alphaMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_3_we0 : OUT STD_LOGIC;
        alphaMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_3_ce1 : OUT STD_LOGIC;
        alphaMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_3_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_3_we1 : OUT STD_LOGIC;
        means_in5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out5_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem5_V_0_ce0 : OUT STD_LOGIC;
        weightMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem5_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem5_V_0_we0 : OUT STD_LOGIC;
        weightMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem5_V_0_ce1 : OUT STD_LOGIC;
        weightMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem5_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weightMem5_V_0_we1 : OUT STD_LOGIC;
        thresMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        thresMem5_V_0_ce0 : OUT STD_LOGIC;
        thresMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem5_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem5_V_0_we0 : OUT STD_LOGIC;
        thresMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        thresMem5_V_0_ce1 : OUT STD_LOGIC;
        thresMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem5_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem5_V_0_we1 : OUT STD_LOGIC;
        alphaMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alphaMem5_V_0_ce0 : OUT STD_LOGIC;
        alphaMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem5_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem5_V_0_we0 : OUT STD_LOGIC;
        alphaMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alphaMem5_V_0_ce1 : OUT STD_LOGIC;
        alphaMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem5_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem5_V_0_we1 : OUT STD_LOGIC;
        means_in6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out6_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem6_V_0_ce0 : OUT STD_LOGIC;
        weightMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightMem6_V_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
        weightMem6_V_0_we0 : OUT STD_LOGIC;
        weightMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem6_V_0_ce1 : OUT STD_LOGIC;
        weightMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weightMem6_V_0_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
        weightMem6_V_0_we1 : OUT STD_LOGIC;
        thresMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem6_V_0_ce0 : OUT STD_LOGIC;
        thresMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem6_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem6_V_0_we0 : OUT STD_LOGIC;
        thresMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem6_V_0_ce1 : OUT STD_LOGIC;
        thresMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem6_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem6_V_0_we1 : OUT STD_LOGIC;
        alphaMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem6_V_0_ce0 : OUT STD_LOGIC;
        alphaMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem6_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem6_V_0_we0 : OUT STD_LOGIC;
        alphaMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem6_V_0_ce1 : OUT STD_LOGIC;
        alphaMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem6_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem6_V_0_we1 : OUT STD_LOGIC;
        means_in7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out7_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem7_V_0_ce0 : OUT STD_LOGIC;
        weightMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem7_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        weightMem7_V_0_we0 : OUT STD_LOGIC;
        weightMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem7_V_0_ce1 : OUT STD_LOGIC;
        weightMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem7_V_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        weightMem7_V_0_we1 : OUT STD_LOGIC;
        thresMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem7_V_0_ce0 : OUT STD_LOGIC;
        thresMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem7_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem7_V_0_we0 : OUT STD_LOGIC;
        thresMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem7_V_0_ce1 : OUT STD_LOGIC;
        thresMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem7_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        thresMem7_V_0_we1 : OUT STD_LOGIC;
        alphaMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem7_V_0_ce0 : OUT STD_LOGIC;
        alphaMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem7_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem7_V_0_we0 : OUT STD_LOGIC;
        alphaMem7_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem7_V_0_ce1 : OUT STD_LOGIC;
        alphaMem7_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem7_V_0_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        alphaMem7_V_0_we1 : OUT STD_LOGIC;
        means_in8_V_0 : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_1 : IN STD_LOGIC_VECTOR (23 downto 0);
        weightMem8_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_0_ce0 : OUT STD_LOGIC;
        weightMem8_V_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_0_we0 : OUT STD_LOGIC;
        weightMem8_V_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_0_ce1 : OUT STD_LOGIC;
        weightMem8_V_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_0_we1 : OUT STD_LOGIC;
        weightMem8_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_1_ce0 : OUT STD_LOGIC;
        weightMem8_V_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_1_we0 : OUT STD_LOGIC;
        weightMem8_V_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_1_ce1 : OUT STD_LOGIC;
        weightMem8_V_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_1_we1 : OUT STD_LOGIC;
        weightMem8_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_2_ce0 : OUT STD_LOGIC;
        weightMem8_V_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_2_we0 : OUT STD_LOGIC;
        weightMem8_V_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_2_ce1 : OUT STD_LOGIC;
        weightMem8_V_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_2_we1 : OUT STD_LOGIC;
        weightMem8_V_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_3_ce0 : OUT STD_LOGIC;
        weightMem8_V_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_3_we0 : OUT STD_LOGIC;
        weightMem8_V_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_3_ce1 : OUT STD_LOGIC;
        weightMem8_V_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_3_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V_offset_ap_vld : IN STD_LOGIC;
        out_V_offset_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        means_in1_V_0_ap_vld : IN STD_LOGIC;
        means_in1_V_1_ap_vld : IN STD_LOGIC;
        means_out1_V_0_ap_vld : IN STD_LOGIC;
        means_in2_V_0_ap_vld : IN STD_LOGIC;
        means_in2_V_1_ap_vld : IN STD_LOGIC;
        means_out2_V_0_ap_vld : IN STD_LOGIC;
        means_in3_V_0_ap_vld : IN STD_LOGIC;
        means_in3_V_1_ap_vld : IN STD_LOGIC;
        means_out3_V_0_ap_vld : IN STD_LOGIC;
        means_in4_V_0_ap_vld : IN STD_LOGIC;
        means_in4_V_1_ap_vld : IN STD_LOGIC;
        means_out4_V_0_ap_vld : IN STD_LOGIC;
        means_in5_V_0_ap_vld : IN STD_LOGIC;
        means_in5_V_1_ap_vld : IN STD_LOGIC;
        means_out5_V_0_ap_vld : IN STD_LOGIC;
        means_in6_V_0_ap_vld : IN STD_LOGIC;
        means_in6_V_1_ap_vld : IN STD_LOGIC;
        means_out6_V_0_ap_vld : IN STD_LOGIC;
        means_in7_V_0_ap_vld : IN STD_LOGIC;
        means_in7_V_1_ap_vld : IN STD_LOGIC;
        means_out7_V_0_ap_vld : IN STD_LOGIC;
        means_in8_V_0_ap_vld : IN STD_LOGIC;
        means_in8_V_1_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component DoMemInit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        targetLayer : IN STD_LOGIC_VECTOR (31 downto 0);
        targetMem : IN STD_LOGIC_VECTOR (31 downto 0);
        targetInd : IN STD_LOGIC_VECTOR (31 downto 0);
        val_V : IN STD_LOGIC_VECTOR (63 downto 0);
        weightMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem5_V_0_ce0 : OUT STD_LOGIC;
        weightMem5_V_0_we0 : OUT STD_LOGIC;
        weightMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresMem5_V_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        thresMem5_V_0_ce1 : OUT STD_LOGIC;
        thresMem5_V_0_we1 : OUT STD_LOGIC;
        thresMem5_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem6_V_0_ce0 : OUT STD_LOGIC;
        weightMem6_V_0_we0 : OUT STD_LOGIC;
        weightMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        thresMem6_V_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem6_V_0_ce1 : OUT STD_LOGIC;
        thresMem6_V_0_we1 : OUT STD_LOGIC;
        thresMem6_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        weightMem7_V_0_ce0 : OUT STD_LOGIC;
        weightMem7_V_0_we0 : OUT STD_LOGIC;
        weightMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        thresMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        thresMem7_V_0_ce0 : OUT STD_LOGIC;
        thresMem7_V_0_we0 : OUT STD_LOGIC;
        thresMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem5_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        alphaMem5_V_0_ce0 : OUT STD_LOGIC;
        alphaMem5_V_0_we0 : OUT STD_LOGIC;
        alphaMem5_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem6_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem6_V_0_ce0 : OUT STD_LOGIC;
        alphaMem6_V_0_we0 : OUT STD_LOGIC;
        alphaMem6_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem7_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        alphaMem7_V_0_ce0 : OUT STD_LOGIC;
        alphaMem7_V_0_we0 : OUT STD_LOGIC;
        alphaMem7_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in1_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in1_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in2_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in2_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in2_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in3_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in3_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in3_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in4_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in4_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in4_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in5_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in5_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in5_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in6_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in6_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in6_V_1_o_ap_vld : OUT STD_LOGIC;
        means_in7_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in7_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in7_V_1_o_ap_vld : OUT STD_LOGIC;
        means_out1_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out1_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out1_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out2_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out2_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out2_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out3_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out3_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out3_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out4_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out4_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out4_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out5_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out5_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out5_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out6_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out6_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out6_V_0_o_ap_vld : OUT STD_LOGIC;
        means_out7_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_out7_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_out7_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in8_V_0_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_0_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_0_o_ap_vld : OUT STD_LOGIC;
        means_in8_V_1_i : IN STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_1_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        means_in8_V_1_o_ap_vld : OUT STD_LOGIC;
        weightMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_0_ce0 : OUT STD_LOGIC;
        weightMem0_V_0_we0 : OUT STD_LOGIC;
        weightMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_1_ce0 : OUT STD_LOGIC;
        weightMem0_V_1_we0 : OUT STD_LOGIC;
        weightMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_2_ce0 : OUT STD_LOGIC;
        weightMem0_V_2_we0 : OUT STD_LOGIC;
        weightMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_3_ce0 : OUT STD_LOGIC;
        weightMem0_V_3_we0 : OUT STD_LOGIC;
        weightMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_4_ce0 : OUT STD_LOGIC;
        weightMem0_V_4_we0 : OUT STD_LOGIC;
        weightMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_5_ce0 : OUT STD_LOGIC;
        weightMem0_V_5_we0 : OUT STD_LOGIC;
        weightMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_6_ce0 : OUT STD_LOGIC;
        weightMem0_V_6_we0 : OUT STD_LOGIC;
        weightMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_7_ce0 : OUT STD_LOGIC;
        weightMem0_V_7_we0 : OUT STD_LOGIC;
        weightMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_8_ce0 : OUT STD_LOGIC;
        weightMem0_V_8_we0 : OUT STD_LOGIC;
        weightMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_9_ce0 : OUT STD_LOGIC;
        weightMem0_V_9_we0 : OUT STD_LOGIC;
        weightMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_10_ce0 : OUT STD_LOGIC;
        weightMem0_V_10_we0 : OUT STD_LOGIC;
        weightMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_11_ce0 : OUT STD_LOGIC;
        weightMem0_V_11_we0 : OUT STD_LOGIC;
        weightMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_12_ce0 : OUT STD_LOGIC;
        weightMem0_V_12_we0 : OUT STD_LOGIC;
        weightMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_13_ce0 : OUT STD_LOGIC;
        weightMem0_V_13_we0 : OUT STD_LOGIC;
        weightMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_14_ce0 : OUT STD_LOGIC;
        weightMem0_V_14_we0 : OUT STD_LOGIC;
        weightMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        weightMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem0_V_15_ce0 : OUT STD_LOGIC;
        weightMem0_V_15_we0 : OUT STD_LOGIC;
        weightMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_0_ce0 : OUT STD_LOGIC;
        thresMem0_V_0_we0 : OUT STD_LOGIC;
        thresMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_1_ce0 : OUT STD_LOGIC;
        thresMem0_V_1_we0 : OUT STD_LOGIC;
        thresMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_2_ce0 : OUT STD_LOGIC;
        thresMem0_V_2_we0 : OUT STD_LOGIC;
        thresMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_3_ce0 : OUT STD_LOGIC;
        thresMem0_V_3_we0 : OUT STD_LOGIC;
        thresMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_4_ce0 : OUT STD_LOGIC;
        thresMem0_V_4_we0 : OUT STD_LOGIC;
        thresMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_5_ce0 : OUT STD_LOGIC;
        thresMem0_V_5_we0 : OUT STD_LOGIC;
        thresMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_6_ce0 : OUT STD_LOGIC;
        thresMem0_V_6_we0 : OUT STD_LOGIC;
        thresMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_7_ce0 : OUT STD_LOGIC;
        thresMem0_V_7_we0 : OUT STD_LOGIC;
        thresMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_8_ce0 : OUT STD_LOGIC;
        thresMem0_V_8_we0 : OUT STD_LOGIC;
        thresMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_9_ce0 : OUT STD_LOGIC;
        thresMem0_V_9_we0 : OUT STD_LOGIC;
        thresMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_10_ce0 : OUT STD_LOGIC;
        thresMem0_V_10_we0 : OUT STD_LOGIC;
        thresMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_11_ce0 : OUT STD_LOGIC;
        thresMem0_V_11_we0 : OUT STD_LOGIC;
        thresMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_12_ce0 : OUT STD_LOGIC;
        thresMem0_V_12_we0 : OUT STD_LOGIC;
        thresMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_13_ce0 : OUT STD_LOGIC;
        thresMem0_V_13_we0 : OUT STD_LOGIC;
        thresMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_14_ce0 : OUT STD_LOGIC;
        thresMem0_V_14_we0 : OUT STD_LOGIC;
        thresMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        thresMem0_V_15_ce0 : OUT STD_LOGIC;
        thresMem0_V_15_we0 : OUT STD_LOGIC;
        thresMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_0_ce0 : OUT STD_LOGIC;
        weightMem1_V_0_we0 : OUT STD_LOGIC;
        weightMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_1_ce0 : OUT STD_LOGIC;
        weightMem1_V_1_we0 : OUT STD_LOGIC;
        weightMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_2_ce0 : OUT STD_LOGIC;
        weightMem1_V_2_we0 : OUT STD_LOGIC;
        weightMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_3_ce0 : OUT STD_LOGIC;
        weightMem1_V_3_we0 : OUT STD_LOGIC;
        weightMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_4_ce0 : OUT STD_LOGIC;
        weightMem1_V_4_we0 : OUT STD_LOGIC;
        weightMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_5_ce0 : OUT STD_LOGIC;
        weightMem1_V_5_we0 : OUT STD_LOGIC;
        weightMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_6_ce0 : OUT STD_LOGIC;
        weightMem1_V_6_we0 : OUT STD_LOGIC;
        weightMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_7_ce0 : OUT STD_LOGIC;
        weightMem1_V_7_we0 : OUT STD_LOGIC;
        weightMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_8_ce0 : OUT STD_LOGIC;
        weightMem1_V_8_we0 : OUT STD_LOGIC;
        weightMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_9_ce0 : OUT STD_LOGIC;
        weightMem1_V_9_we0 : OUT STD_LOGIC;
        weightMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_10_ce0 : OUT STD_LOGIC;
        weightMem1_V_10_we0 : OUT STD_LOGIC;
        weightMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_11_ce0 : OUT STD_LOGIC;
        weightMem1_V_11_we0 : OUT STD_LOGIC;
        weightMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_12_ce0 : OUT STD_LOGIC;
        weightMem1_V_12_we0 : OUT STD_LOGIC;
        weightMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_13_ce0 : OUT STD_LOGIC;
        weightMem1_V_13_we0 : OUT STD_LOGIC;
        weightMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_14_ce0 : OUT STD_LOGIC;
        weightMem1_V_14_we0 : OUT STD_LOGIC;
        weightMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_15_ce0 : OUT STD_LOGIC;
        weightMem1_V_15_we0 : OUT STD_LOGIC;
        weightMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_16_ce0 : OUT STD_LOGIC;
        weightMem1_V_16_we0 : OUT STD_LOGIC;
        weightMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_17_ce0 : OUT STD_LOGIC;
        weightMem1_V_17_we0 : OUT STD_LOGIC;
        weightMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_18_ce0 : OUT STD_LOGIC;
        weightMem1_V_18_we0 : OUT STD_LOGIC;
        weightMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_19_ce0 : OUT STD_LOGIC;
        weightMem1_V_19_we0 : OUT STD_LOGIC;
        weightMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_20_ce0 : OUT STD_LOGIC;
        weightMem1_V_20_we0 : OUT STD_LOGIC;
        weightMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_21_ce0 : OUT STD_LOGIC;
        weightMem1_V_21_we0 : OUT STD_LOGIC;
        weightMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_22_ce0 : OUT STD_LOGIC;
        weightMem1_V_22_we0 : OUT STD_LOGIC;
        weightMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_23_ce0 : OUT STD_LOGIC;
        weightMem1_V_23_we0 : OUT STD_LOGIC;
        weightMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_24_ce0 : OUT STD_LOGIC;
        weightMem1_V_24_we0 : OUT STD_LOGIC;
        weightMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_25_ce0 : OUT STD_LOGIC;
        weightMem1_V_25_we0 : OUT STD_LOGIC;
        weightMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_26_ce0 : OUT STD_LOGIC;
        weightMem1_V_26_we0 : OUT STD_LOGIC;
        weightMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_27_ce0 : OUT STD_LOGIC;
        weightMem1_V_27_we0 : OUT STD_LOGIC;
        weightMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_28_ce0 : OUT STD_LOGIC;
        weightMem1_V_28_we0 : OUT STD_LOGIC;
        weightMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_29_ce0 : OUT STD_LOGIC;
        weightMem1_V_29_we0 : OUT STD_LOGIC;
        weightMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_30_ce0 : OUT STD_LOGIC;
        weightMem1_V_30_we0 : OUT STD_LOGIC;
        weightMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weightMem1_V_31_ce0 : OUT STD_LOGIC;
        weightMem1_V_31_we0 : OUT STD_LOGIC;
        weightMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_0_ce0 : OUT STD_LOGIC;
        thresMem1_V_0_we0 : OUT STD_LOGIC;
        thresMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_1_ce0 : OUT STD_LOGIC;
        thresMem1_V_1_we0 : OUT STD_LOGIC;
        thresMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_2_ce0 : OUT STD_LOGIC;
        thresMem1_V_2_we0 : OUT STD_LOGIC;
        thresMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_3_ce0 : OUT STD_LOGIC;
        thresMem1_V_3_we0 : OUT STD_LOGIC;
        thresMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_4_ce0 : OUT STD_LOGIC;
        thresMem1_V_4_we0 : OUT STD_LOGIC;
        thresMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_5_ce0 : OUT STD_LOGIC;
        thresMem1_V_5_we0 : OUT STD_LOGIC;
        thresMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_6_ce0 : OUT STD_LOGIC;
        thresMem1_V_6_we0 : OUT STD_LOGIC;
        thresMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_7_ce0 : OUT STD_LOGIC;
        thresMem1_V_7_we0 : OUT STD_LOGIC;
        thresMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_8_ce0 : OUT STD_LOGIC;
        thresMem1_V_8_we0 : OUT STD_LOGIC;
        thresMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_9_ce0 : OUT STD_LOGIC;
        thresMem1_V_9_we0 : OUT STD_LOGIC;
        thresMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_10_ce0 : OUT STD_LOGIC;
        thresMem1_V_10_we0 : OUT STD_LOGIC;
        thresMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_11_ce0 : OUT STD_LOGIC;
        thresMem1_V_11_we0 : OUT STD_LOGIC;
        thresMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_12_ce0 : OUT STD_LOGIC;
        thresMem1_V_12_we0 : OUT STD_LOGIC;
        thresMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_13_ce0 : OUT STD_LOGIC;
        thresMem1_V_13_we0 : OUT STD_LOGIC;
        thresMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_14_ce0 : OUT STD_LOGIC;
        thresMem1_V_14_we0 : OUT STD_LOGIC;
        thresMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_15_ce0 : OUT STD_LOGIC;
        thresMem1_V_15_we0 : OUT STD_LOGIC;
        thresMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_16_ce0 : OUT STD_LOGIC;
        thresMem1_V_16_we0 : OUT STD_LOGIC;
        thresMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_17_ce0 : OUT STD_LOGIC;
        thresMem1_V_17_we0 : OUT STD_LOGIC;
        thresMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_18_ce0 : OUT STD_LOGIC;
        thresMem1_V_18_we0 : OUT STD_LOGIC;
        thresMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_19_ce0 : OUT STD_LOGIC;
        thresMem1_V_19_we0 : OUT STD_LOGIC;
        thresMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_20_ce0 : OUT STD_LOGIC;
        thresMem1_V_20_we0 : OUT STD_LOGIC;
        thresMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_21_ce0 : OUT STD_LOGIC;
        thresMem1_V_21_we0 : OUT STD_LOGIC;
        thresMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_22_ce0 : OUT STD_LOGIC;
        thresMem1_V_22_we0 : OUT STD_LOGIC;
        thresMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_23_ce0 : OUT STD_LOGIC;
        thresMem1_V_23_we0 : OUT STD_LOGIC;
        thresMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_24_ce0 : OUT STD_LOGIC;
        thresMem1_V_24_we0 : OUT STD_LOGIC;
        thresMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_25_ce0 : OUT STD_LOGIC;
        thresMem1_V_25_we0 : OUT STD_LOGIC;
        thresMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_26_ce0 : OUT STD_LOGIC;
        thresMem1_V_26_we0 : OUT STD_LOGIC;
        thresMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_27_ce0 : OUT STD_LOGIC;
        thresMem1_V_27_we0 : OUT STD_LOGIC;
        thresMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_28_ce0 : OUT STD_LOGIC;
        thresMem1_V_28_we0 : OUT STD_LOGIC;
        thresMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_29_ce0 : OUT STD_LOGIC;
        thresMem1_V_29_we0 : OUT STD_LOGIC;
        thresMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_30_ce0 : OUT STD_LOGIC;
        thresMem1_V_30_we0 : OUT STD_LOGIC;
        thresMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        thresMem1_V_31_ce0 : OUT STD_LOGIC;
        thresMem1_V_31_we0 : OUT STD_LOGIC;
        thresMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_0_ce0 : OUT STD_LOGIC;
        weightMem2_V_0_we0 : OUT STD_LOGIC;
        weightMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_1_ce0 : OUT STD_LOGIC;
        weightMem2_V_1_we0 : OUT STD_LOGIC;
        weightMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_2_ce0 : OUT STD_LOGIC;
        weightMem2_V_2_we0 : OUT STD_LOGIC;
        weightMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_3_ce0 : OUT STD_LOGIC;
        weightMem2_V_3_we0 : OUT STD_LOGIC;
        weightMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_4_ce0 : OUT STD_LOGIC;
        weightMem2_V_4_we0 : OUT STD_LOGIC;
        weightMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_5_ce0 : OUT STD_LOGIC;
        weightMem2_V_5_we0 : OUT STD_LOGIC;
        weightMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_6_ce0 : OUT STD_LOGIC;
        weightMem2_V_6_we0 : OUT STD_LOGIC;
        weightMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_7_ce0 : OUT STD_LOGIC;
        weightMem2_V_7_we0 : OUT STD_LOGIC;
        weightMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_8_ce0 : OUT STD_LOGIC;
        weightMem2_V_8_we0 : OUT STD_LOGIC;
        weightMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_9_ce0 : OUT STD_LOGIC;
        weightMem2_V_9_we0 : OUT STD_LOGIC;
        weightMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_10_ce0 : OUT STD_LOGIC;
        weightMem2_V_10_we0 : OUT STD_LOGIC;
        weightMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_11_ce0 : OUT STD_LOGIC;
        weightMem2_V_11_we0 : OUT STD_LOGIC;
        weightMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_12_ce0 : OUT STD_LOGIC;
        weightMem2_V_12_we0 : OUT STD_LOGIC;
        weightMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_13_ce0 : OUT STD_LOGIC;
        weightMem2_V_13_we0 : OUT STD_LOGIC;
        weightMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_14_ce0 : OUT STD_LOGIC;
        weightMem2_V_14_we0 : OUT STD_LOGIC;
        weightMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        weightMem2_V_15_ce0 : OUT STD_LOGIC;
        weightMem2_V_15_we0 : OUT STD_LOGIC;
        weightMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_0_ce0 : OUT STD_LOGIC;
        thresMem2_V_0_we0 : OUT STD_LOGIC;
        thresMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_1_ce0 : OUT STD_LOGIC;
        thresMem2_V_1_we0 : OUT STD_LOGIC;
        thresMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_2_ce0 : OUT STD_LOGIC;
        thresMem2_V_2_we0 : OUT STD_LOGIC;
        thresMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_3_ce0 : OUT STD_LOGIC;
        thresMem2_V_3_we0 : OUT STD_LOGIC;
        thresMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_4_ce0 : OUT STD_LOGIC;
        thresMem2_V_4_we0 : OUT STD_LOGIC;
        thresMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_5_ce0 : OUT STD_LOGIC;
        thresMem2_V_5_we0 : OUT STD_LOGIC;
        thresMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_6_ce0 : OUT STD_LOGIC;
        thresMem2_V_6_we0 : OUT STD_LOGIC;
        thresMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_7_ce0 : OUT STD_LOGIC;
        thresMem2_V_7_we0 : OUT STD_LOGIC;
        thresMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_8_ce0 : OUT STD_LOGIC;
        thresMem2_V_8_we0 : OUT STD_LOGIC;
        thresMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_9_ce0 : OUT STD_LOGIC;
        thresMem2_V_9_we0 : OUT STD_LOGIC;
        thresMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_10_ce0 : OUT STD_LOGIC;
        thresMem2_V_10_we0 : OUT STD_LOGIC;
        thresMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_11_ce0 : OUT STD_LOGIC;
        thresMem2_V_11_we0 : OUT STD_LOGIC;
        thresMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_12_ce0 : OUT STD_LOGIC;
        thresMem2_V_12_we0 : OUT STD_LOGIC;
        thresMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_13_ce0 : OUT STD_LOGIC;
        thresMem2_V_13_we0 : OUT STD_LOGIC;
        thresMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_14_ce0 : OUT STD_LOGIC;
        thresMem2_V_14_we0 : OUT STD_LOGIC;
        thresMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem2_V_15_ce0 : OUT STD_LOGIC;
        thresMem2_V_15_we0 : OUT STD_LOGIC;
        thresMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_0_ce0 : OUT STD_LOGIC;
        weightMem3_V_0_we0 : OUT STD_LOGIC;
        weightMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_1_ce0 : OUT STD_LOGIC;
        weightMem3_V_1_we0 : OUT STD_LOGIC;
        weightMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_2_ce0 : OUT STD_LOGIC;
        weightMem3_V_2_we0 : OUT STD_LOGIC;
        weightMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_3_ce0 : OUT STD_LOGIC;
        weightMem3_V_3_we0 : OUT STD_LOGIC;
        weightMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_4_ce0 : OUT STD_LOGIC;
        weightMem3_V_4_we0 : OUT STD_LOGIC;
        weightMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_5_ce0 : OUT STD_LOGIC;
        weightMem3_V_5_we0 : OUT STD_LOGIC;
        weightMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_6_ce0 : OUT STD_LOGIC;
        weightMem3_V_6_we0 : OUT STD_LOGIC;
        weightMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_7_ce0 : OUT STD_LOGIC;
        weightMem3_V_7_we0 : OUT STD_LOGIC;
        weightMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_8_ce0 : OUT STD_LOGIC;
        weightMem3_V_8_we0 : OUT STD_LOGIC;
        weightMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_9_ce0 : OUT STD_LOGIC;
        weightMem3_V_9_we0 : OUT STD_LOGIC;
        weightMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_10_ce0 : OUT STD_LOGIC;
        weightMem3_V_10_we0 : OUT STD_LOGIC;
        weightMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_11_ce0 : OUT STD_LOGIC;
        weightMem3_V_11_we0 : OUT STD_LOGIC;
        weightMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_12_ce0 : OUT STD_LOGIC;
        weightMem3_V_12_we0 : OUT STD_LOGIC;
        weightMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_13_ce0 : OUT STD_LOGIC;
        weightMem3_V_13_we0 : OUT STD_LOGIC;
        weightMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_14_ce0 : OUT STD_LOGIC;
        weightMem3_V_14_we0 : OUT STD_LOGIC;
        weightMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weightMem3_V_15_ce0 : OUT STD_LOGIC;
        weightMem3_V_15_we0 : OUT STD_LOGIC;
        weightMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_0_ce0 : OUT STD_LOGIC;
        thresMem3_V_0_we0 : OUT STD_LOGIC;
        thresMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_1_ce0 : OUT STD_LOGIC;
        thresMem3_V_1_we0 : OUT STD_LOGIC;
        thresMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_2_ce0 : OUT STD_LOGIC;
        thresMem3_V_2_we0 : OUT STD_LOGIC;
        thresMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_3_ce0 : OUT STD_LOGIC;
        thresMem3_V_3_we0 : OUT STD_LOGIC;
        thresMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_4_ce0 : OUT STD_LOGIC;
        thresMem3_V_4_we0 : OUT STD_LOGIC;
        thresMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_5_ce0 : OUT STD_LOGIC;
        thresMem3_V_5_we0 : OUT STD_LOGIC;
        thresMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_6_ce0 : OUT STD_LOGIC;
        thresMem3_V_6_we0 : OUT STD_LOGIC;
        thresMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_7_ce0 : OUT STD_LOGIC;
        thresMem3_V_7_we0 : OUT STD_LOGIC;
        thresMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_8_ce0 : OUT STD_LOGIC;
        thresMem3_V_8_we0 : OUT STD_LOGIC;
        thresMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_9_ce0 : OUT STD_LOGIC;
        thresMem3_V_9_we0 : OUT STD_LOGIC;
        thresMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_10_ce0 : OUT STD_LOGIC;
        thresMem3_V_10_we0 : OUT STD_LOGIC;
        thresMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_11_ce0 : OUT STD_LOGIC;
        thresMem3_V_11_we0 : OUT STD_LOGIC;
        thresMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_12_ce0 : OUT STD_LOGIC;
        thresMem3_V_12_we0 : OUT STD_LOGIC;
        thresMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_13_ce0 : OUT STD_LOGIC;
        thresMem3_V_13_we0 : OUT STD_LOGIC;
        thresMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_14_ce0 : OUT STD_LOGIC;
        thresMem3_V_14_we0 : OUT STD_LOGIC;
        thresMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        thresMem3_V_15_ce0 : OUT STD_LOGIC;
        thresMem3_V_15_we0 : OUT STD_LOGIC;
        thresMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_0_ce0 : OUT STD_LOGIC;
        weightMem4_V_0_we0 : OUT STD_LOGIC;
        weightMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_1_ce0 : OUT STD_LOGIC;
        weightMem4_V_1_we0 : OUT STD_LOGIC;
        weightMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_2_ce0 : OUT STD_LOGIC;
        weightMem4_V_2_we0 : OUT STD_LOGIC;
        weightMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        weightMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        weightMem4_V_3_ce0 : OUT STD_LOGIC;
        weightMem4_V_3_we0 : OUT STD_LOGIC;
        weightMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresMem4_V_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_0_ce1 : OUT STD_LOGIC;
        thresMem4_V_0_we1 : OUT STD_LOGIC;
        thresMem4_V_0_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_1_ce1 : OUT STD_LOGIC;
        thresMem4_V_1_we1 : OUT STD_LOGIC;
        thresMem4_V_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_2_ce1 : OUT STD_LOGIC;
        thresMem4_V_2_we1 : OUT STD_LOGIC;
        thresMem4_V_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        thresMem4_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        thresMem4_V_3_ce1 : OUT STD_LOGIC;
        thresMem4_V_3_we1 : OUT STD_LOGIC;
        thresMem4_V_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        weightMem8_V_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_0_ce0 : OUT STD_LOGIC;
        weightMem8_V_0_we0 : OUT STD_LOGIC;
        weightMem8_V_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_1_ce0 : OUT STD_LOGIC;
        weightMem8_V_1_we0 : OUT STD_LOGIC;
        weightMem8_V_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_2_ce0 : OUT STD_LOGIC;
        weightMem8_V_2_we0 : OUT STD_LOGIC;
        weightMem8_V_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        weightMem8_V_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        weightMem8_V_3_ce0 : OUT STD_LOGIC;
        weightMem8_V_3_we0 : OUT STD_LOGIC;
        weightMem8_V_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem0_V_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_0_ce0 : OUT STD_LOGIC;
        alphaMem0_V_0_we0 : OUT STD_LOGIC;
        alphaMem0_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_1_ce0 : OUT STD_LOGIC;
        alphaMem0_V_1_we0 : OUT STD_LOGIC;
        alphaMem0_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_2_ce0 : OUT STD_LOGIC;
        alphaMem0_V_2_we0 : OUT STD_LOGIC;
        alphaMem0_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_3_ce0 : OUT STD_LOGIC;
        alphaMem0_V_3_we0 : OUT STD_LOGIC;
        alphaMem0_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_4_ce0 : OUT STD_LOGIC;
        alphaMem0_V_4_we0 : OUT STD_LOGIC;
        alphaMem0_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_5_ce0 : OUT STD_LOGIC;
        alphaMem0_V_5_we0 : OUT STD_LOGIC;
        alphaMem0_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_6_ce0 : OUT STD_LOGIC;
        alphaMem0_V_6_we0 : OUT STD_LOGIC;
        alphaMem0_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_7_ce0 : OUT STD_LOGIC;
        alphaMem0_V_7_we0 : OUT STD_LOGIC;
        alphaMem0_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_8_ce0 : OUT STD_LOGIC;
        alphaMem0_V_8_we0 : OUT STD_LOGIC;
        alphaMem0_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_9_ce0 : OUT STD_LOGIC;
        alphaMem0_V_9_we0 : OUT STD_LOGIC;
        alphaMem0_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_10_ce0 : OUT STD_LOGIC;
        alphaMem0_V_10_we0 : OUT STD_LOGIC;
        alphaMem0_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_11_ce0 : OUT STD_LOGIC;
        alphaMem0_V_11_we0 : OUT STD_LOGIC;
        alphaMem0_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_12_ce0 : OUT STD_LOGIC;
        alphaMem0_V_12_we0 : OUT STD_LOGIC;
        alphaMem0_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_13_ce0 : OUT STD_LOGIC;
        alphaMem0_V_13_we0 : OUT STD_LOGIC;
        alphaMem0_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_14_ce0 : OUT STD_LOGIC;
        alphaMem0_V_14_we0 : OUT STD_LOGIC;
        alphaMem0_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem0_V_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        alphaMem0_V_15_ce0 : OUT STD_LOGIC;
        alphaMem0_V_15_we0 : OUT STD_LOGIC;
        alphaMem0_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_0_ce0 : OUT STD_LOGIC;
        alphaMem1_V_0_we0 : OUT STD_LOGIC;
        alphaMem1_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_1_ce0 : OUT STD_LOGIC;
        alphaMem1_V_1_we0 : OUT STD_LOGIC;
        alphaMem1_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_2_ce0 : OUT STD_LOGIC;
        alphaMem1_V_2_we0 : OUT STD_LOGIC;
        alphaMem1_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_3_ce0 : OUT STD_LOGIC;
        alphaMem1_V_3_we0 : OUT STD_LOGIC;
        alphaMem1_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_4_ce0 : OUT STD_LOGIC;
        alphaMem1_V_4_we0 : OUT STD_LOGIC;
        alphaMem1_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_5_ce0 : OUT STD_LOGIC;
        alphaMem1_V_5_we0 : OUT STD_LOGIC;
        alphaMem1_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_6_ce0 : OUT STD_LOGIC;
        alphaMem1_V_6_we0 : OUT STD_LOGIC;
        alphaMem1_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_7_ce0 : OUT STD_LOGIC;
        alphaMem1_V_7_we0 : OUT STD_LOGIC;
        alphaMem1_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_8_ce0 : OUT STD_LOGIC;
        alphaMem1_V_8_we0 : OUT STD_LOGIC;
        alphaMem1_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_9_ce0 : OUT STD_LOGIC;
        alphaMem1_V_9_we0 : OUT STD_LOGIC;
        alphaMem1_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_10_ce0 : OUT STD_LOGIC;
        alphaMem1_V_10_we0 : OUT STD_LOGIC;
        alphaMem1_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_11_ce0 : OUT STD_LOGIC;
        alphaMem1_V_11_we0 : OUT STD_LOGIC;
        alphaMem1_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_12_ce0 : OUT STD_LOGIC;
        alphaMem1_V_12_we0 : OUT STD_LOGIC;
        alphaMem1_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_13_ce0 : OUT STD_LOGIC;
        alphaMem1_V_13_we0 : OUT STD_LOGIC;
        alphaMem1_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_14_ce0 : OUT STD_LOGIC;
        alphaMem1_V_14_we0 : OUT STD_LOGIC;
        alphaMem1_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_15_ce0 : OUT STD_LOGIC;
        alphaMem1_V_15_we0 : OUT STD_LOGIC;
        alphaMem1_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_16_ce0 : OUT STD_LOGIC;
        alphaMem1_V_16_we0 : OUT STD_LOGIC;
        alphaMem1_V_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_17_ce0 : OUT STD_LOGIC;
        alphaMem1_V_17_we0 : OUT STD_LOGIC;
        alphaMem1_V_17_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_18_ce0 : OUT STD_LOGIC;
        alphaMem1_V_18_we0 : OUT STD_LOGIC;
        alphaMem1_V_18_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_19_ce0 : OUT STD_LOGIC;
        alphaMem1_V_19_we0 : OUT STD_LOGIC;
        alphaMem1_V_19_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_20_ce0 : OUT STD_LOGIC;
        alphaMem1_V_20_we0 : OUT STD_LOGIC;
        alphaMem1_V_20_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_21_ce0 : OUT STD_LOGIC;
        alphaMem1_V_21_we0 : OUT STD_LOGIC;
        alphaMem1_V_21_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_22_ce0 : OUT STD_LOGIC;
        alphaMem1_V_22_we0 : OUT STD_LOGIC;
        alphaMem1_V_22_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_23_ce0 : OUT STD_LOGIC;
        alphaMem1_V_23_we0 : OUT STD_LOGIC;
        alphaMem1_V_23_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_24_ce0 : OUT STD_LOGIC;
        alphaMem1_V_24_we0 : OUT STD_LOGIC;
        alphaMem1_V_24_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_25_ce0 : OUT STD_LOGIC;
        alphaMem1_V_25_we0 : OUT STD_LOGIC;
        alphaMem1_V_25_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_26_ce0 : OUT STD_LOGIC;
        alphaMem1_V_26_we0 : OUT STD_LOGIC;
        alphaMem1_V_26_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_27_ce0 : OUT STD_LOGIC;
        alphaMem1_V_27_we0 : OUT STD_LOGIC;
        alphaMem1_V_27_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_28_ce0 : OUT STD_LOGIC;
        alphaMem1_V_28_we0 : OUT STD_LOGIC;
        alphaMem1_V_28_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_29_ce0 : OUT STD_LOGIC;
        alphaMem1_V_29_we0 : OUT STD_LOGIC;
        alphaMem1_V_29_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_30_ce0 : OUT STD_LOGIC;
        alphaMem1_V_30_we0 : OUT STD_LOGIC;
        alphaMem1_V_30_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem1_V_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        alphaMem1_V_31_ce0 : OUT STD_LOGIC;
        alphaMem1_V_31_we0 : OUT STD_LOGIC;
        alphaMem1_V_31_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_0_ce0 : OUT STD_LOGIC;
        alphaMem2_V_0_we0 : OUT STD_LOGIC;
        alphaMem2_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_1_ce0 : OUT STD_LOGIC;
        alphaMem2_V_1_we0 : OUT STD_LOGIC;
        alphaMem2_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_2_ce0 : OUT STD_LOGIC;
        alphaMem2_V_2_we0 : OUT STD_LOGIC;
        alphaMem2_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_3_ce0 : OUT STD_LOGIC;
        alphaMem2_V_3_we0 : OUT STD_LOGIC;
        alphaMem2_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_4_ce0 : OUT STD_LOGIC;
        alphaMem2_V_4_we0 : OUT STD_LOGIC;
        alphaMem2_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_5_ce0 : OUT STD_LOGIC;
        alphaMem2_V_5_we0 : OUT STD_LOGIC;
        alphaMem2_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_6_ce0 : OUT STD_LOGIC;
        alphaMem2_V_6_we0 : OUT STD_LOGIC;
        alphaMem2_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_7_ce0 : OUT STD_LOGIC;
        alphaMem2_V_7_we0 : OUT STD_LOGIC;
        alphaMem2_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_8_ce0 : OUT STD_LOGIC;
        alphaMem2_V_8_we0 : OUT STD_LOGIC;
        alphaMem2_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_9_ce0 : OUT STD_LOGIC;
        alphaMem2_V_9_we0 : OUT STD_LOGIC;
        alphaMem2_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_10_ce0 : OUT STD_LOGIC;
        alphaMem2_V_10_we0 : OUT STD_LOGIC;
        alphaMem2_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_11_ce0 : OUT STD_LOGIC;
        alphaMem2_V_11_we0 : OUT STD_LOGIC;
        alphaMem2_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_12_ce0 : OUT STD_LOGIC;
        alphaMem2_V_12_we0 : OUT STD_LOGIC;
        alphaMem2_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_13_ce0 : OUT STD_LOGIC;
        alphaMem2_V_13_we0 : OUT STD_LOGIC;
        alphaMem2_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_14_ce0 : OUT STD_LOGIC;
        alphaMem2_V_14_we0 : OUT STD_LOGIC;
        alphaMem2_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem2_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem2_V_15_ce0 : OUT STD_LOGIC;
        alphaMem2_V_15_we0 : OUT STD_LOGIC;
        alphaMem2_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_0_ce0 : OUT STD_LOGIC;
        alphaMem3_V_0_we0 : OUT STD_LOGIC;
        alphaMem3_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_1_ce0 : OUT STD_LOGIC;
        alphaMem3_V_1_we0 : OUT STD_LOGIC;
        alphaMem3_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_2_ce0 : OUT STD_LOGIC;
        alphaMem3_V_2_we0 : OUT STD_LOGIC;
        alphaMem3_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_3_ce0 : OUT STD_LOGIC;
        alphaMem3_V_3_we0 : OUT STD_LOGIC;
        alphaMem3_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_4_ce0 : OUT STD_LOGIC;
        alphaMem3_V_4_we0 : OUT STD_LOGIC;
        alphaMem3_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_5_ce0 : OUT STD_LOGIC;
        alphaMem3_V_5_we0 : OUT STD_LOGIC;
        alphaMem3_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_6_ce0 : OUT STD_LOGIC;
        alphaMem3_V_6_we0 : OUT STD_LOGIC;
        alphaMem3_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_7_ce0 : OUT STD_LOGIC;
        alphaMem3_V_7_we0 : OUT STD_LOGIC;
        alphaMem3_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_8_ce0 : OUT STD_LOGIC;
        alphaMem3_V_8_we0 : OUT STD_LOGIC;
        alphaMem3_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_9_ce0 : OUT STD_LOGIC;
        alphaMem3_V_9_we0 : OUT STD_LOGIC;
        alphaMem3_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_10_ce0 : OUT STD_LOGIC;
        alphaMem3_V_10_we0 : OUT STD_LOGIC;
        alphaMem3_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_11_ce0 : OUT STD_LOGIC;
        alphaMem3_V_11_we0 : OUT STD_LOGIC;
        alphaMem3_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_12_ce0 : OUT STD_LOGIC;
        alphaMem3_V_12_we0 : OUT STD_LOGIC;
        alphaMem3_V_12_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_13_ce0 : OUT STD_LOGIC;
        alphaMem3_V_13_we0 : OUT STD_LOGIC;
        alphaMem3_V_13_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_14_ce0 : OUT STD_LOGIC;
        alphaMem3_V_14_we0 : OUT STD_LOGIC;
        alphaMem3_V_14_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem3_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        alphaMem3_V_15_ce0 : OUT STD_LOGIC;
        alphaMem3_V_15_we0 : OUT STD_LOGIC;
        alphaMem3_V_15_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_0_ce0 : OUT STD_LOGIC;
        alphaMem4_V_0_we0 : OUT STD_LOGIC;
        alphaMem4_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_1_ce0 : OUT STD_LOGIC;
        alphaMem4_V_1_we0 : OUT STD_LOGIC;
        alphaMem4_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_2_ce0 : OUT STD_LOGIC;
        alphaMem4_V_2_we0 : OUT STD_LOGIC;
        alphaMem4_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        alphaMem4_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        alphaMem4_V_3_ce0 : OUT STD_LOGIC;
        alphaMem4_V_3_we0 : OUT STD_LOGIC;
        alphaMem4_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem5_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_thresMem5_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem6_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component BlackBoxJam_thresMem6_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem7_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component BlackBoxJam_thresMem7_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_alphaMem5_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem0_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (2 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component BlackBoxJam_thresMem0_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem1_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_thresMem1_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem2_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_thresMem2_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem3_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_weightMem4_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component BlackBoxJam_thresMem4_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_weightMem8_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component BlackBoxJam_alphaMem4_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        in_V : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V : OUT STD_LOGIC_VECTOR (63 downto 0);
        doInit : OUT STD_LOGIC;
        targetLayer : OUT STD_LOGIC_VECTOR (31 downto 0);
        targetMem : OUT STD_LOGIC_VECTOR (31 downto 0);
        targetInd : OUT STD_LOGIC_VECTOR (31 downto 0);
        val_V : OUT STD_LOGIC_VECTOR (63 downto 0);
        fix_val_V : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component BlackBoxJam_hostmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    weightMem5_V_0_U : component BlackBoxJam_weightMem5_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 18432,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem5_V_0_address0,
        ce0 => weightMem5_V_0_ce0,
        we0 => weightMem5_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0,
        q0 => weightMem5_V_0_q0);

    thresMem5_V_0_U : component BlackBoxJam_thresMem5_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem5_V_0_address0,
        ce0 => thresMem5_V_0_ce0,
        q0 => thresMem5_V_0_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1,
        ce1 => thresMem5_V_0_ce1,
        we1 => thresMem5_V_0_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1);

    weightMem6_V_0_U : component BlackBoxJam_weightMem6_V_0
    generic map (
        DataWidth => 4,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem6_V_0_address0,
        ce0 => weightMem6_V_0_ce0,
        we0 => weightMem6_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0,
        q0 => weightMem6_V_0_q0);

    thresMem6_V_0_U : component BlackBoxJam_thresMem6_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem6_V_0_address0,
        ce0 => thresMem6_V_0_ce0,
        q0 => thresMem6_V_0_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1,
        ce1 => thresMem6_V_0_ce1,
        we1 => thresMem6_V_0_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1);

    weightMem7_V_0_U : component BlackBoxJam_weightMem7_V_0
    generic map (
        DataWidth => 8,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem7_V_0_address0,
        ce0 => weightMem7_V_0_ce0,
        we0 => weightMem7_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0,
        q0 => weightMem7_V_0_q0);

    thresMem7_V_0_U : component BlackBoxJam_thresMem7_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem7_V_0_address0,
        ce0 => thresMem7_V_0_ce0,
        we0 => thresMem7_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0,
        q0 => thresMem7_V_0_q0);

    alphaMem5_V_0_U : component BlackBoxJam_alphaMem5_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem5_V_0_address0,
        ce0 => alphaMem5_V_0_ce0,
        we0 => alphaMem5_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0,
        q0 => alphaMem5_V_0_q0);

    alphaMem6_V_0_U : component BlackBoxJam_thresMem7_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem6_V_0_address0,
        ce0 => alphaMem6_V_0_ce0,
        we0 => alphaMem6_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0,
        q0 => alphaMem6_V_0_q0);

    alphaMem7_V_0_U : component BlackBoxJam_thresMem7_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem7_V_0_address0,
        ce0 => alphaMem7_V_0_ce0,
        we0 => alphaMem7_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0,
        q0 => alphaMem7_V_0_q0);

    weightMem0_V_0_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_0_address0,
        ce0 => weightMem0_V_0_ce0,
        we0 => weightMem0_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0,
        q0 => weightMem0_V_0_q0);

    weightMem0_V_1_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_1_address0,
        ce0 => weightMem0_V_1_ce0,
        we0 => weightMem0_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0,
        q0 => weightMem0_V_1_q0);

    weightMem0_V_2_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_2_address0,
        ce0 => weightMem0_V_2_ce0,
        we0 => weightMem0_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0,
        q0 => weightMem0_V_2_q0);

    weightMem0_V_3_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_3_address0,
        ce0 => weightMem0_V_3_ce0,
        we0 => weightMem0_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0,
        q0 => weightMem0_V_3_q0);

    weightMem0_V_4_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_4_address0,
        ce0 => weightMem0_V_4_ce0,
        we0 => weightMem0_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0,
        q0 => weightMem0_V_4_q0);

    weightMem0_V_5_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_5_address0,
        ce0 => weightMem0_V_5_ce0,
        we0 => weightMem0_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0,
        q0 => weightMem0_V_5_q0);

    weightMem0_V_6_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_6_address0,
        ce0 => weightMem0_V_6_ce0,
        we0 => weightMem0_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0,
        q0 => weightMem0_V_6_q0);

    weightMem0_V_7_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_7_address0,
        ce0 => weightMem0_V_7_ce0,
        we0 => weightMem0_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0,
        q0 => weightMem0_V_7_q0);

    weightMem0_V_8_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_8_address0,
        ce0 => weightMem0_V_8_ce0,
        we0 => weightMem0_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0,
        q0 => weightMem0_V_8_q0);

    weightMem0_V_9_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_9_address0,
        ce0 => weightMem0_V_9_ce0,
        we0 => weightMem0_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0,
        q0 => weightMem0_V_9_q0);

    weightMem0_V_10_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_10_address0,
        ce0 => weightMem0_V_10_ce0,
        we0 => weightMem0_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0,
        q0 => weightMem0_V_10_q0);

    weightMem0_V_11_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_11_address0,
        ce0 => weightMem0_V_11_ce0,
        we0 => weightMem0_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0,
        q0 => weightMem0_V_11_q0);

    weightMem0_V_12_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_12_address0,
        ce0 => weightMem0_V_12_ce0,
        we0 => weightMem0_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0,
        q0 => weightMem0_V_12_q0);

    weightMem0_V_13_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_13_address0,
        ce0 => weightMem0_V_13_ce0,
        we0 => weightMem0_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0,
        q0 => weightMem0_V_13_q0);

    weightMem0_V_14_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_14_address0,
        ce0 => weightMem0_V_14_ce0,
        we0 => weightMem0_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0,
        q0 => weightMem0_V_14_q0);

    weightMem0_V_15_U : component BlackBoxJam_weightMem0_V_0
    generic map (
        DataWidth => 3,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem0_V_15_address0,
        ce0 => weightMem0_V_15_ce0,
        we0 => weightMem0_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0,
        q0 => weightMem0_V_15_q0);

    thresMem0_V_0_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_0_address0,
        ce0 => thresMem0_V_0_ce0,
        we0 => thresMem0_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0,
        q0 => thresMem0_V_0_q0);

    thresMem0_V_1_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_1_address0,
        ce0 => thresMem0_V_1_ce0,
        we0 => thresMem0_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0,
        q0 => thresMem0_V_1_q0);

    thresMem0_V_2_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_2_address0,
        ce0 => thresMem0_V_2_ce0,
        we0 => thresMem0_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0,
        q0 => thresMem0_V_2_q0);

    thresMem0_V_3_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_3_address0,
        ce0 => thresMem0_V_3_ce0,
        we0 => thresMem0_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0,
        q0 => thresMem0_V_3_q0);

    thresMem0_V_4_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_4_address0,
        ce0 => thresMem0_V_4_ce0,
        we0 => thresMem0_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0,
        q0 => thresMem0_V_4_q0);

    thresMem0_V_5_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_5_address0,
        ce0 => thresMem0_V_5_ce0,
        we0 => thresMem0_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0,
        q0 => thresMem0_V_5_q0);

    thresMem0_V_6_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_6_address0,
        ce0 => thresMem0_V_6_ce0,
        we0 => thresMem0_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0,
        q0 => thresMem0_V_6_q0);

    thresMem0_V_7_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_7_address0,
        ce0 => thresMem0_V_7_ce0,
        we0 => thresMem0_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0,
        q0 => thresMem0_V_7_q0);

    thresMem0_V_8_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_8_address0,
        ce0 => thresMem0_V_8_ce0,
        we0 => thresMem0_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0,
        q0 => thresMem0_V_8_q0);

    thresMem0_V_9_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_9_address0,
        ce0 => thresMem0_V_9_ce0,
        we0 => thresMem0_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0,
        q0 => thresMem0_V_9_q0);

    thresMem0_V_10_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_10_address0,
        ce0 => thresMem0_V_10_ce0,
        we0 => thresMem0_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0,
        q0 => thresMem0_V_10_q0);

    thresMem0_V_11_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_11_address0,
        ce0 => thresMem0_V_11_ce0,
        we0 => thresMem0_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0,
        q0 => thresMem0_V_11_q0);

    thresMem0_V_12_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_12_address0,
        ce0 => thresMem0_V_12_ce0,
        we0 => thresMem0_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0,
        q0 => thresMem0_V_12_q0);

    thresMem0_V_13_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_13_address0,
        ce0 => thresMem0_V_13_ce0,
        we0 => thresMem0_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0,
        q0 => thresMem0_V_13_q0);

    thresMem0_V_14_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_14_address0,
        ce0 => thresMem0_V_14_ce0,
        we0 => thresMem0_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0,
        q0 => thresMem0_V_14_q0);

    thresMem0_V_15_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem0_V_15_address0,
        ce0 => thresMem0_V_15_ce0,
        we0 => thresMem0_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0,
        q0 => thresMem0_V_15_q0);

    weightMem1_V_0_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_0_address0,
        ce0 => weightMem1_V_0_ce0,
        we0 => weightMem1_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0,
        q0 => weightMem1_V_0_q0);

    weightMem1_V_1_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_1_address0,
        ce0 => weightMem1_V_1_ce0,
        we0 => weightMem1_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0,
        q0 => weightMem1_V_1_q0);

    weightMem1_V_2_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_2_address0,
        ce0 => weightMem1_V_2_ce0,
        we0 => weightMem1_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0,
        q0 => weightMem1_V_2_q0);

    weightMem1_V_3_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_3_address0,
        ce0 => weightMem1_V_3_ce0,
        we0 => weightMem1_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0,
        q0 => weightMem1_V_3_q0);

    weightMem1_V_4_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_4_address0,
        ce0 => weightMem1_V_4_ce0,
        we0 => weightMem1_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0,
        q0 => weightMem1_V_4_q0);

    weightMem1_V_5_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_5_address0,
        ce0 => weightMem1_V_5_ce0,
        we0 => weightMem1_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0,
        q0 => weightMem1_V_5_q0);

    weightMem1_V_6_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_6_address0,
        ce0 => weightMem1_V_6_ce0,
        we0 => weightMem1_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0,
        q0 => weightMem1_V_6_q0);

    weightMem1_V_7_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_7_address0,
        ce0 => weightMem1_V_7_ce0,
        we0 => weightMem1_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0,
        q0 => weightMem1_V_7_q0);

    weightMem1_V_8_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_8_address0,
        ce0 => weightMem1_V_8_ce0,
        we0 => weightMem1_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0,
        q0 => weightMem1_V_8_q0);

    weightMem1_V_9_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_9_address0,
        ce0 => weightMem1_V_9_ce0,
        we0 => weightMem1_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0,
        q0 => weightMem1_V_9_q0);

    weightMem1_V_10_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_10_address0,
        ce0 => weightMem1_V_10_ce0,
        we0 => weightMem1_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0,
        q0 => weightMem1_V_10_q0);

    weightMem1_V_11_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_11_address0,
        ce0 => weightMem1_V_11_ce0,
        we0 => weightMem1_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0,
        q0 => weightMem1_V_11_q0);

    weightMem1_V_12_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_12_address0,
        ce0 => weightMem1_V_12_ce0,
        we0 => weightMem1_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0,
        q0 => weightMem1_V_12_q0);

    weightMem1_V_13_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_13_address0,
        ce0 => weightMem1_V_13_ce0,
        we0 => weightMem1_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0,
        q0 => weightMem1_V_13_q0);

    weightMem1_V_14_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_14_address0,
        ce0 => weightMem1_V_14_ce0,
        we0 => weightMem1_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0,
        q0 => weightMem1_V_14_q0);

    weightMem1_V_15_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_15_address0,
        ce0 => weightMem1_V_15_ce0,
        we0 => weightMem1_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0,
        q0 => weightMem1_V_15_q0);

    weightMem1_V_16_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_16_address0,
        ce0 => weightMem1_V_16_ce0,
        we0 => weightMem1_V_16_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0,
        q0 => weightMem1_V_16_q0);

    weightMem1_V_17_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_17_address0,
        ce0 => weightMem1_V_17_ce0,
        we0 => weightMem1_V_17_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0,
        q0 => weightMem1_V_17_q0);

    weightMem1_V_18_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_18_address0,
        ce0 => weightMem1_V_18_ce0,
        we0 => weightMem1_V_18_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0,
        q0 => weightMem1_V_18_q0);

    weightMem1_V_19_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_19_address0,
        ce0 => weightMem1_V_19_ce0,
        we0 => weightMem1_V_19_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0,
        q0 => weightMem1_V_19_q0);

    weightMem1_V_20_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_20_address0,
        ce0 => weightMem1_V_20_ce0,
        we0 => weightMem1_V_20_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0,
        q0 => weightMem1_V_20_q0);

    weightMem1_V_21_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_21_address0,
        ce0 => weightMem1_V_21_ce0,
        we0 => weightMem1_V_21_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0,
        q0 => weightMem1_V_21_q0);

    weightMem1_V_22_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_22_address0,
        ce0 => weightMem1_V_22_ce0,
        we0 => weightMem1_V_22_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0,
        q0 => weightMem1_V_22_q0);

    weightMem1_V_23_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_23_address0,
        ce0 => weightMem1_V_23_ce0,
        we0 => weightMem1_V_23_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0,
        q0 => weightMem1_V_23_q0);

    weightMem1_V_24_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_24_address0,
        ce0 => weightMem1_V_24_ce0,
        we0 => weightMem1_V_24_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0,
        q0 => weightMem1_V_24_q0);

    weightMem1_V_25_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_25_address0,
        ce0 => weightMem1_V_25_ce0,
        we0 => weightMem1_V_25_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0,
        q0 => weightMem1_V_25_q0);

    weightMem1_V_26_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_26_address0,
        ce0 => weightMem1_V_26_ce0,
        we0 => weightMem1_V_26_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0,
        q0 => weightMem1_V_26_q0);

    weightMem1_V_27_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_27_address0,
        ce0 => weightMem1_V_27_ce0,
        we0 => weightMem1_V_27_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0,
        q0 => weightMem1_V_27_q0);

    weightMem1_V_28_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_28_address0,
        ce0 => weightMem1_V_28_ce0,
        we0 => weightMem1_V_28_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0,
        q0 => weightMem1_V_28_q0);

    weightMem1_V_29_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_29_address0,
        ce0 => weightMem1_V_29_ce0,
        we0 => weightMem1_V_29_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0,
        q0 => weightMem1_V_29_q0);

    weightMem1_V_30_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_30_address0,
        ce0 => weightMem1_V_30_ce0,
        we0 => weightMem1_V_30_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0,
        q0 => weightMem1_V_30_q0);

    weightMem1_V_31_U : component BlackBoxJam_weightMem1_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem1_V_31_address0,
        ce0 => weightMem1_V_31_ce0,
        we0 => weightMem1_V_31_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0,
        q0 => weightMem1_V_31_q0);

    thresMem1_V_0_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_0_address0,
        ce0 => thresMem1_V_0_ce0,
        we0 => thresMem1_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0,
        q0 => thresMem1_V_0_q0);

    thresMem1_V_1_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_1_address0,
        ce0 => thresMem1_V_1_ce0,
        we0 => thresMem1_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0,
        q0 => thresMem1_V_1_q0);

    thresMem1_V_2_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_2_address0,
        ce0 => thresMem1_V_2_ce0,
        we0 => thresMem1_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0,
        q0 => thresMem1_V_2_q0);

    thresMem1_V_3_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_3_address0,
        ce0 => thresMem1_V_3_ce0,
        we0 => thresMem1_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0,
        q0 => thresMem1_V_3_q0);

    thresMem1_V_4_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_4_address0,
        ce0 => thresMem1_V_4_ce0,
        we0 => thresMem1_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0,
        q0 => thresMem1_V_4_q0);

    thresMem1_V_5_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_5_address0,
        ce0 => thresMem1_V_5_ce0,
        we0 => thresMem1_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0,
        q0 => thresMem1_V_5_q0);

    thresMem1_V_6_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_6_address0,
        ce0 => thresMem1_V_6_ce0,
        we0 => thresMem1_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0,
        q0 => thresMem1_V_6_q0);

    thresMem1_V_7_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_7_address0,
        ce0 => thresMem1_V_7_ce0,
        we0 => thresMem1_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0,
        q0 => thresMem1_V_7_q0);

    thresMem1_V_8_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_8_address0,
        ce0 => thresMem1_V_8_ce0,
        we0 => thresMem1_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0,
        q0 => thresMem1_V_8_q0);

    thresMem1_V_9_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_9_address0,
        ce0 => thresMem1_V_9_ce0,
        we0 => thresMem1_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0,
        q0 => thresMem1_V_9_q0);

    thresMem1_V_10_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_10_address0,
        ce0 => thresMem1_V_10_ce0,
        we0 => thresMem1_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0,
        q0 => thresMem1_V_10_q0);

    thresMem1_V_11_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_11_address0,
        ce0 => thresMem1_V_11_ce0,
        we0 => thresMem1_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0,
        q0 => thresMem1_V_11_q0);

    thresMem1_V_12_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_12_address0,
        ce0 => thresMem1_V_12_ce0,
        we0 => thresMem1_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0,
        q0 => thresMem1_V_12_q0);

    thresMem1_V_13_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_13_address0,
        ce0 => thresMem1_V_13_ce0,
        we0 => thresMem1_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0,
        q0 => thresMem1_V_13_q0);

    thresMem1_V_14_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_14_address0,
        ce0 => thresMem1_V_14_ce0,
        we0 => thresMem1_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0,
        q0 => thresMem1_V_14_q0);

    thresMem1_V_15_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_15_address0,
        ce0 => thresMem1_V_15_ce0,
        we0 => thresMem1_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0,
        q0 => thresMem1_V_15_q0);

    thresMem1_V_16_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_16_address0,
        ce0 => thresMem1_V_16_ce0,
        we0 => thresMem1_V_16_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0,
        q0 => thresMem1_V_16_q0);

    thresMem1_V_17_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_17_address0,
        ce0 => thresMem1_V_17_ce0,
        we0 => thresMem1_V_17_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0,
        q0 => thresMem1_V_17_q0);

    thresMem1_V_18_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_18_address0,
        ce0 => thresMem1_V_18_ce0,
        we0 => thresMem1_V_18_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0,
        q0 => thresMem1_V_18_q0);

    thresMem1_V_19_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_19_address0,
        ce0 => thresMem1_V_19_ce0,
        we0 => thresMem1_V_19_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0,
        q0 => thresMem1_V_19_q0);

    thresMem1_V_20_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_20_address0,
        ce0 => thresMem1_V_20_ce0,
        we0 => thresMem1_V_20_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0,
        q0 => thresMem1_V_20_q0);

    thresMem1_V_21_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_21_address0,
        ce0 => thresMem1_V_21_ce0,
        we0 => thresMem1_V_21_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0,
        q0 => thresMem1_V_21_q0);

    thresMem1_V_22_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_22_address0,
        ce0 => thresMem1_V_22_ce0,
        we0 => thresMem1_V_22_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0,
        q0 => thresMem1_V_22_q0);

    thresMem1_V_23_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_23_address0,
        ce0 => thresMem1_V_23_ce0,
        we0 => thresMem1_V_23_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0,
        q0 => thresMem1_V_23_q0);

    thresMem1_V_24_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_24_address0,
        ce0 => thresMem1_V_24_ce0,
        we0 => thresMem1_V_24_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0,
        q0 => thresMem1_V_24_q0);

    thresMem1_V_25_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_25_address0,
        ce0 => thresMem1_V_25_ce0,
        we0 => thresMem1_V_25_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0,
        q0 => thresMem1_V_25_q0);

    thresMem1_V_26_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_26_address0,
        ce0 => thresMem1_V_26_ce0,
        we0 => thresMem1_V_26_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0,
        q0 => thresMem1_V_26_q0);

    thresMem1_V_27_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_27_address0,
        ce0 => thresMem1_V_27_ce0,
        we0 => thresMem1_V_27_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0,
        q0 => thresMem1_V_27_q0);

    thresMem1_V_28_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_28_address0,
        ce0 => thresMem1_V_28_ce0,
        we0 => thresMem1_V_28_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0,
        q0 => thresMem1_V_28_q0);

    thresMem1_V_29_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_29_address0,
        ce0 => thresMem1_V_29_ce0,
        we0 => thresMem1_V_29_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0,
        q0 => thresMem1_V_29_q0);

    thresMem1_V_30_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_30_address0,
        ce0 => thresMem1_V_30_ce0,
        we0 => thresMem1_V_30_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0,
        q0 => thresMem1_V_30_q0);

    thresMem1_V_31_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem1_V_31_address0,
        ce0 => thresMem1_V_31_ce0,
        we0 => thresMem1_V_31_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0,
        q0 => thresMem1_V_31_q0);

    weightMem2_V_0_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_0_address0,
        ce0 => weightMem2_V_0_ce0,
        we0 => weightMem2_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0,
        q0 => weightMem2_V_0_q0);

    weightMem2_V_1_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_1_address0,
        ce0 => weightMem2_V_1_ce0,
        we0 => weightMem2_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0,
        q0 => weightMem2_V_1_q0);

    weightMem2_V_2_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_2_address0,
        ce0 => weightMem2_V_2_ce0,
        we0 => weightMem2_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0,
        q0 => weightMem2_V_2_q0);

    weightMem2_V_3_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_3_address0,
        ce0 => weightMem2_V_3_ce0,
        we0 => weightMem2_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0,
        q0 => weightMem2_V_3_q0);

    weightMem2_V_4_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_4_address0,
        ce0 => weightMem2_V_4_ce0,
        we0 => weightMem2_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0,
        q0 => weightMem2_V_4_q0);

    weightMem2_V_5_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_5_address0,
        ce0 => weightMem2_V_5_ce0,
        we0 => weightMem2_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0,
        q0 => weightMem2_V_5_q0);

    weightMem2_V_6_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_6_address0,
        ce0 => weightMem2_V_6_ce0,
        we0 => weightMem2_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0,
        q0 => weightMem2_V_6_q0);

    weightMem2_V_7_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_7_address0,
        ce0 => weightMem2_V_7_ce0,
        we0 => weightMem2_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0,
        q0 => weightMem2_V_7_q0);

    weightMem2_V_8_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_8_address0,
        ce0 => weightMem2_V_8_ce0,
        we0 => weightMem2_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0,
        q0 => weightMem2_V_8_q0);

    weightMem2_V_9_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_9_address0,
        ce0 => weightMem2_V_9_ce0,
        we0 => weightMem2_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0,
        q0 => weightMem2_V_9_q0);

    weightMem2_V_10_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_10_address0,
        ce0 => weightMem2_V_10_ce0,
        we0 => weightMem2_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0,
        q0 => weightMem2_V_10_q0);

    weightMem2_V_11_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_11_address0,
        ce0 => weightMem2_V_11_ce0,
        we0 => weightMem2_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0,
        q0 => weightMem2_V_11_q0);

    weightMem2_V_12_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_12_address0,
        ce0 => weightMem2_V_12_ce0,
        we0 => weightMem2_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0,
        q0 => weightMem2_V_12_q0);

    weightMem2_V_13_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_13_address0,
        ce0 => weightMem2_V_13_ce0,
        we0 => weightMem2_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0,
        q0 => weightMem2_V_13_q0);

    weightMem2_V_14_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_14_address0,
        ce0 => weightMem2_V_14_ce0,
        we0 => weightMem2_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0,
        q0 => weightMem2_V_14_q0);

    weightMem2_V_15_U : component BlackBoxJam_weightMem2_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem2_V_15_address0,
        ce0 => weightMem2_V_15_ce0,
        we0 => weightMem2_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0,
        q0 => weightMem2_V_15_q0);

    thresMem2_V_0_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_0_address0,
        ce0 => thresMem2_V_0_ce0,
        we0 => thresMem2_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0,
        q0 => thresMem2_V_0_q0);

    thresMem2_V_1_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_1_address0,
        ce0 => thresMem2_V_1_ce0,
        we0 => thresMem2_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0,
        q0 => thresMem2_V_1_q0);

    thresMem2_V_2_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_2_address0,
        ce0 => thresMem2_V_2_ce0,
        we0 => thresMem2_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0,
        q0 => thresMem2_V_2_q0);

    thresMem2_V_3_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_3_address0,
        ce0 => thresMem2_V_3_ce0,
        we0 => thresMem2_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0,
        q0 => thresMem2_V_3_q0);

    thresMem2_V_4_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_4_address0,
        ce0 => thresMem2_V_4_ce0,
        we0 => thresMem2_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0,
        q0 => thresMem2_V_4_q0);

    thresMem2_V_5_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_5_address0,
        ce0 => thresMem2_V_5_ce0,
        we0 => thresMem2_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0,
        q0 => thresMem2_V_5_q0);

    thresMem2_V_6_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_6_address0,
        ce0 => thresMem2_V_6_ce0,
        we0 => thresMem2_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0,
        q0 => thresMem2_V_6_q0);

    thresMem2_V_7_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_7_address0,
        ce0 => thresMem2_V_7_ce0,
        we0 => thresMem2_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0,
        q0 => thresMem2_V_7_q0);

    thresMem2_V_8_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_8_address0,
        ce0 => thresMem2_V_8_ce0,
        we0 => thresMem2_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0,
        q0 => thresMem2_V_8_q0);

    thresMem2_V_9_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_9_address0,
        ce0 => thresMem2_V_9_ce0,
        we0 => thresMem2_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0,
        q0 => thresMem2_V_9_q0);

    thresMem2_V_10_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_10_address0,
        ce0 => thresMem2_V_10_ce0,
        we0 => thresMem2_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0,
        q0 => thresMem2_V_10_q0);

    thresMem2_V_11_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_11_address0,
        ce0 => thresMem2_V_11_ce0,
        we0 => thresMem2_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0,
        q0 => thresMem2_V_11_q0);

    thresMem2_V_12_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_12_address0,
        ce0 => thresMem2_V_12_ce0,
        we0 => thresMem2_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0,
        q0 => thresMem2_V_12_q0);

    thresMem2_V_13_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_13_address0,
        ce0 => thresMem2_V_13_ce0,
        we0 => thresMem2_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0,
        q0 => thresMem2_V_13_q0);

    thresMem2_V_14_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_14_address0,
        ce0 => thresMem2_V_14_ce0,
        we0 => thresMem2_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0,
        q0 => thresMem2_V_14_q0);

    thresMem2_V_15_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem2_V_15_address0,
        ce0 => thresMem2_V_15_ce0,
        we0 => thresMem2_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0,
        q0 => thresMem2_V_15_q0);

    weightMem3_V_0_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_0_address0,
        ce0 => weightMem3_V_0_ce0,
        we0 => weightMem3_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0,
        q0 => weightMem3_V_0_q0);

    weightMem3_V_1_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_1_address0,
        ce0 => weightMem3_V_1_ce0,
        we0 => weightMem3_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0,
        q0 => weightMem3_V_1_q0);

    weightMem3_V_2_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_2_address0,
        ce0 => weightMem3_V_2_ce0,
        we0 => weightMem3_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0,
        q0 => weightMem3_V_2_q0);

    weightMem3_V_3_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_3_address0,
        ce0 => weightMem3_V_3_ce0,
        we0 => weightMem3_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0,
        q0 => weightMem3_V_3_q0);

    weightMem3_V_4_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_4_address0,
        ce0 => weightMem3_V_4_ce0,
        we0 => weightMem3_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0,
        q0 => weightMem3_V_4_q0);

    weightMem3_V_5_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_5_address0,
        ce0 => weightMem3_V_5_ce0,
        we0 => weightMem3_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0,
        q0 => weightMem3_V_5_q0);

    weightMem3_V_6_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_6_address0,
        ce0 => weightMem3_V_6_ce0,
        we0 => weightMem3_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0,
        q0 => weightMem3_V_6_q0);

    weightMem3_V_7_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_7_address0,
        ce0 => weightMem3_V_7_ce0,
        we0 => weightMem3_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0,
        q0 => weightMem3_V_7_q0);

    weightMem3_V_8_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_8_address0,
        ce0 => weightMem3_V_8_ce0,
        we0 => weightMem3_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0,
        q0 => weightMem3_V_8_q0);

    weightMem3_V_9_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_9_address0,
        ce0 => weightMem3_V_9_ce0,
        we0 => weightMem3_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0,
        q0 => weightMem3_V_9_q0);

    weightMem3_V_10_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_10_address0,
        ce0 => weightMem3_V_10_ce0,
        we0 => weightMem3_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0,
        q0 => weightMem3_V_10_q0);

    weightMem3_V_11_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_11_address0,
        ce0 => weightMem3_V_11_ce0,
        we0 => weightMem3_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0,
        q0 => weightMem3_V_11_q0);

    weightMem3_V_12_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_12_address0,
        ce0 => weightMem3_V_12_ce0,
        we0 => weightMem3_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0,
        q0 => weightMem3_V_12_q0);

    weightMem3_V_13_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_13_address0,
        ce0 => weightMem3_V_13_ce0,
        we0 => weightMem3_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0,
        q0 => weightMem3_V_13_q0);

    weightMem3_V_14_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_14_address0,
        ce0 => weightMem3_V_14_ce0,
        we0 => weightMem3_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0,
        q0 => weightMem3_V_14_q0);

    weightMem3_V_15_U : component BlackBoxJam_weightMem3_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 288,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem3_V_15_address0,
        ce0 => weightMem3_V_15_ce0,
        we0 => weightMem3_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0,
        q0 => weightMem3_V_15_q0);

    thresMem3_V_0_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_0_address0,
        ce0 => thresMem3_V_0_ce0,
        we0 => thresMem3_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0,
        q0 => thresMem3_V_0_q0);

    thresMem3_V_1_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_1_address0,
        ce0 => thresMem3_V_1_ce0,
        we0 => thresMem3_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0,
        q0 => thresMem3_V_1_q0);

    thresMem3_V_2_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_2_address0,
        ce0 => thresMem3_V_2_ce0,
        we0 => thresMem3_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0,
        q0 => thresMem3_V_2_q0);

    thresMem3_V_3_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_3_address0,
        ce0 => thresMem3_V_3_ce0,
        we0 => thresMem3_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0,
        q0 => thresMem3_V_3_q0);

    thresMem3_V_4_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_4_address0,
        ce0 => thresMem3_V_4_ce0,
        we0 => thresMem3_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0,
        q0 => thresMem3_V_4_q0);

    thresMem3_V_5_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_5_address0,
        ce0 => thresMem3_V_5_ce0,
        we0 => thresMem3_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0,
        q0 => thresMem3_V_5_q0);

    thresMem3_V_6_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_6_address0,
        ce0 => thresMem3_V_6_ce0,
        we0 => thresMem3_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0,
        q0 => thresMem3_V_6_q0);

    thresMem3_V_7_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_7_address0,
        ce0 => thresMem3_V_7_ce0,
        we0 => thresMem3_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0,
        q0 => thresMem3_V_7_q0);

    thresMem3_V_8_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_8_address0,
        ce0 => thresMem3_V_8_ce0,
        we0 => thresMem3_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0,
        q0 => thresMem3_V_8_q0);

    thresMem3_V_9_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_9_address0,
        ce0 => thresMem3_V_9_ce0,
        we0 => thresMem3_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0,
        q0 => thresMem3_V_9_q0);

    thresMem3_V_10_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_10_address0,
        ce0 => thresMem3_V_10_ce0,
        we0 => thresMem3_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0,
        q0 => thresMem3_V_10_q0);

    thresMem3_V_11_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_11_address0,
        ce0 => thresMem3_V_11_ce0,
        we0 => thresMem3_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0,
        q0 => thresMem3_V_11_q0);

    thresMem3_V_12_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_12_address0,
        ce0 => thresMem3_V_12_ce0,
        we0 => thresMem3_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0,
        q0 => thresMem3_V_12_q0);

    thresMem3_V_13_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_13_address0,
        ce0 => thresMem3_V_13_ce0,
        we0 => thresMem3_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0,
        q0 => thresMem3_V_13_q0);

    thresMem3_V_14_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_14_address0,
        ce0 => thresMem3_V_14_ce0,
        we0 => thresMem3_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0,
        q0 => thresMem3_V_14_q0);

    thresMem3_V_15_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => thresMem3_V_15_address0,
        ce0 => thresMem3_V_15_ce0,
        we0 => thresMem3_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0,
        q0 => thresMem3_V_15_q0);

    weightMem4_V_0_U : component BlackBoxJam_weightMem4_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem4_V_0_address0,
        ce0 => weightMem4_V_0_ce0,
        we0 => weightMem4_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0,
        q0 => weightMem4_V_0_q0);

    weightMem4_V_1_U : component BlackBoxJam_weightMem4_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem4_V_1_address0,
        ce0 => weightMem4_V_1_ce0,
        we0 => weightMem4_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0,
        q0 => weightMem4_V_1_q0);

    weightMem4_V_2_U : component BlackBoxJam_weightMem4_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem4_V_2_address0,
        ce0 => weightMem4_V_2_ce0,
        we0 => weightMem4_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0,
        q0 => weightMem4_V_2_q0);

    weightMem4_V_3_U : component BlackBoxJam_weightMem4_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem4_V_3_address0,
        ce0 => weightMem4_V_3_ce0,
        we0 => weightMem4_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0,
        q0 => weightMem4_V_3_q0);

    thresMem4_V_0_U : component BlackBoxJam_thresMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem4_V_0_address0,
        ce0 => thresMem4_V_0_ce0,
        q0 => thresMem4_V_0_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1,
        ce1 => thresMem4_V_0_ce1,
        we1 => thresMem4_V_0_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1);

    thresMem4_V_1_U : component BlackBoxJam_thresMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem4_V_1_address0,
        ce0 => thresMem4_V_1_ce0,
        q0 => thresMem4_V_1_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1,
        ce1 => thresMem4_V_1_ce1,
        we1 => thresMem4_V_1_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1);

    thresMem4_V_2_U : component BlackBoxJam_thresMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem4_V_2_address0,
        ce0 => thresMem4_V_2_ce0,
        q0 => thresMem4_V_2_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1,
        ce1 => thresMem4_V_2_ce1,
        we1 => thresMem4_V_2_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1);

    thresMem4_V_3_U : component BlackBoxJam_thresMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_DoCompute_fu_715_thresMem4_V_3_address0,
        ce0 => thresMem4_V_3_ce0,
        q0 => thresMem4_V_3_q0,
        address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1,
        ce1 => thresMem4_V_3_ce1,
        we1 => thresMem4_V_3_we1,
        d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1);

    weightMem8_V_0_U : component BlackBoxJam_weightMem8_V_0
    generic map (
        DataWidth => 1,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem8_V_0_address0,
        ce0 => weightMem8_V_0_ce0,
        we0 => weightMem8_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0,
        q0 => weightMem8_V_0_q0);

    weightMem8_V_1_U : component BlackBoxJam_weightMem8_V_0
    generic map (
        DataWidth => 1,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem8_V_1_address0,
        ce0 => weightMem8_V_1_ce0,
        we0 => weightMem8_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0,
        q0 => weightMem8_V_1_q0);

    weightMem8_V_2_U : component BlackBoxJam_weightMem8_V_0
    generic map (
        DataWidth => 1,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem8_V_2_address0,
        ce0 => weightMem8_V_2_ce0,
        we0 => weightMem8_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0,
        q0 => weightMem8_V_2_q0);

    weightMem8_V_3_U : component BlackBoxJam_weightMem8_V_0
    generic map (
        DataWidth => 1,
        AddressRange => 8192,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => weightMem8_V_3_address0,
        ce0 => weightMem8_V_3_ce0,
        we0 => weightMem8_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0,
        q0 => weightMem8_V_3_q0);

    alphaMem0_V_0_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_0_address0,
        ce0 => alphaMem0_V_0_ce0,
        we0 => alphaMem0_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0,
        q0 => alphaMem0_V_0_q0);

    alphaMem0_V_1_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_1_address0,
        ce0 => alphaMem0_V_1_ce0,
        we0 => alphaMem0_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0,
        q0 => alphaMem0_V_1_q0);

    alphaMem0_V_2_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_2_address0,
        ce0 => alphaMem0_V_2_ce0,
        we0 => alphaMem0_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0,
        q0 => alphaMem0_V_2_q0);

    alphaMem0_V_3_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_3_address0,
        ce0 => alphaMem0_V_3_ce0,
        we0 => alphaMem0_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0,
        q0 => alphaMem0_V_3_q0);

    alphaMem0_V_4_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_4_address0,
        ce0 => alphaMem0_V_4_ce0,
        we0 => alphaMem0_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0,
        q0 => alphaMem0_V_4_q0);

    alphaMem0_V_5_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_5_address0,
        ce0 => alphaMem0_V_5_ce0,
        we0 => alphaMem0_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0,
        q0 => alphaMem0_V_5_q0);

    alphaMem0_V_6_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_6_address0,
        ce0 => alphaMem0_V_6_ce0,
        we0 => alphaMem0_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0,
        q0 => alphaMem0_V_6_q0);

    alphaMem0_V_7_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_7_address0,
        ce0 => alphaMem0_V_7_ce0,
        we0 => alphaMem0_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0,
        q0 => alphaMem0_V_7_q0);

    alphaMem0_V_8_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_8_address0,
        ce0 => alphaMem0_V_8_ce0,
        we0 => alphaMem0_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0,
        q0 => alphaMem0_V_8_q0);

    alphaMem0_V_9_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_9_address0,
        ce0 => alphaMem0_V_9_ce0,
        we0 => alphaMem0_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0,
        q0 => alphaMem0_V_9_q0);

    alphaMem0_V_10_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_10_address0,
        ce0 => alphaMem0_V_10_ce0,
        we0 => alphaMem0_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0,
        q0 => alphaMem0_V_10_q0);

    alphaMem0_V_11_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_11_address0,
        ce0 => alphaMem0_V_11_ce0,
        we0 => alphaMem0_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0,
        q0 => alphaMem0_V_11_q0);

    alphaMem0_V_12_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_12_address0,
        ce0 => alphaMem0_V_12_ce0,
        we0 => alphaMem0_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0,
        q0 => alphaMem0_V_12_q0);

    alphaMem0_V_13_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_13_address0,
        ce0 => alphaMem0_V_13_ce0,
        we0 => alphaMem0_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0,
        q0 => alphaMem0_V_13_q0);

    alphaMem0_V_14_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_14_address0,
        ce0 => alphaMem0_V_14_ce0,
        we0 => alphaMem0_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0,
        q0 => alphaMem0_V_14_q0);

    alphaMem0_V_15_U : component BlackBoxJam_thresMem0_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem0_V_15_address0,
        ce0 => alphaMem0_V_15_ce0,
        we0 => alphaMem0_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0,
        q0 => alphaMem0_V_15_q0);

    alphaMem1_V_0_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_0_address0,
        ce0 => alphaMem1_V_0_ce0,
        we0 => alphaMem1_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0,
        q0 => alphaMem1_V_0_q0);

    alphaMem1_V_1_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_1_address0,
        ce0 => alphaMem1_V_1_ce0,
        we0 => alphaMem1_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0,
        q0 => alphaMem1_V_1_q0);

    alphaMem1_V_2_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_2_address0,
        ce0 => alphaMem1_V_2_ce0,
        we0 => alphaMem1_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0,
        q0 => alphaMem1_V_2_q0);

    alphaMem1_V_3_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_3_address0,
        ce0 => alphaMem1_V_3_ce0,
        we0 => alphaMem1_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0,
        q0 => alphaMem1_V_3_q0);

    alphaMem1_V_4_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_4_address0,
        ce0 => alphaMem1_V_4_ce0,
        we0 => alphaMem1_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0,
        q0 => alphaMem1_V_4_q0);

    alphaMem1_V_5_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_5_address0,
        ce0 => alphaMem1_V_5_ce0,
        we0 => alphaMem1_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0,
        q0 => alphaMem1_V_5_q0);

    alphaMem1_V_6_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_6_address0,
        ce0 => alphaMem1_V_6_ce0,
        we0 => alphaMem1_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0,
        q0 => alphaMem1_V_6_q0);

    alphaMem1_V_7_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_7_address0,
        ce0 => alphaMem1_V_7_ce0,
        we0 => alphaMem1_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0,
        q0 => alphaMem1_V_7_q0);

    alphaMem1_V_8_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_8_address0,
        ce0 => alphaMem1_V_8_ce0,
        we0 => alphaMem1_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0,
        q0 => alphaMem1_V_8_q0);

    alphaMem1_V_9_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_9_address0,
        ce0 => alphaMem1_V_9_ce0,
        we0 => alphaMem1_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0,
        q0 => alphaMem1_V_9_q0);

    alphaMem1_V_10_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_10_address0,
        ce0 => alphaMem1_V_10_ce0,
        we0 => alphaMem1_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0,
        q0 => alphaMem1_V_10_q0);

    alphaMem1_V_11_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_11_address0,
        ce0 => alphaMem1_V_11_ce0,
        we0 => alphaMem1_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0,
        q0 => alphaMem1_V_11_q0);

    alphaMem1_V_12_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_12_address0,
        ce0 => alphaMem1_V_12_ce0,
        we0 => alphaMem1_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0,
        q0 => alphaMem1_V_12_q0);

    alphaMem1_V_13_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_13_address0,
        ce0 => alphaMem1_V_13_ce0,
        we0 => alphaMem1_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0,
        q0 => alphaMem1_V_13_q0);

    alphaMem1_V_14_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_14_address0,
        ce0 => alphaMem1_V_14_ce0,
        we0 => alphaMem1_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0,
        q0 => alphaMem1_V_14_q0);

    alphaMem1_V_15_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_15_address0,
        ce0 => alphaMem1_V_15_ce0,
        we0 => alphaMem1_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0,
        q0 => alphaMem1_V_15_q0);

    alphaMem1_V_16_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_16_address0,
        ce0 => alphaMem1_V_16_ce0,
        we0 => alphaMem1_V_16_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0,
        q0 => alphaMem1_V_16_q0);

    alphaMem1_V_17_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_17_address0,
        ce0 => alphaMem1_V_17_ce0,
        we0 => alphaMem1_V_17_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0,
        q0 => alphaMem1_V_17_q0);

    alphaMem1_V_18_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_18_address0,
        ce0 => alphaMem1_V_18_ce0,
        we0 => alphaMem1_V_18_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0,
        q0 => alphaMem1_V_18_q0);

    alphaMem1_V_19_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_19_address0,
        ce0 => alphaMem1_V_19_ce0,
        we0 => alphaMem1_V_19_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0,
        q0 => alphaMem1_V_19_q0);

    alphaMem1_V_20_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_20_address0,
        ce0 => alphaMem1_V_20_ce0,
        we0 => alphaMem1_V_20_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0,
        q0 => alphaMem1_V_20_q0);

    alphaMem1_V_21_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_21_address0,
        ce0 => alphaMem1_V_21_ce0,
        we0 => alphaMem1_V_21_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0,
        q0 => alphaMem1_V_21_q0);

    alphaMem1_V_22_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_22_address0,
        ce0 => alphaMem1_V_22_ce0,
        we0 => alphaMem1_V_22_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0,
        q0 => alphaMem1_V_22_q0);

    alphaMem1_V_23_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_23_address0,
        ce0 => alphaMem1_V_23_ce0,
        we0 => alphaMem1_V_23_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0,
        q0 => alphaMem1_V_23_q0);

    alphaMem1_V_24_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_24_address0,
        ce0 => alphaMem1_V_24_ce0,
        we0 => alphaMem1_V_24_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0,
        q0 => alphaMem1_V_24_q0);

    alphaMem1_V_25_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_25_address0,
        ce0 => alphaMem1_V_25_ce0,
        we0 => alphaMem1_V_25_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0,
        q0 => alphaMem1_V_25_q0);

    alphaMem1_V_26_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_26_address0,
        ce0 => alphaMem1_V_26_ce0,
        we0 => alphaMem1_V_26_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0,
        q0 => alphaMem1_V_26_q0);

    alphaMem1_V_27_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_27_address0,
        ce0 => alphaMem1_V_27_ce0,
        we0 => alphaMem1_V_27_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0,
        q0 => alphaMem1_V_27_q0);

    alphaMem1_V_28_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_28_address0,
        ce0 => alphaMem1_V_28_ce0,
        we0 => alphaMem1_V_28_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0,
        q0 => alphaMem1_V_28_q0);

    alphaMem1_V_29_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_29_address0,
        ce0 => alphaMem1_V_29_ce0,
        we0 => alphaMem1_V_29_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0,
        q0 => alphaMem1_V_29_q0);

    alphaMem1_V_30_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_30_address0,
        ce0 => alphaMem1_V_30_ce0,
        we0 => alphaMem1_V_30_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0,
        q0 => alphaMem1_V_30_q0);

    alphaMem1_V_31_U : component BlackBoxJam_thresMem1_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem1_V_31_address0,
        ce0 => alphaMem1_V_31_ce0,
        we0 => alphaMem1_V_31_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0,
        q0 => alphaMem1_V_31_q0);

    alphaMem2_V_0_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_0_address0,
        ce0 => alphaMem2_V_0_ce0,
        we0 => alphaMem2_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0,
        q0 => alphaMem2_V_0_q0);

    alphaMem2_V_1_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_1_address0,
        ce0 => alphaMem2_V_1_ce0,
        we0 => alphaMem2_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0,
        q0 => alphaMem2_V_1_q0);

    alphaMem2_V_2_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_2_address0,
        ce0 => alphaMem2_V_2_ce0,
        we0 => alphaMem2_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0,
        q0 => alphaMem2_V_2_q0);

    alphaMem2_V_3_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_3_address0,
        ce0 => alphaMem2_V_3_ce0,
        we0 => alphaMem2_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0,
        q0 => alphaMem2_V_3_q0);

    alphaMem2_V_4_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_4_address0,
        ce0 => alphaMem2_V_4_ce0,
        we0 => alphaMem2_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0,
        q0 => alphaMem2_V_4_q0);

    alphaMem2_V_5_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_5_address0,
        ce0 => alphaMem2_V_5_ce0,
        we0 => alphaMem2_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0,
        q0 => alphaMem2_V_5_q0);

    alphaMem2_V_6_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_6_address0,
        ce0 => alphaMem2_V_6_ce0,
        we0 => alphaMem2_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0,
        q0 => alphaMem2_V_6_q0);

    alphaMem2_V_7_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_7_address0,
        ce0 => alphaMem2_V_7_ce0,
        we0 => alphaMem2_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0,
        q0 => alphaMem2_V_7_q0);

    alphaMem2_V_8_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_8_address0,
        ce0 => alphaMem2_V_8_ce0,
        we0 => alphaMem2_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0,
        q0 => alphaMem2_V_8_q0);

    alphaMem2_V_9_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_9_address0,
        ce0 => alphaMem2_V_9_ce0,
        we0 => alphaMem2_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0,
        q0 => alphaMem2_V_9_q0);

    alphaMem2_V_10_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_10_address0,
        ce0 => alphaMem2_V_10_ce0,
        we0 => alphaMem2_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0,
        q0 => alphaMem2_V_10_q0);

    alphaMem2_V_11_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_11_address0,
        ce0 => alphaMem2_V_11_ce0,
        we0 => alphaMem2_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0,
        q0 => alphaMem2_V_11_q0);

    alphaMem2_V_12_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_12_address0,
        ce0 => alphaMem2_V_12_ce0,
        we0 => alphaMem2_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0,
        q0 => alphaMem2_V_12_q0);

    alphaMem2_V_13_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_13_address0,
        ce0 => alphaMem2_V_13_ce0,
        we0 => alphaMem2_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0,
        q0 => alphaMem2_V_13_q0);

    alphaMem2_V_14_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_14_address0,
        ce0 => alphaMem2_V_14_ce0,
        we0 => alphaMem2_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0,
        q0 => alphaMem2_V_14_q0);

    alphaMem2_V_15_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem2_V_15_address0,
        ce0 => alphaMem2_V_15_ce0,
        we0 => alphaMem2_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0,
        q0 => alphaMem2_V_15_q0);

    alphaMem3_V_0_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_0_address0,
        ce0 => alphaMem3_V_0_ce0,
        we0 => alphaMem3_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0,
        q0 => alphaMem3_V_0_q0);

    alphaMem3_V_1_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_1_address0,
        ce0 => alphaMem3_V_1_ce0,
        we0 => alphaMem3_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0,
        q0 => alphaMem3_V_1_q0);

    alphaMem3_V_2_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_2_address0,
        ce0 => alphaMem3_V_2_ce0,
        we0 => alphaMem3_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0,
        q0 => alphaMem3_V_2_q0);

    alphaMem3_V_3_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_3_address0,
        ce0 => alphaMem3_V_3_ce0,
        we0 => alphaMem3_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0,
        q0 => alphaMem3_V_3_q0);

    alphaMem3_V_4_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_4_address0,
        ce0 => alphaMem3_V_4_ce0,
        we0 => alphaMem3_V_4_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0,
        q0 => alphaMem3_V_4_q0);

    alphaMem3_V_5_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_5_address0,
        ce0 => alphaMem3_V_5_ce0,
        we0 => alphaMem3_V_5_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0,
        q0 => alphaMem3_V_5_q0);

    alphaMem3_V_6_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_6_address0,
        ce0 => alphaMem3_V_6_ce0,
        we0 => alphaMem3_V_6_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0,
        q0 => alphaMem3_V_6_q0);

    alphaMem3_V_7_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_7_address0,
        ce0 => alphaMem3_V_7_ce0,
        we0 => alphaMem3_V_7_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0,
        q0 => alphaMem3_V_7_q0);

    alphaMem3_V_8_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_8_address0,
        ce0 => alphaMem3_V_8_ce0,
        we0 => alphaMem3_V_8_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0,
        q0 => alphaMem3_V_8_q0);

    alphaMem3_V_9_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_9_address0,
        ce0 => alphaMem3_V_9_ce0,
        we0 => alphaMem3_V_9_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0,
        q0 => alphaMem3_V_9_q0);

    alphaMem3_V_10_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_10_address0,
        ce0 => alphaMem3_V_10_ce0,
        we0 => alphaMem3_V_10_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0,
        q0 => alphaMem3_V_10_q0);

    alphaMem3_V_11_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_11_address0,
        ce0 => alphaMem3_V_11_ce0,
        we0 => alphaMem3_V_11_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0,
        q0 => alphaMem3_V_11_q0);

    alphaMem3_V_12_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_12_address0,
        ce0 => alphaMem3_V_12_ce0,
        we0 => alphaMem3_V_12_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0,
        q0 => alphaMem3_V_12_q0);

    alphaMem3_V_13_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_13_address0,
        ce0 => alphaMem3_V_13_ce0,
        we0 => alphaMem3_V_13_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0,
        q0 => alphaMem3_V_13_q0);

    alphaMem3_V_14_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_14_address0,
        ce0 => alphaMem3_V_14_ce0,
        we0 => alphaMem3_V_14_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0,
        q0 => alphaMem3_V_14_q0);

    alphaMem3_V_15_U : component BlackBoxJam_thresMem2_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem3_V_15_address0,
        ce0 => alphaMem3_V_15_ce0,
        we0 => alphaMem3_V_15_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0,
        q0 => alphaMem3_V_15_q0);

    alphaMem4_V_0_U : component BlackBoxJam_alphaMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem4_V_0_address0,
        ce0 => alphaMem4_V_0_ce0,
        we0 => alphaMem4_V_0_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0,
        q0 => alphaMem4_V_0_q0);

    alphaMem4_V_1_U : component BlackBoxJam_alphaMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem4_V_1_address0,
        ce0 => alphaMem4_V_1_ce0,
        we0 => alphaMem4_V_1_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0,
        q0 => alphaMem4_V_1_q0);

    alphaMem4_V_2_U : component BlackBoxJam_alphaMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem4_V_2_address0,
        ce0 => alphaMem4_V_2_ce0,
        we0 => alphaMem4_V_2_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0,
        q0 => alphaMem4_V_2_q0);

    alphaMem4_V_3_U : component BlackBoxJam_alphaMem4_V_0
    generic map (
        DataWidth => 24,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => alphaMem4_V_3_address0,
        ce0 => alphaMem4_V_3_ce0,
        we0 => alphaMem4_V_3_we0,
        d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0,
        q0 => alphaMem4_V_3_q0);

    BlackBoxJam_control_s_axi_U : component BlackBoxJam_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        in_V => in_V,
        out_V => out_V,
        doInit => doInit,
        targetLayer => targetLayer,
        targetMem => targetMem,
        targetInd => targetInd,
        val_V => val_V,
        fix_val_V => fix_val_V);

    BlackBoxJam_hostmem_m_axi_U : component BlackBoxJam_hostmem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 64,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_HOSTMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_HOSTMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_HOSTMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_HOSTMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_HOSTMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_HOSTMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_HOSTMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_HOSTMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_HOSTMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_HOSTMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_HOSTMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_hostmem_AWVALID,
        AWREADY => m_axi_hostmem_AWREADY,
        AWADDR => m_axi_hostmem_AWADDR,
        AWID => m_axi_hostmem_AWID,
        AWLEN => m_axi_hostmem_AWLEN,
        AWSIZE => m_axi_hostmem_AWSIZE,
        AWBURST => m_axi_hostmem_AWBURST,
        AWLOCK => m_axi_hostmem_AWLOCK,
        AWCACHE => m_axi_hostmem_AWCACHE,
        AWPROT => m_axi_hostmem_AWPROT,
        AWQOS => m_axi_hostmem_AWQOS,
        AWREGION => m_axi_hostmem_AWREGION,
        AWUSER => m_axi_hostmem_AWUSER,
        WVALID => m_axi_hostmem_WVALID,
        WREADY => m_axi_hostmem_WREADY,
        WDATA => m_axi_hostmem_WDATA,
        WSTRB => m_axi_hostmem_WSTRB,
        WLAST => m_axi_hostmem_WLAST,
        WID => m_axi_hostmem_WID,
        WUSER => m_axi_hostmem_WUSER,
        ARVALID => m_axi_hostmem_ARVALID,
        ARREADY => m_axi_hostmem_ARREADY,
        ARADDR => m_axi_hostmem_ARADDR,
        ARID => m_axi_hostmem_ARID,
        ARLEN => m_axi_hostmem_ARLEN,
        ARSIZE => m_axi_hostmem_ARSIZE,
        ARBURST => m_axi_hostmem_ARBURST,
        ARLOCK => m_axi_hostmem_ARLOCK,
        ARCACHE => m_axi_hostmem_ARCACHE,
        ARPROT => m_axi_hostmem_ARPROT,
        ARQOS => m_axi_hostmem_ARQOS,
        ARREGION => m_axi_hostmem_ARREGION,
        ARUSER => m_axi_hostmem_ARUSER,
        RVALID => m_axi_hostmem_RVALID,
        RREADY => m_axi_hostmem_RREADY,
        RDATA => m_axi_hostmem_RDATA,
        RLAST => m_axi_hostmem_RLAST,
        RID => m_axi_hostmem_RID,
        RUSER => m_axi_hostmem_RUSER,
        RRESP => m_axi_hostmem_RRESP,
        BVALID => m_axi_hostmem_BVALID,
        BREADY => m_axi_hostmem_BREADY,
        BRESP => m_axi_hostmem_BRESP,
        BID => m_axi_hostmem_BID,
        BUSER => m_axi_hostmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => hostmem_ARVALID,
        I_ARREADY => hostmem_ARREADY,
        I_ARADDR => grp_DoCompute_fu_715_m_axi_in_V_ARADDR,
        I_ARID => grp_DoCompute_fu_715_m_axi_in_V_ARID,
        I_ARLEN => grp_DoCompute_fu_715_m_axi_in_V_ARLEN,
        I_ARSIZE => grp_DoCompute_fu_715_m_axi_in_V_ARSIZE,
        I_ARLOCK => grp_DoCompute_fu_715_m_axi_in_V_ARLOCK,
        I_ARCACHE => grp_DoCompute_fu_715_m_axi_in_V_ARCACHE,
        I_ARQOS => grp_DoCompute_fu_715_m_axi_in_V_ARQOS,
        I_ARPROT => grp_DoCompute_fu_715_m_axi_in_V_ARPROT,
        I_ARUSER => grp_DoCompute_fu_715_m_axi_in_V_ARUSER,
        I_ARBURST => grp_DoCompute_fu_715_m_axi_in_V_ARBURST,
        I_ARREGION => grp_DoCompute_fu_715_m_axi_in_V_ARREGION,
        I_RVALID => hostmem_RVALID,
        I_RREADY => hostmem_RREADY,
        I_RDATA => hostmem_RDATA,
        I_RID => hostmem_RID,
        I_RUSER => hostmem_RUSER,
        I_RRESP => hostmem_RRESP,
        I_RLAST => hostmem_RLAST,
        I_AWVALID => hostmem_AWVALID,
        I_AWREADY => hostmem_AWREADY,
        I_AWADDR => grp_DoCompute_fu_715_m_axi_in_V_AWADDR,
        I_AWID => grp_DoCompute_fu_715_m_axi_in_V_AWID,
        I_AWLEN => grp_DoCompute_fu_715_m_axi_in_V_AWLEN,
        I_AWSIZE => grp_DoCompute_fu_715_m_axi_in_V_AWSIZE,
        I_AWLOCK => grp_DoCompute_fu_715_m_axi_in_V_AWLOCK,
        I_AWCACHE => grp_DoCompute_fu_715_m_axi_in_V_AWCACHE,
        I_AWQOS => grp_DoCompute_fu_715_m_axi_in_V_AWQOS,
        I_AWPROT => grp_DoCompute_fu_715_m_axi_in_V_AWPROT,
        I_AWUSER => grp_DoCompute_fu_715_m_axi_in_V_AWUSER,
        I_AWBURST => grp_DoCompute_fu_715_m_axi_in_V_AWBURST,
        I_AWREGION => grp_DoCompute_fu_715_m_axi_in_V_AWREGION,
        I_WVALID => hostmem_WVALID,
        I_WREADY => hostmem_WREADY,
        I_WDATA => grp_DoCompute_fu_715_m_axi_in_V_WDATA,
        I_WID => grp_DoCompute_fu_715_m_axi_in_V_WID,
        I_WUSER => grp_DoCompute_fu_715_m_axi_in_V_WUSER,
        I_WLAST => grp_DoCompute_fu_715_m_axi_in_V_WLAST,
        I_WSTRB => grp_DoCompute_fu_715_m_axi_in_V_WSTRB,
        I_BVALID => hostmem_BVALID,
        I_BREADY => hostmem_BREADY,
        I_BRESP => hostmem_BRESP,
        I_BID => hostmem_BID,
        I_BUSER => hostmem_BUSER);

    grp_DoCompute_fu_715 : component DoCompute
    port map (
        m_axi_in_V_AWVALID => grp_DoCompute_fu_715_m_axi_in_V_AWVALID,
        m_axi_in_V_AWREADY => hostmem_AWREADY,
        m_axi_in_V_AWADDR => grp_DoCompute_fu_715_m_axi_in_V_AWADDR,
        m_axi_in_V_AWID => grp_DoCompute_fu_715_m_axi_in_V_AWID,
        m_axi_in_V_AWLEN => grp_DoCompute_fu_715_m_axi_in_V_AWLEN,
        m_axi_in_V_AWSIZE => grp_DoCompute_fu_715_m_axi_in_V_AWSIZE,
        m_axi_in_V_AWBURST => grp_DoCompute_fu_715_m_axi_in_V_AWBURST,
        m_axi_in_V_AWLOCK => grp_DoCompute_fu_715_m_axi_in_V_AWLOCK,
        m_axi_in_V_AWCACHE => grp_DoCompute_fu_715_m_axi_in_V_AWCACHE,
        m_axi_in_V_AWPROT => grp_DoCompute_fu_715_m_axi_in_V_AWPROT,
        m_axi_in_V_AWQOS => grp_DoCompute_fu_715_m_axi_in_V_AWQOS,
        m_axi_in_V_AWREGION => grp_DoCompute_fu_715_m_axi_in_V_AWREGION,
        m_axi_in_V_AWUSER => grp_DoCompute_fu_715_m_axi_in_V_AWUSER,
        m_axi_in_V_WVALID => grp_DoCompute_fu_715_m_axi_in_V_WVALID,
        m_axi_in_V_WREADY => hostmem_WREADY,
        m_axi_in_V_WDATA => grp_DoCompute_fu_715_m_axi_in_V_WDATA,
        m_axi_in_V_WSTRB => grp_DoCompute_fu_715_m_axi_in_V_WSTRB,
        m_axi_in_V_WLAST => grp_DoCompute_fu_715_m_axi_in_V_WLAST,
        m_axi_in_V_WID => grp_DoCompute_fu_715_m_axi_in_V_WID,
        m_axi_in_V_WUSER => grp_DoCompute_fu_715_m_axi_in_V_WUSER,
        m_axi_in_V_ARVALID => grp_DoCompute_fu_715_m_axi_in_V_ARVALID,
        m_axi_in_V_ARREADY => hostmem_ARREADY,
        m_axi_in_V_ARADDR => grp_DoCompute_fu_715_m_axi_in_V_ARADDR,
        m_axi_in_V_ARID => grp_DoCompute_fu_715_m_axi_in_V_ARID,
        m_axi_in_V_ARLEN => grp_DoCompute_fu_715_m_axi_in_V_ARLEN,
        m_axi_in_V_ARSIZE => grp_DoCompute_fu_715_m_axi_in_V_ARSIZE,
        m_axi_in_V_ARBURST => grp_DoCompute_fu_715_m_axi_in_V_ARBURST,
        m_axi_in_V_ARLOCK => grp_DoCompute_fu_715_m_axi_in_V_ARLOCK,
        m_axi_in_V_ARCACHE => grp_DoCompute_fu_715_m_axi_in_V_ARCACHE,
        m_axi_in_V_ARPROT => grp_DoCompute_fu_715_m_axi_in_V_ARPROT,
        m_axi_in_V_ARQOS => grp_DoCompute_fu_715_m_axi_in_V_ARQOS,
        m_axi_in_V_ARREGION => grp_DoCompute_fu_715_m_axi_in_V_ARREGION,
        m_axi_in_V_ARUSER => grp_DoCompute_fu_715_m_axi_in_V_ARUSER,
        m_axi_in_V_RVALID => hostmem_RVALID,
        m_axi_in_V_RREADY => grp_DoCompute_fu_715_m_axi_in_V_RREADY,
        m_axi_in_V_RDATA => hostmem_RDATA,
        m_axi_in_V_RLAST => hostmem_RLAST,
        m_axi_in_V_RID => hostmem_RID,
        m_axi_in_V_RUSER => hostmem_RUSER,
        m_axi_in_V_RRESP => hostmem_RRESP,
        m_axi_in_V_BVALID => hostmem_BVALID,
        m_axi_in_V_BREADY => grp_DoCompute_fu_715_m_axi_in_V_BREADY,
        m_axi_in_V_BRESP => hostmem_BRESP,
        m_axi_in_V_BID => hostmem_BID,
        m_axi_in_V_BUSER => hostmem_BUSER,
        in_V_offset => in_V1_reg_1946,
        out_V_offset => out_V3_reg_1941,
        weightMem0_V_0_address0 => grp_DoCompute_fu_715_weightMem0_V_0_address0,
        weightMem0_V_0_ce0 => grp_DoCompute_fu_715_weightMem0_V_0_ce0,
        weightMem0_V_0_d0 => grp_DoCompute_fu_715_weightMem0_V_0_d0,
        weightMem0_V_0_q0 => weightMem0_V_0_q0,
        weightMem0_V_0_we0 => grp_DoCompute_fu_715_weightMem0_V_0_we0,
        weightMem0_V_0_address1 => grp_DoCompute_fu_715_weightMem0_V_0_address1,
        weightMem0_V_0_ce1 => grp_DoCompute_fu_715_weightMem0_V_0_ce1,
        weightMem0_V_0_d1 => grp_DoCompute_fu_715_weightMem0_V_0_d1,
        weightMem0_V_0_q1 => ap_const_lv3_0,
        weightMem0_V_0_we1 => grp_DoCompute_fu_715_weightMem0_V_0_we1,
        weightMem0_V_1_address0 => grp_DoCompute_fu_715_weightMem0_V_1_address0,
        weightMem0_V_1_ce0 => grp_DoCompute_fu_715_weightMem0_V_1_ce0,
        weightMem0_V_1_d0 => grp_DoCompute_fu_715_weightMem0_V_1_d0,
        weightMem0_V_1_q0 => weightMem0_V_1_q0,
        weightMem0_V_1_we0 => grp_DoCompute_fu_715_weightMem0_V_1_we0,
        weightMem0_V_1_address1 => grp_DoCompute_fu_715_weightMem0_V_1_address1,
        weightMem0_V_1_ce1 => grp_DoCompute_fu_715_weightMem0_V_1_ce1,
        weightMem0_V_1_d1 => grp_DoCompute_fu_715_weightMem0_V_1_d1,
        weightMem0_V_1_q1 => ap_const_lv3_0,
        weightMem0_V_1_we1 => grp_DoCompute_fu_715_weightMem0_V_1_we1,
        weightMem0_V_2_address0 => grp_DoCompute_fu_715_weightMem0_V_2_address0,
        weightMem0_V_2_ce0 => grp_DoCompute_fu_715_weightMem0_V_2_ce0,
        weightMem0_V_2_d0 => grp_DoCompute_fu_715_weightMem0_V_2_d0,
        weightMem0_V_2_q0 => weightMem0_V_2_q0,
        weightMem0_V_2_we0 => grp_DoCompute_fu_715_weightMem0_V_2_we0,
        weightMem0_V_2_address1 => grp_DoCompute_fu_715_weightMem0_V_2_address1,
        weightMem0_V_2_ce1 => grp_DoCompute_fu_715_weightMem0_V_2_ce1,
        weightMem0_V_2_d1 => grp_DoCompute_fu_715_weightMem0_V_2_d1,
        weightMem0_V_2_q1 => ap_const_lv3_0,
        weightMem0_V_2_we1 => grp_DoCompute_fu_715_weightMem0_V_2_we1,
        weightMem0_V_3_address0 => grp_DoCompute_fu_715_weightMem0_V_3_address0,
        weightMem0_V_3_ce0 => grp_DoCompute_fu_715_weightMem0_V_3_ce0,
        weightMem0_V_3_d0 => grp_DoCompute_fu_715_weightMem0_V_3_d0,
        weightMem0_V_3_q0 => weightMem0_V_3_q0,
        weightMem0_V_3_we0 => grp_DoCompute_fu_715_weightMem0_V_3_we0,
        weightMem0_V_3_address1 => grp_DoCompute_fu_715_weightMem0_V_3_address1,
        weightMem0_V_3_ce1 => grp_DoCompute_fu_715_weightMem0_V_3_ce1,
        weightMem0_V_3_d1 => grp_DoCompute_fu_715_weightMem0_V_3_d1,
        weightMem0_V_3_q1 => ap_const_lv3_0,
        weightMem0_V_3_we1 => grp_DoCompute_fu_715_weightMem0_V_3_we1,
        weightMem0_V_4_address0 => grp_DoCompute_fu_715_weightMem0_V_4_address0,
        weightMem0_V_4_ce0 => grp_DoCompute_fu_715_weightMem0_V_4_ce0,
        weightMem0_V_4_d0 => grp_DoCompute_fu_715_weightMem0_V_4_d0,
        weightMem0_V_4_q0 => weightMem0_V_4_q0,
        weightMem0_V_4_we0 => grp_DoCompute_fu_715_weightMem0_V_4_we0,
        weightMem0_V_4_address1 => grp_DoCompute_fu_715_weightMem0_V_4_address1,
        weightMem0_V_4_ce1 => grp_DoCompute_fu_715_weightMem0_V_4_ce1,
        weightMem0_V_4_d1 => grp_DoCompute_fu_715_weightMem0_V_4_d1,
        weightMem0_V_4_q1 => ap_const_lv3_0,
        weightMem0_V_4_we1 => grp_DoCompute_fu_715_weightMem0_V_4_we1,
        weightMem0_V_5_address0 => grp_DoCompute_fu_715_weightMem0_V_5_address0,
        weightMem0_V_5_ce0 => grp_DoCompute_fu_715_weightMem0_V_5_ce0,
        weightMem0_V_5_d0 => grp_DoCompute_fu_715_weightMem0_V_5_d0,
        weightMem0_V_5_q0 => weightMem0_V_5_q0,
        weightMem0_V_5_we0 => grp_DoCompute_fu_715_weightMem0_V_5_we0,
        weightMem0_V_5_address1 => grp_DoCompute_fu_715_weightMem0_V_5_address1,
        weightMem0_V_5_ce1 => grp_DoCompute_fu_715_weightMem0_V_5_ce1,
        weightMem0_V_5_d1 => grp_DoCompute_fu_715_weightMem0_V_5_d1,
        weightMem0_V_5_q1 => ap_const_lv3_0,
        weightMem0_V_5_we1 => grp_DoCompute_fu_715_weightMem0_V_5_we1,
        weightMem0_V_6_address0 => grp_DoCompute_fu_715_weightMem0_V_6_address0,
        weightMem0_V_6_ce0 => grp_DoCompute_fu_715_weightMem0_V_6_ce0,
        weightMem0_V_6_d0 => grp_DoCompute_fu_715_weightMem0_V_6_d0,
        weightMem0_V_6_q0 => weightMem0_V_6_q0,
        weightMem0_V_6_we0 => grp_DoCompute_fu_715_weightMem0_V_6_we0,
        weightMem0_V_6_address1 => grp_DoCompute_fu_715_weightMem0_V_6_address1,
        weightMem0_V_6_ce1 => grp_DoCompute_fu_715_weightMem0_V_6_ce1,
        weightMem0_V_6_d1 => grp_DoCompute_fu_715_weightMem0_V_6_d1,
        weightMem0_V_6_q1 => ap_const_lv3_0,
        weightMem0_V_6_we1 => grp_DoCompute_fu_715_weightMem0_V_6_we1,
        weightMem0_V_7_address0 => grp_DoCompute_fu_715_weightMem0_V_7_address0,
        weightMem0_V_7_ce0 => grp_DoCompute_fu_715_weightMem0_V_7_ce0,
        weightMem0_V_7_d0 => grp_DoCompute_fu_715_weightMem0_V_7_d0,
        weightMem0_V_7_q0 => weightMem0_V_7_q0,
        weightMem0_V_7_we0 => grp_DoCompute_fu_715_weightMem0_V_7_we0,
        weightMem0_V_7_address1 => grp_DoCompute_fu_715_weightMem0_V_7_address1,
        weightMem0_V_7_ce1 => grp_DoCompute_fu_715_weightMem0_V_7_ce1,
        weightMem0_V_7_d1 => grp_DoCompute_fu_715_weightMem0_V_7_d1,
        weightMem0_V_7_q1 => ap_const_lv3_0,
        weightMem0_V_7_we1 => grp_DoCompute_fu_715_weightMem0_V_7_we1,
        weightMem0_V_8_address0 => grp_DoCompute_fu_715_weightMem0_V_8_address0,
        weightMem0_V_8_ce0 => grp_DoCompute_fu_715_weightMem0_V_8_ce0,
        weightMem0_V_8_d0 => grp_DoCompute_fu_715_weightMem0_V_8_d0,
        weightMem0_V_8_q0 => weightMem0_V_8_q0,
        weightMem0_V_8_we0 => grp_DoCompute_fu_715_weightMem0_V_8_we0,
        weightMem0_V_8_address1 => grp_DoCompute_fu_715_weightMem0_V_8_address1,
        weightMem0_V_8_ce1 => grp_DoCompute_fu_715_weightMem0_V_8_ce1,
        weightMem0_V_8_d1 => grp_DoCompute_fu_715_weightMem0_V_8_d1,
        weightMem0_V_8_q1 => ap_const_lv3_0,
        weightMem0_V_8_we1 => grp_DoCompute_fu_715_weightMem0_V_8_we1,
        weightMem0_V_9_address0 => grp_DoCompute_fu_715_weightMem0_V_9_address0,
        weightMem0_V_9_ce0 => grp_DoCompute_fu_715_weightMem0_V_9_ce0,
        weightMem0_V_9_d0 => grp_DoCompute_fu_715_weightMem0_V_9_d0,
        weightMem0_V_9_q0 => weightMem0_V_9_q0,
        weightMem0_V_9_we0 => grp_DoCompute_fu_715_weightMem0_V_9_we0,
        weightMem0_V_9_address1 => grp_DoCompute_fu_715_weightMem0_V_9_address1,
        weightMem0_V_9_ce1 => grp_DoCompute_fu_715_weightMem0_V_9_ce1,
        weightMem0_V_9_d1 => grp_DoCompute_fu_715_weightMem0_V_9_d1,
        weightMem0_V_9_q1 => ap_const_lv3_0,
        weightMem0_V_9_we1 => grp_DoCompute_fu_715_weightMem0_V_9_we1,
        weightMem0_V_10_address0 => grp_DoCompute_fu_715_weightMem0_V_10_address0,
        weightMem0_V_10_ce0 => grp_DoCompute_fu_715_weightMem0_V_10_ce0,
        weightMem0_V_10_d0 => grp_DoCompute_fu_715_weightMem0_V_10_d0,
        weightMem0_V_10_q0 => weightMem0_V_10_q0,
        weightMem0_V_10_we0 => grp_DoCompute_fu_715_weightMem0_V_10_we0,
        weightMem0_V_10_address1 => grp_DoCompute_fu_715_weightMem0_V_10_address1,
        weightMem0_V_10_ce1 => grp_DoCompute_fu_715_weightMem0_V_10_ce1,
        weightMem0_V_10_d1 => grp_DoCompute_fu_715_weightMem0_V_10_d1,
        weightMem0_V_10_q1 => ap_const_lv3_0,
        weightMem0_V_10_we1 => grp_DoCompute_fu_715_weightMem0_V_10_we1,
        weightMem0_V_11_address0 => grp_DoCompute_fu_715_weightMem0_V_11_address0,
        weightMem0_V_11_ce0 => grp_DoCompute_fu_715_weightMem0_V_11_ce0,
        weightMem0_V_11_d0 => grp_DoCompute_fu_715_weightMem0_V_11_d0,
        weightMem0_V_11_q0 => weightMem0_V_11_q0,
        weightMem0_V_11_we0 => grp_DoCompute_fu_715_weightMem0_V_11_we0,
        weightMem0_V_11_address1 => grp_DoCompute_fu_715_weightMem0_V_11_address1,
        weightMem0_V_11_ce1 => grp_DoCompute_fu_715_weightMem0_V_11_ce1,
        weightMem0_V_11_d1 => grp_DoCompute_fu_715_weightMem0_V_11_d1,
        weightMem0_V_11_q1 => ap_const_lv3_0,
        weightMem0_V_11_we1 => grp_DoCompute_fu_715_weightMem0_V_11_we1,
        weightMem0_V_12_address0 => grp_DoCompute_fu_715_weightMem0_V_12_address0,
        weightMem0_V_12_ce0 => grp_DoCompute_fu_715_weightMem0_V_12_ce0,
        weightMem0_V_12_d0 => grp_DoCompute_fu_715_weightMem0_V_12_d0,
        weightMem0_V_12_q0 => weightMem0_V_12_q0,
        weightMem0_V_12_we0 => grp_DoCompute_fu_715_weightMem0_V_12_we0,
        weightMem0_V_12_address1 => grp_DoCompute_fu_715_weightMem0_V_12_address1,
        weightMem0_V_12_ce1 => grp_DoCompute_fu_715_weightMem0_V_12_ce1,
        weightMem0_V_12_d1 => grp_DoCompute_fu_715_weightMem0_V_12_d1,
        weightMem0_V_12_q1 => ap_const_lv3_0,
        weightMem0_V_12_we1 => grp_DoCompute_fu_715_weightMem0_V_12_we1,
        weightMem0_V_13_address0 => grp_DoCompute_fu_715_weightMem0_V_13_address0,
        weightMem0_V_13_ce0 => grp_DoCompute_fu_715_weightMem0_V_13_ce0,
        weightMem0_V_13_d0 => grp_DoCompute_fu_715_weightMem0_V_13_d0,
        weightMem0_V_13_q0 => weightMem0_V_13_q0,
        weightMem0_V_13_we0 => grp_DoCompute_fu_715_weightMem0_V_13_we0,
        weightMem0_V_13_address1 => grp_DoCompute_fu_715_weightMem0_V_13_address1,
        weightMem0_V_13_ce1 => grp_DoCompute_fu_715_weightMem0_V_13_ce1,
        weightMem0_V_13_d1 => grp_DoCompute_fu_715_weightMem0_V_13_d1,
        weightMem0_V_13_q1 => ap_const_lv3_0,
        weightMem0_V_13_we1 => grp_DoCompute_fu_715_weightMem0_V_13_we1,
        weightMem0_V_14_address0 => grp_DoCompute_fu_715_weightMem0_V_14_address0,
        weightMem0_V_14_ce0 => grp_DoCompute_fu_715_weightMem0_V_14_ce0,
        weightMem0_V_14_d0 => grp_DoCompute_fu_715_weightMem0_V_14_d0,
        weightMem0_V_14_q0 => weightMem0_V_14_q0,
        weightMem0_V_14_we0 => grp_DoCompute_fu_715_weightMem0_V_14_we0,
        weightMem0_V_14_address1 => grp_DoCompute_fu_715_weightMem0_V_14_address1,
        weightMem0_V_14_ce1 => grp_DoCompute_fu_715_weightMem0_V_14_ce1,
        weightMem0_V_14_d1 => grp_DoCompute_fu_715_weightMem0_V_14_d1,
        weightMem0_V_14_q1 => ap_const_lv3_0,
        weightMem0_V_14_we1 => grp_DoCompute_fu_715_weightMem0_V_14_we1,
        weightMem0_V_15_address0 => grp_DoCompute_fu_715_weightMem0_V_15_address0,
        weightMem0_V_15_ce0 => grp_DoCompute_fu_715_weightMem0_V_15_ce0,
        weightMem0_V_15_d0 => grp_DoCompute_fu_715_weightMem0_V_15_d0,
        weightMem0_V_15_q0 => weightMem0_V_15_q0,
        weightMem0_V_15_we0 => grp_DoCompute_fu_715_weightMem0_V_15_we0,
        weightMem0_V_15_address1 => grp_DoCompute_fu_715_weightMem0_V_15_address1,
        weightMem0_V_15_ce1 => grp_DoCompute_fu_715_weightMem0_V_15_ce1,
        weightMem0_V_15_d1 => grp_DoCompute_fu_715_weightMem0_V_15_d1,
        weightMem0_V_15_q1 => ap_const_lv3_0,
        weightMem0_V_15_we1 => grp_DoCompute_fu_715_weightMem0_V_15_we1,
        thresMem0_V_0_address0 => grp_DoCompute_fu_715_thresMem0_V_0_address0,
        thresMem0_V_0_ce0 => grp_DoCompute_fu_715_thresMem0_V_0_ce0,
        thresMem0_V_0_d0 => grp_DoCompute_fu_715_thresMem0_V_0_d0,
        thresMem0_V_0_q0 => thresMem0_V_0_q0,
        thresMem0_V_0_we0 => grp_DoCompute_fu_715_thresMem0_V_0_we0,
        thresMem0_V_0_address1 => grp_DoCompute_fu_715_thresMem0_V_0_address1,
        thresMem0_V_0_ce1 => grp_DoCompute_fu_715_thresMem0_V_0_ce1,
        thresMem0_V_0_d1 => grp_DoCompute_fu_715_thresMem0_V_0_d1,
        thresMem0_V_0_q1 => ap_const_lv24_0,
        thresMem0_V_0_we1 => grp_DoCompute_fu_715_thresMem0_V_0_we1,
        thresMem0_V_1_address0 => grp_DoCompute_fu_715_thresMem0_V_1_address0,
        thresMem0_V_1_ce0 => grp_DoCompute_fu_715_thresMem0_V_1_ce0,
        thresMem0_V_1_d0 => grp_DoCompute_fu_715_thresMem0_V_1_d0,
        thresMem0_V_1_q0 => thresMem0_V_1_q0,
        thresMem0_V_1_we0 => grp_DoCompute_fu_715_thresMem0_V_1_we0,
        thresMem0_V_1_address1 => grp_DoCompute_fu_715_thresMem0_V_1_address1,
        thresMem0_V_1_ce1 => grp_DoCompute_fu_715_thresMem0_V_1_ce1,
        thresMem0_V_1_d1 => grp_DoCompute_fu_715_thresMem0_V_1_d1,
        thresMem0_V_1_q1 => ap_const_lv24_0,
        thresMem0_V_1_we1 => grp_DoCompute_fu_715_thresMem0_V_1_we1,
        thresMem0_V_2_address0 => grp_DoCompute_fu_715_thresMem0_V_2_address0,
        thresMem0_V_2_ce0 => grp_DoCompute_fu_715_thresMem0_V_2_ce0,
        thresMem0_V_2_d0 => grp_DoCompute_fu_715_thresMem0_V_2_d0,
        thresMem0_V_2_q0 => thresMem0_V_2_q0,
        thresMem0_V_2_we0 => grp_DoCompute_fu_715_thresMem0_V_2_we0,
        thresMem0_V_2_address1 => grp_DoCompute_fu_715_thresMem0_V_2_address1,
        thresMem0_V_2_ce1 => grp_DoCompute_fu_715_thresMem0_V_2_ce1,
        thresMem0_V_2_d1 => grp_DoCompute_fu_715_thresMem0_V_2_d1,
        thresMem0_V_2_q1 => ap_const_lv24_0,
        thresMem0_V_2_we1 => grp_DoCompute_fu_715_thresMem0_V_2_we1,
        thresMem0_V_3_address0 => grp_DoCompute_fu_715_thresMem0_V_3_address0,
        thresMem0_V_3_ce0 => grp_DoCompute_fu_715_thresMem0_V_3_ce0,
        thresMem0_V_3_d0 => grp_DoCompute_fu_715_thresMem0_V_3_d0,
        thresMem0_V_3_q0 => thresMem0_V_3_q0,
        thresMem0_V_3_we0 => grp_DoCompute_fu_715_thresMem0_V_3_we0,
        thresMem0_V_3_address1 => grp_DoCompute_fu_715_thresMem0_V_3_address1,
        thresMem0_V_3_ce1 => grp_DoCompute_fu_715_thresMem0_V_3_ce1,
        thresMem0_V_3_d1 => grp_DoCompute_fu_715_thresMem0_V_3_d1,
        thresMem0_V_3_q1 => ap_const_lv24_0,
        thresMem0_V_3_we1 => grp_DoCompute_fu_715_thresMem0_V_3_we1,
        thresMem0_V_4_address0 => grp_DoCompute_fu_715_thresMem0_V_4_address0,
        thresMem0_V_4_ce0 => grp_DoCompute_fu_715_thresMem0_V_4_ce0,
        thresMem0_V_4_d0 => grp_DoCompute_fu_715_thresMem0_V_4_d0,
        thresMem0_V_4_q0 => thresMem0_V_4_q0,
        thresMem0_V_4_we0 => grp_DoCompute_fu_715_thresMem0_V_4_we0,
        thresMem0_V_4_address1 => grp_DoCompute_fu_715_thresMem0_V_4_address1,
        thresMem0_V_4_ce1 => grp_DoCompute_fu_715_thresMem0_V_4_ce1,
        thresMem0_V_4_d1 => grp_DoCompute_fu_715_thresMem0_V_4_d1,
        thresMem0_V_4_q1 => ap_const_lv24_0,
        thresMem0_V_4_we1 => grp_DoCompute_fu_715_thresMem0_V_4_we1,
        thresMem0_V_5_address0 => grp_DoCompute_fu_715_thresMem0_V_5_address0,
        thresMem0_V_5_ce0 => grp_DoCompute_fu_715_thresMem0_V_5_ce0,
        thresMem0_V_5_d0 => grp_DoCompute_fu_715_thresMem0_V_5_d0,
        thresMem0_V_5_q0 => thresMem0_V_5_q0,
        thresMem0_V_5_we0 => grp_DoCompute_fu_715_thresMem0_V_5_we0,
        thresMem0_V_5_address1 => grp_DoCompute_fu_715_thresMem0_V_5_address1,
        thresMem0_V_5_ce1 => grp_DoCompute_fu_715_thresMem0_V_5_ce1,
        thresMem0_V_5_d1 => grp_DoCompute_fu_715_thresMem0_V_5_d1,
        thresMem0_V_5_q1 => ap_const_lv24_0,
        thresMem0_V_5_we1 => grp_DoCompute_fu_715_thresMem0_V_5_we1,
        thresMem0_V_6_address0 => grp_DoCompute_fu_715_thresMem0_V_6_address0,
        thresMem0_V_6_ce0 => grp_DoCompute_fu_715_thresMem0_V_6_ce0,
        thresMem0_V_6_d0 => grp_DoCompute_fu_715_thresMem0_V_6_d0,
        thresMem0_V_6_q0 => thresMem0_V_6_q0,
        thresMem0_V_6_we0 => grp_DoCompute_fu_715_thresMem0_V_6_we0,
        thresMem0_V_6_address1 => grp_DoCompute_fu_715_thresMem0_V_6_address1,
        thresMem0_V_6_ce1 => grp_DoCompute_fu_715_thresMem0_V_6_ce1,
        thresMem0_V_6_d1 => grp_DoCompute_fu_715_thresMem0_V_6_d1,
        thresMem0_V_6_q1 => ap_const_lv24_0,
        thresMem0_V_6_we1 => grp_DoCompute_fu_715_thresMem0_V_6_we1,
        thresMem0_V_7_address0 => grp_DoCompute_fu_715_thresMem0_V_7_address0,
        thresMem0_V_7_ce0 => grp_DoCompute_fu_715_thresMem0_V_7_ce0,
        thresMem0_V_7_d0 => grp_DoCompute_fu_715_thresMem0_V_7_d0,
        thresMem0_V_7_q0 => thresMem0_V_7_q0,
        thresMem0_V_7_we0 => grp_DoCompute_fu_715_thresMem0_V_7_we0,
        thresMem0_V_7_address1 => grp_DoCompute_fu_715_thresMem0_V_7_address1,
        thresMem0_V_7_ce1 => grp_DoCompute_fu_715_thresMem0_V_7_ce1,
        thresMem0_V_7_d1 => grp_DoCompute_fu_715_thresMem0_V_7_d1,
        thresMem0_V_7_q1 => ap_const_lv24_0,
        thresMem0_V_7_we1 => grp_DoCompute_fu_715_thresMem0_V_7_we1,
        thresMem0_V_8_address0 => grp_DoCompute_fu_715_thresMem0_V_8_address0,
        thresMem0_V_8_ce0 => grp_DoCompute_fu_715_thresMem0_V_8_ce0,
        thresMem0_V_8_d0 => grp_DoCompute_fu_715_thresMem0_V_8_d0,
        thresMem0_V_8_q0 => thresMem0_V_8_q0,
        thresMem0_V_8_we0 => grp_DoCompute_fu_715_thresMem0_V_8_we0,
        thresMem0_V_8_address1 => grp_DoCompute_fu_715_thresMem0_V_8_address1,
        thresMem0_V_8_ce1 => grp_DoCompute_fu_715_thresMem0_V_8_ce1,
        thresMem0_V_8_d1 => grp_DoCompute_fu_715_thresMem0_V_8_d1,
        thresMem0_V_8_q1 => ap_const_lv24_0,
        thresMem0_V_8_we1 => grp_DoCompute_fu_715_thresMem0_V_8_we1,
        thresMem0_V_9_address0 => grp_DoCompute_fu_715_thresMem0_V_9_address0,
        thresMem0_V_9_ce0 => grp_DoCompute_fu_715_thresMem0_V_9_ce0,
        thresMem0_V_9_d0 => grp_DoCompute_fu_715_thresMem0_V_9_d0,
        thresMem0_V_9_q0 => thresMem0_V_9_q0,
        thresMem0_V_9_we0 => grp_DoCompute_fu_715_thresMem0_V_9_we0,
        thresMem0_V_9_address1 => grp_DoCompute_fu_715_thresMem0_V_9_address1,
        thresMem0_V_9_ce1 => grp_DoCompute_fu_715_thresMem0_V_9_ce1,
        thresMem0_V_9_d1 => grp_DoCompute_fu_715_thresMem0_V_9_d1,
        thresMem0_V_9_q1 => ap_const_lv24_0,
        thresMem0_V_9_we1 => grp_DoCompute_fu_715_thresMem0_V_9_we1,
        thresMem0_V_10_address0 => grp_DoCompute_fu_715_thresMem0_V_10_address0,
        thresMem0_V_10_ce0 => grp_DoCompute_fu_715_thresMem0_V_10_ce0,
        thresMem0_V_10_d0 => grp_DoCompute_fu_715_thresMem0_V_10_d0,
        thresMem0_V_10_q0 => thresMem0_V_10_q0,
        thresMem0_V_10_we0 => grp_DoCompute_fu_715_thresMem0_V_10_we0,
        thresMem0_V_10_address1 => grp_DoCompute_fu_715_thresMem0_V_10_address1,
        thresMem0_V_10_ce1 => grp_DoCompute_fu_715_thresMem0_V_10_ce1,
        thresMem0_V_10_d1 => grp_DoCompute_fu_715_thresMem0_V_10_d1,
        thresMem0_V_10_q1 => ap_const_lv24_0,
        thresMem0_V_10_we1 => grp_DoCompute_fu_715_thresMem0_V_10_we1,
        thresMem0_V_11_address0 => grp_DoCompute_fu_715_thresMem0_V_11_address0,
        thresMem0_V_11_ce0 => grp_DoCompute_fu_715_thresMem0_V_11_ce0,
        thresMem0_V_11_d0 => grp_DoCompute_fu_715_thresMem0_V_11_d0,
        thresMem0_V_11_q0 => thresMem0_V_11_q0,
        thresMem0_V_11_we0 => grp_DoCompute_fu_715_thresMem0_V_11_we0,
        thresMem0_V_11_address1 => grp_DoCompute_fu_715_thresMem0_V_11_address1,
        thresMem0_V_11_ce1 => grp_DoCompute_fu_715_thresMem0_V_11_ce1,
        thresMem0_V_11_d1 => grp_DoCompute_fu_715_thresMem0_V_11_d1,
        thresMem0_V_11_q1 => ap_const_lv24_0,
        thresMem0_V_11_we1 => grp_DoCompute_fu_715_thresMem0_V_11_we1,
        thresMem0_V_12_address0 => grp_DoCompute_fu_715_thresMem0_V_12_address0,
        thresMem0_V_12_ce0 => grp_DoCompute_fu_715_thresMem0_V_12_ce0,
        thresMem0_V_12_d0 => grp_DoCompute_fu_715_thresMem0_V_12_d0,
        thresMem0_V_12_q0 => thresMem0_V_12_q0,
        thresMem0_V_12_we0 => grp_DoCompute_fu_715_thresMem0_V_12_we0,
        thresMem0_V_12_address1 => grp_DoCompute_fu_715_thresMem0_V_12_address1,
        thresMem0_V_12_ce1 => grp_DoCompute_fu_715_thresMem0_V_12_ce1,
        thresMem0_V_12_d1 => grp_DoCompute_fu_715_thresMem0_V_12_d1,
        thresMem0_V_12_q1 => ap_const_lv24_0,
        thresMem0_V_12_we1 => grp_DoCompute_fu_715_thresMem0_V_12_we1,
        thresMem0_V_13_address0 => grp_DoCompute_fu_715_thresMem0_V_13_address0,
        thresMem0_V_13_ce0 => grp_DoCompute_fu_715_thresMem0_V_13_ce0,
        thresMem0_V_13_d0 => grp_DoCompute_fu_715_thresMem0_V_13_d0,
        thresMem0_V_13_q0 => thresMem0_V_13_q0,
        thresMem0_V_13_we0 => grp_DoCompute_fu_715_thresMem0_V_13_we0,
        thresMem0_V_13_address1 => grp_DoCompute_fu_715_thresMem0_V_13_address1,
        thresMem0_V_13_ce1 => grp_DoCompute_fu_715_thresMem0_V_13_ce1,
        thresMem0_V_13_d1 => grp_DoCompute_fu_715_thresMem0_V_13_d1,
        thresMem0_V_13_q1 => ap_const_lv24_0,
        thresMem0_V_13_we1 => grp_DoCompute_fu_715_thresMem0_V_13_we1,
        thresMem0_V_14_address0 => grp_DoCompute_fu_715_thresMem0_V_14_address0,
        thresMem0_V_14_ce0 => grp_DoCompute_fu_715_thresMem0_V_14_ce0,
        thresMem0_V_14_d0 => grp_DoCompute_fu_715_thresMem0_V_14_d0,
        thresMem0_V_14_q0 => thresMem0_V_14_q0,
        thresMem0_V_14_we0 => grp_DoCompute_fu_715_thresMem0_V_14_we0,
        thresMem0_V_14_address1 => grp_DoCompute_fu_715_thresMem0_V_14_address1,
        thresMem0_V_14_ce1 => grp_DoCompute_fu_715_thresMem0_V_14_ce1,
        thresMem0_V_14_d1 => grp_DoCompute_fu_715_thresMem0_V_14_d1,
        thresMem0_V_14_q1 => ap_const_lv24_0,
        thresMem0_V_14_we1 => grp_DoCompute_fu_715_thresMem0_V_14_we1,
        thresMem0_V_15_address0 => grp_DoCompute_fu_715_thresMem0_V_15_address0,
        thresMem0_V_15_ce0 => grp_DoCompute_fu_715_thresMem0_V_15_ce0,
        thresMem0_V_15_d0 => grp_DoCompute_fu_715_thresMem0_V_15_d0,
        thresMem0_V_15_q0 => thresMem0_V_15_q0,
        thresMem0_V_15_we0 => grp_DoCompute_fu_715_thresMem0_V_15_we0,
        thresMem0_V_15_address1 => grp_DoCompute_fu_715_thresMem0_V_15_address1,
        thresMem0_V_15_ce1 => grp_DoCompute_fu_715_thresMem0_V_15_ce1,
        thresMem0_V_15_d1 => grp_DoCompute_fu_715_thresMem0_V_15_d1,
        thresMem0_V_15_q1 => ap_const_lv24_0,
        thresMem0_V_15_we1 => grp_DoCompute_fu_715_thresMem0_V_15_we1,
        alphaMem0_V_0_address0 => grp_DoCompute_fu_715_alphaMem0_V_0_address0,
        alphaMem0_V_0_ce0 => grp_DoCompute_fu_715_alphaMem0_V_0_ce0,
        alphaMem0_V_0_d0 => grp_DoCompute_fu_715_alphaMem0_V_0_d0,
        alphaMem0_V_0_q0 => alphaMem0_V_0_q0,
        alphaMem0_V_0_we0 => grp_DoCompute_fu_715_alphaMem0_V_0_we0,
        alphaMem0_V_0_address1 => grp_DoCompute_fu_715_alphaMem0_V_0_address1,
        alphaMem0_V_0_ce1 => grp_DoCompute_fu_715_alphaMem0_V_0_ce1,
        alphaMem0_V_0_d1 => grp_DoCompute_fu_715_alphaMem0_V_0_d1,
        alphaMem0_V_0_q1 => ap_const_lv24_0,
        alphaMem0_V_0_we1 => grp_DoCompute_fu_715_alphaMem0_V_0_we1,
        alphaMem0_V_1_address0 => grp_DoCompute_fu_715_alphaMem0_V_1_address0,
        alphaMem0_V_1_ce0 => grp_DoCompute_fu_715_alphaMem0_V_1_ce0,
        alphaMem0_V_1_d0 => grp_DoCompute_fu_715_alphaMem0_V_1_d0,
        alphaMem0_V_1_q0 => alphaMem0_V_1_q0,
        alphaMem0_V_1_we0 => grp_DoCompute_fu_715_alphaMem0_V_1_we0,
        alphaMem0_V_1_address1 => grp_DoCompute_fu_715_alphaMem0_V_1_address1,
        alphaMem0_V_1_ce1 => grp_DoCompute_fu_715_alphaMem0_V_1_ce1,
        alphaMem0_V_1_d1 => grp_DoCompute_fu_715_alphaMem0_V_1_d1,
        alphaMem0_V_1_q1 => ap_const_lv24_0,
        alphaMem0_V_1_we1 => grp_DoCompute_fu_715_alphaMem0_V_1_we1,
        alphaMem0_V_2_address0 => grp_DoCompute_fu_715_alphaMem0_V_2_address0,
        alphaMem0_V_2_ce0 => grp_DoCompute_fu_715_alphaMem0_V_2_ce0,
        alphaMem0_V_2_d0 => grp_DoCompute_fu_715_alphaMem0_V_2_d0,
        alphaMem0_V_2_q0 => alphaMem0_V_2_q0,
        alphaMem0_V_2_we0 => grp_DoCompute_fu_715_alphaMem0_V_2_we0,
        alphaMem0_V_2_address1 => grp_DoCompute_fu_715_alphaMem0_V_2_address1,
        alphaMem0_V_2_ce1 => grp_DoCompute_fu_715_alphaMem0_V_2_ce1,
        alphaMem0_V_2_d1 => grp_DoCompute_fu_715_alphaMem0_V_2_d1,
        alphaMem0_V_2_q1 => ap_const_lv24_0,
        alphaMem0_V_2_we1 => grp_DoCompute_fu_715_alphaMem0_V_2_we1,
        alphaMem0_V_3_address0 => grp_DoCompute_fu_715_alphaMem0_V_3_address0,
        alphaMem0_V_3_ce0 => grp_DoCompute_fu_715_alphaMem0_V_3_ce0,
        alphaMem0_V_3_d0 => grp_DoCompute_fu_715_alphaMem0_V_3_d0,
        alphaMem0_V_3_q0 => alphaMem0_V_3_q0,
        alphaMem0_V_3_we0 => grp_DoCompute_fu_715_alphaMem0_V_3_we0,
        alphaMem0_V_3_address1 => grp_DoCompute_fu_715_alphaMem0_V_3_address1,
        alphaMem0_V_3_ce1 => grp_DoCompute_fu_715_alphaMem0_V_3_ce1,
        alphaMem0_V_3_d1 => grp_DoCompute_fu_715_alphaMem0_V_3_d1,
        alphaMem0_V_3_q1 => ap_const_lv24_0,
        alphaMem0_V_3_we1 => grp_DoCompute_fu_715_alphaMem0_V_3_we1,
        alphaMem0_V_4_address0 => grp_DoCompute_fu_715_alphaMem0_V_4_address0,
        alphaMem0_V_4_ce0 => grp_DoCompute_fu_715_alphaMem0_V_4_ce0,
        alphaMem0_V_4_d0 => grp_DoCompute_fu_715_alphaMem0_V_4_d0,
        alphaMem0_V_4_q0 => alphaMem0_V_4_q0,
        alphaMem0_V_4_we0 => grp_DoCompute_fu_715_alphaMem0_V_4_we0,
        alphaMem0_V_4_address1 => grp_DoCompute_fu_715_alphaMem0_V_4_address1,
        alphaMem0_V_4_ce1 => grp_DoCompute_fu_715_alphaMem0_V_4_ce1,
        alphaMem0_V_4_d1 => grp_DoCompute_fu_715_alphaMem0_V_4_d1,
        alphaMem0_V_4_q1 => ap_const_lv24_0,
        alphaMem0_V_4_we1 => grp_DoCompute_fu_715_alphaMem0_V_4_we1,
        alphaMem0_V_5_address0 => grp_DoCompute_fu_715_alphaMem0_V_5_address0,
        alphaMem0_V_5_ce0 => grp_DoCompute_fu_715_alphaMem0_V_5_ce0,
        alphaMem0_V_5_d0 => grp_DoCompute_fu_715_alphaMem0_V_5_d0,
        alphaMem0_V_5_q0 => alphaMem0_V_5_q0,
        alphaMem0_V_5_we0 => grp_DoCompute_fu_715_alphaMem0_V_5_we0,
        alphaMem0_V_5_address1 => grp_DoCompute_fu_715_alphaMem0_V_5_address1,
        alphaMem0_V_5_ce1 => grp_DoCompute_fu_715_alphaMem0_V_5_ce1,
        alphaMem0_V_5_d1 => grp_DoCompute_fu_715_alphaMem0_V_5_d1,
        alphaMem0_V_5_q1 => ap_const_lv24_0,
        alphaMem0_V_5_we1 => grp_DoCompute_fu_715_alphaMem0_V_5_we1,
        alphaMem0_V_6_address0 => grp_DoCompute_fu_715_alphaMem0_V_6_address0,
        alphaMem0_V_6_ce0 => grp_DoCompute_fu_715_alphaMem0_V_6_ce0,
        alphaMem0_V_6_d0 => grp_DoCompute_fu_715_alphaMem0_V_6_d0,
        alphaMem0_V_6_q0 => alphaMem0_V_6_q0,
        alphaMem0_V_6_we0 => grp_DoCompute_fu_715_alphaMem0_V_6_we0,
        alphaMem0_V_6_address1 => grp_DoCompute_fu_715_alphaMem0_V_6_address1,
        alphaMem0_V_6_ce1 => grp_DoCompute_fu_715_alphaMem0_V_6_ce1,
        alphaMem0_V_6_d1 => grp_DoCompute_fu_715_alphaMem0_V_6_d1,
        alphaMem0_V_6_q1 => ap_const_lv24_0,
        alphaMem0_V_6_we1 => grp_DoCompute_fu_715_alphaMem0_V_6_we1,
        alphaMem0_V_7_address0 => grp_DoCompute_fu_715_alphaMem0_V_7_address0,
        alphaMem0_V_7_ce0 => grp_DoCompute_fu_715_alphaMem0_V_7_ce0,
        alphaMem0_V_7_d0 => grp_DoCompute_fu_715_alphaMem0_V_7_d0,
        alphaMem0_V_7_q0 => alphaMem0_V_7_q0,
        alphaMem0_V_7_we0 => grp_DoCompute_fu_715_alphaMem0_V_7_we0,
        alphaMem0_V_7_address1 => grp_DoCompute_fu_715_alphaMem0_V_7_address1,
        alphaMem0_V_7_ce1 => grp_DoCompute_fu_715_alphaMem0_V_7_ce1,
        alphaMem0_V_7_d1 => grp_DoCompute_fu_715_alphaMem0_V_7_d1,
        alphaMem0_V_7_q1 => ap_const_lv24_0,
        alphaMem0_V_7_we1 => grp_DoCompute_fu_715_alphaMem0_V_7_we1,
        alphaMem0_V_8_address0 => grp_DoCompute_fu_715_alphaMem0_V_8_address0,
        alphaMem0_V_8_ce0 => grp_DoCompute_fu_715_alphaMem0_V_8_ce0,
        alphaMem0_V_8_d0 => grp_DoCompute_fu_715_alphaMem0_V_8_d0,
        alphaMem0_V_8_q0 => alphaMem0_V_8_q0,
        alphaMem0_V_8_we0 => grp_DoCompute_fu_715_alphaMem0_V_8_we0,
        alphaMem0_V_8_address1 => grp_DoCompute_fu_715_alphaMem0_V_8_address1,
        alphaMem0_V_8_ce1 => grp_DoCompute_fu_715_alphaMem0_V_8_ce1,
        alphaMem0_V_8_d1 => grp_DoCompute_fu_715_alphaMem0_V_8_d1,
        alphaMem0_V_8_q1 => ap_const_lv24_0,
        alphaMem0_V_8_we1 => grp_DoCompute_fu_715_alphaMem0_V_8_we1,
        alphaMem0_V_9_address0 => grp_DoCompute_fu_715_alphaMem0_V_9_address0,
        alphaMem0_V_9_ce0 => grp_DoCompute_fu_715_alphaMem0_V_9_ce0,
        alphaMem0_V_9_d0 => grp_DoCompute_fu_715_alphaMem0_V_9_d0,
        alphaMem0_V_9_q0 => alphaMem0_V_9_q0,
        alphaMem0_V_9_we0 => grp_DoCompute_fu_715_alphaMem0_V_9_we0,
        alphaMem0_V_9_address1 => grp_DoCompute_fu_715_alphaMem0_V_9_address1,
        alphaMem0_V_9_ce1 => grp_DoCompute_fu_715_alphaMem0_V_9_ce1,
        alphaMem0_V_9_d1 => grp_DoCompute_fu_715_alphaMem0_V_9_d1,
        alphaMem0_V_9_q1 => ap_const_lv24_0,
        alphaMem0_V_9_we1 => grp_DoCompute_fu_715_alphaMem0_V_9_we1,
        alphaMem0_V_10_address0 => grp_DoCompute_fu_715_alphaMem0_V_10_address0,
        alphaMem0_V_10_ce0 => grp_DoCompute_fu_715_alphaMem0_V_10_ce0,
        alphaMem0_V_10_d0 => grp_DoCompute_fu_715_alphaMem0_V_10_d0,
        alphaMem0_V_10_q0 => alphaMem0_V_10_q0,
        alphaMem0_V_10_we0 => grp_DoCompute_fu_715_alphaMem0_V_10_we0,
        alphaMem0_V_10_address1 => grp_DoCompute_fu_715_alphaMem0_V_10_address1,
        alphaMem0_V_10_ce1 => grp_DoCompute_fu_715_alphaMem0_V_10_ce1,
        alphaMem0_V_10_d1 => grp_DoCompute_fu_715_alphaMem0_V_10_d1,
        alphaMem0_V_10_q1 => ap_const_lv24_0,
        alphaMem0_V_10_we1 => grp_DoCompute_fu_715_alphaMem0_V_10_we1,
        alphaMem0_V_11_address0 => grp_DoCompute_fu_715_alphaMem0_V_11_address0,
        alphaMem0_V_11_ce0 => grp_DoCompute_fu_715_alphaMem0_V_11_ce0,
        alphaMem0_V_11_d0 => grp_DoCompute_fu_715_alphaMem0_V_11_d0,
        alphaMem0_V_11_q0 => alphaMem0_V_11_q0,
        alphaMem0_V_11_we0 => grp_DoCompute_fu_715_alphaMem0_V_11_we0,
        alphaMem0_V_11_address1 => grp_DoCompute_fu_715_alphaMem0_V_11_address1,
        alphaMem0_V_11_ce1 => grp_DoCompute_fu_715_alphaMem0_V_11_ce1,
        alphaMem0_V_11_d1 => grp_DoCompute_fu_715_alphaMem0_V_11_d1,
        alphaMem0_V_11_q1 => ap_const_lv24_0,
        alphaMem0_V_11_we1 => grp_DoCompute_fu_715_alphaMem0_V_11_we1,
        alphaMem0_V_12_address0 => grp_DoCompute_fu_715_alphaMem0_V_12_address0,
        alphaMem0_V_12_ce0 => grp_DoCompute_fu_715_alphaMem0_V_12_ce0,
        alphaMem0_V_12_d0 => grp_DoCompute_fu_715_alphaMem0_V_12_d0,
        alphaMem0_V_12_q0 => alphaMem0_V_12_q0,
        alphaMem0_V_12_we0 => grp_DoCompute_fu_715_alphaMem0_V_12_we0,
        alphaMem0_V_12_address1 => grp_DoCompute_fu_715_alphaMem0_V_12_address1,
        alphaMem0_V_12_ce1 => grp_DoCompute_fu_715_alphaMem0_V_12_ce1,
        alphaMem0_V_12_d1 => grp_DoCompute_fu_715_alphaMem0_V_12_d1,
        alphaMem0_V_12_q1 => ap_const_lv24_0,
        alphaMem0_V_12_we1 => grp_DoCompute_fu_715_alphaMem0_V_12_we1,
        alphaMem0_V_13_address0 => grp_DoCompute_fu_715_alphaMem0_V_13_address0,
        alphaMem0_V_13_ce0 => grp_DoCompute_fu_715_alphaMem0_V_13_ce0,
        alphaMem0_V_13_d0 => grp_DoCompute_fu_715_alphaMem0_V_13_d0,
        alphaMem0_V_13_q0 => alphaMem0_V_13_q0,
        alphaMem0_V_13_we0 => grp_DoCompute_fu_715_alphaMem0_V_13_we0,
        alphaMem0_V_13_address1 => grp_DoCompute_fu_715_alphaMem0_V_13_address1,
        alphaMem0_V_13_ce1 => grp_DoCompute_fu_715_alphaMem0_V_13_ce1,
        alphaMem0_V_13_d1 => grp_DoCompute_fu_715_alphaMem0_V_13_d1,
        alphaMem0_V_13_q1 => ap_const_lv24_0,
        alphaMem0_V_13_we1 => grp_DoCompute_fu_715_alphaMem0_V_13_we1,
        alphaMem0_V_14_address0 => grp_DoCompute_fu_715_alphaMem0_V_14_address0,
        alphaMem0_V_14_ce0 => grp_DoCompute_fu_715_alphaMem0_V_14_ce0,
        alphaMem0_V_14_d0 => grp_DoCompute_fu_715_alphaMem0_V_14_d0,
        alphaMem0_V_14_q0 => alphaMem0_V_14_q0,
        alphaMem0_V_14_we0 => grp_DoCompute_fu_715_alphaMem0_V_14_we0,
        alphaMem0_V_14_address1 => grp_DoCompute_fu_715_alphaMem0_V_14_address1,
        alphaMem0_V_14_ce1 => grp_DoCompute_fu_715_alphaMem0_V_14_ce1,
        alphaMem0_V_14_d1 => grp_DoCompute_fu_715_alphaMem0_V_14_d1,
        alphaMem0_V_14_q1 => ap_const_lv24_0,
        alphaMem0_V_14_we1 => grp_DoCompute_fu_715_alphaMem0_V_14_we1,
        alphaMem0_V_15_address0 => grp_DoCompute_fu_715_alphaMem0_V_15_address0,
        alphaMem0_V_15_ce0 => grp_DoCompute_fu_715_alphaMem0_V_15_ce0,
        alphaMem0_V_15_d0 => grp_DoCompute_fu_715_alphaMem0_V_15_d0,
        alphaMem0_V_15_q0 => alphaMem0_V_15_q0,
        alphaMem0_V_15_we0 => grp_DoCompute_fu_715_alphaMem0_V_15_we0,
        alphaMem0_V_15_address1 => grp_DoCompute_fu_715_alphaMem0_V_15_address1,
        alphaMem0_V_15_ce1 => grp_DoCompute_fu_715_alphaMem0_V_15_ce1,
        alphaMem0_V_15_d1 => grp_DoCompute_fu_715_alphaMem0_V_15_d1,
        alphaMem0_V_15_q1 => ap_const_lv24_0,
        alphaMem0_V_15_we1 => grp_DoCompute_fu_715_alphaMem0_V_15_we1,
        means_in1_V_0 => means_in1_V_0,
        means_in1_V_1 => means_in1_V_1,
        means_out1_V_0 => means_out1_V_0,
        weightMem1_V_0_address0 => grp_DoCompute_fu_715_weightMem1_V_0_address0,
        weightMem1_V_0_ce0 => grp_DoCompute_fu_715_weightMem1_V_0_ce0,
        weightMem1_V_0_d0 => grp_DoCompute_fu_715_weightMem1_V_0_d0,
        weightMem1_V_0_q0 => weightMem1_V_0_q0,
        weightMem1_V_0_we0 => grp_DoCompute_fu_715_weightMem1_V_0_we0,
        weightMem1_V_0_address1 => grp_DoCompute_fu_715_weightMem1_V_0_address1,
        weightMem1_V_0_ce1 => grp_DoCompute_fu_715_weightMem1_V_0_ce1,
        weightMem1_V_0_d1 => grp_DoCompute_fu_715_weightMem1_V_0_d1,
        weightMem1_V_0_q1 => ap_const_lv32_0,
        weightMem1_V_0_we1 => grp_DoCompute_fu_715_weightMem1_V_0_we1,
        weightMem1_V_1_address0 => grp_DoCompute_fu_715_weightMem1_V_1_address0,
        weightMem1_V_1_ce0 => grp_DoCompute_fu_715_weightMem1_V_1_ce0,
        weightMem1_V_1_d0 => grp_DoCompute_fu_715_weightMem1_V_1_d0,
        weightMem1_V_1_q0 => weightMem1_V_1_q0,
        weightMem1_V_1_we0 => grp_DoCompute_fu_715_weightMem1_V_1_we0,
        weightMem1_V_1_address1 => grp_DoCompute_fu_715_weightMem1_V_1_address1,
        weightMem1_V_1_ce1 => grp_DoCompute_fu_715_weightMem1_V_1_ce1,
        weightMem1_V_1_d1 => grp_DoCompute_fu_715_weightMem1_V_1_d1,
        weightMem1_V_1_q1 => ap_const_lv32_0,
        weightMem1_V_1_we1 => grp_DoCompute_fu_715_weightMem1_V_1_we1,
        weightMem1_V_2_address0 => grp_DoCompute_fu_715_weightMem1_V_2_address0,
        weightMem1_V_2_ce0 => grp_DoCompute_fu_715_weightMem1_V_2_ce0,
        weightMem1_V_2_d0 => grp_DoCompute_fu_715_weightMem1_V_2_d0,
        weightMem1_V_2_q0 => weightMem1_V_2_q0,
        weightMem1_V_2_we0 => grp_DoCompute_fu_715_weightMem1_V_2_we0,
        weightMem1_V_2_address1 => grp_DoCompute_fu_715_weightMem1_V_2_address1,
        weightMem1_V_2_ce1 => grp_DoCompute_fu_715_weightMem1_V_2_ce1,
        weightMem1_V_2_d1 => grp_DoCompute_fu_715_weightMem1_V_2_d1,
        weightMem1_V_2_q1 => ap_const_lv32_0,
        weightMem1_V_2_we1 => grp_DoCompute_fu_715_weightMem1_V_2_we1,
        weightMem1_V_3_address0 => grp_DoCompute_fu_715_weightMem1_V_3_address0,
        weightMem1_V_3_ce0 => grp_DoCompute_fu_715_weightMem1_V_3_ce0,
        weightMem1_V_3_d0 => grp_DoCompute_fu_715_weightMem1_V_3_d0,
        weightMem1_V_3_q0 => weightMem1_V_3_q0,
        weightMem1_V_3_we0 => grp_DoCompute_fu_715_weightMem1_V_3_we0,
        weightMem1_V_3_address1 => grp_DoCompute_fu_715_weightMem1_V_3_address1,
        weightMem1_V_3_ce1 => grp_DoCompute_fu_715_weightMem1_V_3_ce1,
        weightMem1_V_3_d1 => grp_DoCompute_fu_715_weightMem1_V_3_d1,
        weightMem1_V_3_q1 => ap_const_lv32_0,
        weightMem1_V_3_we1 => grp_DoCompute_fu_715_weightMem1_V_3_we1,
        weightMem1_V_4_address0 => grp_DoCompute_fu_715_weightMem1_V_4_address0,
        weightMem1_V_4_ce0 => grp_DoCompute_fu_715_weightMem1_V_4_ce0,
        weightMem1_V_4_d0 => grp_DoCompute_fu_715_weightMem1_V_4_d0,
        weightMem1_V_4_q0 => weightMem1_V_4_q0,
        weightMem1_V_4_we0 => grp_DoCompute_fu_715_weightMem1_V_4_we0,
        weightMem1_V_4_address1 => grp_DoCompute_fu_715_weightMem1_V_4_address1,
        weightMem1_V_4_ce1 => grp_DoCompute_fu_715_weightMem1_V_4_ce1,
        weightMem1_V_4_d1 => grp_DoCompute_fu_715_weightMem1_V_4_d1,
        weightMem1_V_4_q1 => ap_const_lv32_0,
        weightMem1_V_4_we1 => grp_DoCompute_fu_715_weightMem1_V_4_we1,
        weightMem1_V_5_address0 => grp_DoCompute_fu_715_weightMem1_V_5_address0,
        weightMem1_V_5_ce0 => grp_DoCompute_fu_715_weightMem1_V_5_ce0,
        weightMem1_V_5_d0 => grp_DoCompute_fu_715_weightMem1_V_5_d0,
        weightMem1_V_5_q0 => weightMem1_V_5_q0,
        weightMem1_V_5_we0 => grp_DoCompute_fu_715_weightMem1_V_5_we0,
        weightMem1_V_5_address1 => grp_DoCompute_fu_715_weightMem1_V_5_address1,
        weightMem1_V_5_ce1 => grp_DoCompute_fu_715_weightMem1_V_5_ce1,
        weightMem1_V_5_d1 => grp_DoCompute_fu_715_weightMem1_V_5_d1,
        weightMem1_V_5_q1 => ap_const_lv32_0,
        weightMem1_V_5_we1 => grp_DoCompute_fu_715_weightMem1_V_5_we1,
        weightMem1_V_6_address0 => grp_DoCompute_fu_715_weightMem1_V_6_address0,
        weightMem1_V_6_ce0 => grp_DoCompute_fu_715_weightMem1_V_6_ce0,
        weightMem1_V_6_d0 => grp_DoCompute_fu_715_weightMem1_V_6_d0,
        weightMem1_V_6_q0 => weightMem1_V_6_q0,
        weightMem1_V_6_we0 => grp_DoCompute_fu_715_weightMem1_V_6_we0,
        weightMem1_V_6_address1 => grp_DoCompute_fu_715_weightMem1_V_6_address1,
        weightMem1_V_6_ce1 => grp_DoCompute_fu_715_weightMem1_V_6_ce1,
        weightMem1_V_6_d1 => grp_DoCompute_fu_715_weightMem1_V_6_d1,
        weightMem1_V_6_q1 => ap_const_lv32_0,
        weightMem1_V_6_we1 => grp_DoCompute_fu_715_weightMem1_V_6_we1,
        weightMem1_V_7_address0 => grp_DoCompute_fu_715_weightMem1_V_7_address0,
        weightMem1_V_7_ce0 => grp_DoCompute_fu_715_weightMem1_V_7_ce0,
        weightMem1_V_7_d0 => grp_DoCompute_fu_715_weightMem1_V_7_d0,
        weightMem1_V_7_q0 => weightMem1_V_7_q0,
        weightMem1_V_7_we0 => grp_DoCompute_fu_715_weightMem1_V_7_we0,
        weightMem1_V_7_address1 => grp_DoCompute_fu_715_weightMem1_V_7_address1,
        weightMem1_V_7_ce1 => grp_DoCompute_fu_715_weightMem1_V_7_ce1,
        weightMem1_V_7_d1 => grp_DoCompute_fu_715_weightMem1_V_7_d1,
        weightMem1_V_7_q1 => ap_const_lv32_0,
        weightMem1_V_7_we1 => grp_DoCompute_fu_715_weightMem1_V_7_we1,
        weightMem1_V_8_address0 => grp_DoCompute_fu_715_weightMem1_V_8_address0,
        weightMem1_V_8_ce0 => grp_DoCompute_fu_715_weightMem1_V_8_ce0,
        weightMem1_V_8_d0 => grp_DoCompute_fu_715_weightMem1_V_8_d0,
        weightMem1_V_8_q0 => weightMem1_V_8_q0,
        weightMem1_V_8_we0 => grp_DoCompute_fu_715_weightMem1_V_8_we0,
        weightMem1_V_8_address1 => grp_DoCompute_fu_715_weightMem1_V_8_address1,
        weightMem1_V_8_ce1 => grp_DoCompute_fu_715_weightMem1_V_8_ce1,
        weightMem1_V_8_d1 => grp_DoCompute_fu_715_weightMem1_V_8_d1,
        weightMem1_V_8_q1 => ap_const_lv32_0,
        weightMem1_V_8_we1 => grp_DoCompute_fu_715_weightMem1_V_8_we1,
        weightMem1_V_9_address0 => grp_DoCompute_fu_715_weightMem1_V_9_address0,
        weightMem1_V_9_ce0 => grp_DoCompute_fu_715_weightMem1_V_9_ce0,
        weightMem1_V_9_d0 => grp_DoCompute_fu_715_weightMem1_V_9_d0,
        weightMem1_V_9_q0 => weightMem1_V_9_q0,
        weightMem1_V_9_we0 => grp_DoCompute_fu_715_weightMem1_V_9_we0,
        weightMem1_V_9_address1 => grp_DoCompute_fu_715_weightMem1_V_9_address1,
        weightMem1_V_9_ce1 => grp_DoCompute_fu_715_weightMem1_V_9_ce1,
        weightMem1_V_9_d1 => grp_DoCompute_fu_715_weightMem1_V_9_d1,
        weightMem1_V_9_q1 => ap_const_lv32_0,
        weightMem1_V_9_we1 => grp_DoCompute_fu_715_weightMem1_V_9_we1,
        weightMem1_V_10_address0 => grp_DoCompute_fu_715_weightMem1_V_10_address0,
        weightMem1_V_10_ce0 => grp_DoCompute_fu_715_weightMem1_V_10_ce0,
        weightMem1_V_10_d0 => grp_DoCompute_fu_715_weightMem1_V_10_d0,
        weightMem1_V_10_q0 => weightMem1_V_10_q0,
        weightMem1_V_10_we0 => grp_DoCompute_fu_715_weightMem1_V_10_we0,
        weightMem1_V_10_address1 => grp_DoCompute_fu_715_weightMem1_V_10_address1,
        weightMem1_V_10_ce1 => grp_DoCompute_fu_715_weightMem1_V_10_ce1,
        weightMem1_V_10_d1 => grp_DoCompute_fu_715_weightMem1_V_10_d1,
        weightMem1_V_10_q1 => ap_const_lv32_0,
        weightMem1_V_10_we1 => grp_DoCompute_fu_715_weightMem1_V_10_we1,
        weightMem1_V_11_address0 => grp_DoCompute_fu_715_weightMem1_V_11_address0,
        weightMem1_V_11_ce0 => grp_DoCompute_fu_715_weightMem1_V_11_ce0,
        weightMem1_V_11_d0 => grp_DoCompute_fu_715_weightMem1_V_11_d0,
        weightMem1_V_11_q0 => weightMem1_V_11_q0,
        weightMem1_V_11_we0 => grp_DoCompute_fu_715_weightMem1_V_11_we0,
        weightMem1_V_11_address1 => grp_DoCompute_fu_715_weightMem1_V_11_address1,
        weightMem1_V_11_ce1 => grp_DoCompute_fu_715_weightMem1_V_11_ce1,
        weightMem1_V_11_d1 => grp_DoCompute_fu_715_weightMem1_V_11_d1,
        weightMem1_V_11_q1 => ap_const_lv32_0,
        weightMem1_V_11_we1 => grp_DoCompute_fu_715_weightMem1_V_11_we1,
        weightMem1_V_12_address0 => grp_DoCompute_fu_715_weightMem1_V_12_address0,
        weightMem1_V_12_ce0 => grp_DoCompute_fu_715_weightMem1_V_12_ce0,
        weightMem1_V_12_d0 => grp_DoCompute_fu_715_weightMem1_V_12_d0,
        weightMem1_V_12_q0 => weightMem1_V_12_q0,
        weightMem1_V_12_we0 => grp_DoCompute_fu_715_weightMem1_V_12_we0,
        weightMem1_V_12_address1 => grp_DoCompute_fu_715_weightMem1_V_12_address1,
        weightMem1_V_12_ce1 => grp_DoCompute_fu_715_weightMem1_V_12_ce1,
        weightMem1_V_12_d1 => grp_DoCompute_fu_715_weightMem1_V_12_d1,
        weightMem1_V_12_q1 => ap_const_lv32_0,
        weightMem1_V_12_we1 => grp_DoCompute_fu_715_weightMem1_V_12_we1,
        weightMem1_V_13_address0 => grp_DoCompute_fu_715_weightMem1_V_13_address0,
        weightMem1_V_13_ce0 => grp_DoCompute_fu_715_weightMem1_V_13_ce0,
        weightMem1_V_13_d0 => grp_DoCompute_fu_715_weightMem1_V_13_d0,
        weightMem1_V_13_q0 => weightMem1_V_13_q0,
        weightMem1_V_13_we0 => grp_DoCompute_fu_715_weightMem1_V_13_we0,
        weightMem1_V_13_address1 => grp_DoCompute_fu_715_weightMem1_V_13_address1,
        weightMem1_V_13_ce1 => grp_DoCompute_fu_715_weightMem1_V_13_ce1,
        weightMem1_V_13_d1 => grp_DoCompute_fu_715_weightMem1_V_13_d1,
        weightMem1_V_13_q1 => ap_const_lv32_0,
        weightMem1_V_13_we1 => grp_DoCompute_fu_715_weightMem1_V_13_we1,
        weightMem1_V_14_address0 => grp_DoCompute_fu_715_weightMem1_V_14_address0,
        weightMem1_V_14_ce0 => grp_DoCompute_fu_715_weightMem1_V_14_ce0,
        weightMem1_V_14_d0 => grp_DoCompute_fu_715_weightMem1_V_14_d0,
        weightMem1_V_14_q0 => weightMem1_V_14_q0,
        weightMem1_V_14_we0 => grp_DoCompute_fu_715_weightMem1_V_14_we0,
        weightMem1_V_14_address1 => grp_DoCompute_fu_715_weightMem1_V_14_address1,
        weightMem1_V_14_ce1 => grp_DoCompute_fu_715_weightMem1_V_14_ce1,
        weightMem1_V_14_d1 => grp_DoCompute_fu_715_weightMem1_V_14_d1,
        weightMem1_V_14_q1 => ap_const_lv32_0,
        weightMem1_V_14_we1 => grp_DoCompute_fu_715_weightMem1_V_14_we1,
        weightMem1_V_15_address0 => grp_DoCompute_fu_715_weightMem1_V_15_address0,
        weightMem1_V_15_ce0 => grp_DoCompute_fu_715_weightMem1_V_15_ce0,
        weightMem1_V_15_d0 => grp_DoCompute_fu_715_weightMem1_V_15_d0,
        weightMem1_V_15_q0 => weightMem1_V_15_q0,
        weightMem1_V_15_we0 => grp_DoCompute_fu_715_weightMem1_V_15_we0,
        weightMem1_V_15_address1 => grp_DoCompute_fu_715_weightMem1_V_15_address1,
        weightMem1_V_15_ce1 => grp_DoCompute_fu_715_weightMem1_V_15_ce1,
        weightMem1_V_15_d1 => grp_DoCompute_fu_715_weightMem1_V_15_d1,
        weightMem1_V_15_q1 => ap_const_lv32_0,
        weightMem1_V_15_we1 => grp_DoCompute_fu_715_weightMem1_V_15_we1,
        weightMem1_V_16_address0 => grp_DoCompute_fu_715_weightMem1_V_16_address0,
        weightMem1_V_16_ce0 => grp_DoCompute_fu_715_weightMem1_V_16_ce0,
        weightMem1_V_16_d0 => grp_DoCompute_fu_715_weightMem1_V_16_d0,
        weightMem1_V_16_q0 => weightMem1_V_16_q0,
        weightMem1_V_16_we0 => grp_DoCompute_fu_715_weightMem1_V_16_we0,
        weightMem1_V_16_address1 => grp_DoCompute_fu_715_weightMem1_V_16_address1,
        weightMem1_V_16_ce1 => grp_DoCompute_fu_715_weightMem1_V_16_ce1,
        weightMem1_V_16_d1 => grp_DoCompute_fu_715_weightMem1_V_16_d1,
        weightMem1_V_16_q1 => ap_const_lv32_0,
        weightMem1_V_16_we1 => grp_DoCompute_fu_715_weightMem1_V_16_we1,
        weightMem1_V_17_address0 => grp_DoCompute_fu_715_weightMem1_V_17_address0,
        weightMem1_V_17_ce0 => grp_DoCompute_fu_715_weightMem1_V_17_ce0,
        weightMem1_V_17_d0 => grp_DoCompute_fu_715_weightMem1_V_17_d0,
        weightMem1_V_17_q0 => weightMem1_V_17_q0,
        weightMem1_V_17_we0 => grp_DoCompute_fu_715_weightMem1_V_17_we0,
        weightMem1_V_17_address1 => grp_DoCompute_fu_715_weightMem1_V_17_address1,
        weightMem1_V_17_ce1 => grp_DoCompute_fu_715_weightMem1_V_17_ce1,
        weightMem1_V_17_d1 => grp_DoCompute_fu_715_weightMem1_V_17_d1,
        weightMem1_V_17_q1 => ap_const_lv32_0,
        weightMem1_V_17_we1 => grp_DoCompute_fu_715_weightMem1_V_17_we1,
        weightMem1_V_18_address0 => grp_DoCompute_fu_715_weightMem1_V_18_address0,
        weightMem1_V_18_ce0 => grp_DoCompute_fu_715_weightMem1_V_18_ce0,
        weightMem1_V_18_d0 => grp_DoCompute_fu_715_weightMem1_V_18_d0,
        weightMem1_V_18_q0 => weightMem1_V_18_q0,
        weightMem1_V_18_we0 => grp_DoCompute_fu_715_weightMem1_V_18_we0,
        weightMem1_V_18_address1 => grp_DoCompute_fu_715_weightMem1_V_18_address1,
        weightMem1_V_18_ce1 => grp_DoCompute_fu_715_weightMem1_V_18_ce1,
        weightMem1_V_18_d1 => grp_DoCompute_fu_715_weightMem1_V_18_d1,
        weightMem1_V_18_q1 => ap_const_lv32_0,
        weightMem1_V_18_we1 => grp_DoCompute_fu_715_weightMem1_V_18_we1,
        weightMem1_V_19_address0 => grp_DoCompute_fu_715_weightMem1_V_19_address0,
        weightMem1_V_19_ce0 => grp_DoCompute_fu_715_weightMem1_V_19_ce0,
        weightMem1_V_19_d0 => grp_DoCompute_fu_715_weightMem1_V_19_d0,
        weightMem1_V_19_q0 => weightMem1_V_19_q0,
        weightMem1_V_19_we0 => grp_DoCompute_fu_715_weightMem1_V_19_we0,
        weightMem1_V_19_address1 => grp_DoCompute_fu_715_weightMem1_V_19_address1,
        weightMem1_V_19_ce1 => grp_DoCompute_fu_715_weightMem1_V_19_ce1,
        weightMem1_V_19_d1 => grp_DoCompute_fu_715_weightMem1_V_19_d1,
        weightMem1_V_19_q1 => ap_const_lv32_0,
        weightMem1_V_19_we1 => grp_DoCompute_fu_715_weightMem1_V_19_we1,
        weightMem1_V_20_address0 => grp_DoCompute_fu_715_weightMem1_V_20_address0,
        weightMem1_V_20_ce0 => grp_DoCompute_fu_715_weightMem1_V_20_ce0,
        weightMem1_V_20_d0 => grp_DoCompute_fu_715_weightMem1_V_20_d0,
        weightMem1_V_20_q0 => weightMem1_V_20_q0,
        weightMem1_V_20_we0 => grp_DoCompute_fu_715_weightMem1_V_20_we0,
        weightMem1_V_20_address1 => grp_DoCompute_fu_715_weightMem1_V_20_address1,
        weightMem1_V_20_ce1 => grp_DoCompute_fu_715_weightMem1_V_20_ce1,
        weightMem1_V_20_d1 => grp_DoCompute_fu_715_weightMem1_V_20_d1,
        weightMem1_V_20_q1 => ap_const_lv32_0,
        weightMem1_V_20_we1 => grp_DoCompute_fu_715_weightMem1_V_20_we1,
        weightMem1_V_21_address0 => grp_DoCompute_fu_715_weightMem1_V_21_address0,
        weightMem1_V_21_ce0 => grp_DoCompute_fu_715_weightMem1_V_21_ce0,
        weightMem1_V_21_d0 => grp_DoCompute_fu_715_weightMem1_V_21_d0,
        weightMem1_V_21_q0 => weightMem1_V_21_q0,
        weightMem1_V_21_we0 => grp_DoCompute_fu_715_weightMem1_V_21_we0,
        weightMem1_V_21_address1 => grp_DoCompute_fu_715_weightMem1_V_21_address1,
        weightMem1_V_21_ce1 => grp_DoCompute_fu_715_weightMem1_V_21_ce1,
        weightMem1_V_21_d1 => grp_DoCompute_fu_715_weightMem1_V_21_d1,
        weightMem1_V_21_q1 => ap_const_lv32_0,
        weightMem1_V_21_we1 => grp_DoCompute_fu_715_weightMem1_V_21_we1,
        weightMem1_V_22_address0 => grp_DoCompute_fu_715_weightMem1_V_22_address0,
        weightMem1_V_22_ce0 => grp_DoCompute_fu_715_weightMem1_V_22_ce0,
        weightMem1_V_22_d0 => grp_DoCompute_fu_715_weightMem1_V_22_d0,
        weightMem1_V_22_q0 => weightMem1_V_22_q0,
        weightMem1_V_22_we0 => grp_DoCompute_fu_715_weightMem1_V_22_we0,
        weightMem1_V_22_address1 => grp_DoCompute_fu_715_weightMem1_V_22_address1,
        weightMem1_V_22_ce1 => grp_DoCompute_fu_715_weightMem1_V_22_ce1,
        weightMem1_V_22_d1 => grp_DoCompute_fu_715_weightMem1_V_22_d1,
        weightMem1_V_22_q1 => ap_const_lv32_0,
        weightMem1_V_22_we1 => grp_DoCompute_fu_715_weightMem1_V_22_we1,
        weightMem1_V_23_address0 => grp_DoCompute_fu_715_weightMem1_V_23_address0,
        weightMem1_V_23_ce0 => grp_DoCompute_fu_715_weightMem1_V_23_ce0,
        weightMem1_V_23_d0 => grp_DoCompute_fu_715_weightMem1_V_23_d0,
        weightMem1_V_23_q0 => weightMem1_V_23_q0,
        weightMem1_V_23_we0 => grp_DoCompute_fu_715_weightMem1_V_23_we0,
        weightMem1_V_23_address1 => grp_DoCompute_fu_715_weightMem1_V_23_address1,
        weightMem1_V_23_ce1 => grp_DoCompute_fu_715_weightMem1_V_23_ce1,
        weightMem1_V_23_d1 => grp_DoCompute_fu_715_weightMem1_V_23_d1,
        weightMem1_V_23_q1 => ap_const_lv32_0,
        weightMem1_V_23_we1 => grp_DoCompute_fu_715_weightMem1_V_23_we1,
        weightMem1_V_24_address0 => grp_DoCompute_fu_715_weightMem1_V_24_address0,
        weightMem1_V_24_ce0 => grp_DoCompute_fu_715_weightMem1_V_24_ce0,
        weightMem1_V_24_d0 => grp_DoCompute_fu_715_weightMem1_V_24_d0,
        weightMem1_V_24_q0 => weightMem1_V_24_q0,
        weightMem1_V_24_we0 => grp_DoCompute_fu_715_weightMem1_V_24_we0,
        weightMem1_V_24_address1 => grp_DoCompute_fu_715_weightMem1_V_24_address1,
        weightMem1_V_24_ce1 => grp_DoCompute_fu_715_weightMem1_V_24_ce1,
        weightMem1_V_24_d1 => grp_DoCompute_fu_715_weightMem1_V_24_d1,
        weightMem1_V_24_q1 => ap_const_lv32_0,
        weightMem1_V_24_we1 => grp_DoCompute_fu_715_weightMem1_V_24_we1,
        weightMem1_V_25_address0 => grp_DoCompute_fu_715_weightMem1_V_25_address0,
        weightMem1_V_25_ce0 => grp_DoCompute_fu_715_weightMem1_V_25_ce0,
        weightMem1_V_25_d0 => grp_DoCompute_fu_715_weightMem1_V_25_d0,
        weightMem1_V_25_q0 => weightMem1_V_25_q0,
        weightMem1_V_25_we0 => grp_DoCompute_fu_715_weightMem1_V_25_we0,
        weightMem1_V_25_address1 => grp_DoCompute_fu_715_weightMem1_V_25_address1,
        weightMem1_V_25_ce1 => grp_DoCompute_fu_715_weightMem1_V_25_ce1,
        weightMem1_V_25_d1 => grp_DoCompute_fu_715_weightMem1_V_25_d1,
        weightMem1_V_25_q1 => ap_const_lv32_0,
        weightMem1_V_25_we1 => grp_DoCompute_fu_715_weightMem1_V_25_we1,
        weightMem1_V_26_address0 => grp_DoCompute_fu_715_weightMem1_V_26_address0,
        weightMem1_V_26_ce0 => grp_DoCompute_fu_715_weightMem1_V_26_ce0,
        weightMem1_V_26_d0 => grp_DoCompute_fu_715_weightMem1_V_26_d0,
        weightMem1_V_26_q0 => weightMem1_V_26_q0,
        weightMem1_V_26_we0 => grp_DoCompute_fu_715_weightMem1_V_26_we0,
        weightMem1_V_26_address1 => grp_DoCompute_fu_715_weightMem1_V_26_address1,
        weightMem1_V_26_ce1 => grp_DoCompute_fu_715_weightMem1_V_26_ce1,
        weightMem1_V_26_d1 => grp_DoCompute_fu_715_weightMem1_V_26_d1,
        weightMem1_V_26_q1 => ap_const_lv32_0,
        weightMem1_V_26_we1 => grp_DoCompute_fu_715_weightMem1_V_26_we1,
        weightMem1_V_27_address0 => grp_DoCompute_fu_715_weightMem1_V_27_address0,
        weightMem1_V_27_ce0 => grp_DoCompute_fu_715_weightMem1_V_27_ce0,
        weightMem1_V_27_d0 => grp_DoCompute_fu_715_weightMem1_V_27_d0,
        weightMem1_V_27_q0 => weightMem1_V_27_q0,
        weightMem1_V_27_we0 => grp_DoCompute_fu_715_weightMem1_V_27_we0,
        weightMem1_V_27_address1 => grp_DoCompute_fu_715_weightMem1_V_27_address1,
        weightMem1_V_27_ce1 => grp_DoCompute_fu_715_weightMem1_V_27_ce1,
        weightMem1_V_27_d1 => grp_DoCompute_fu_715_weightMem1_V_27_d1,
        weightMem1_V_27_q1 => ap_const_lv32_0,
        weightMem1_V_27_we1 => grp_DoCompute_fu_715_weightMem1_V_27_we1,
        weightMem1_V_28_address0 => grp_DoCompute_fu_715_weightMem1_V_28_address0,
        weightMem1_V_28_ce0 => grp_DoCompute_fu_715_weightMem1_V_28_ce0,
        weightMem1_V_28_d0 => grp_DoCompute_fu_715_weightMem1_V_28_d0,
        weightMem1_V_28_q0 => weightMem1_V_28_q0,
        weightMem1_V_28_we0 => grp_DoCompute_fu_715_weightMem1_V_28_we0,
        weightMem1_V_28_address1 => grp_DoCompute_fu_715_weightMem1_V_28_address1,
        weightMem1_V_28_ce1 => grp_DoCompute_fu_715_weightMem1_V_28_ce1,
        weightMem1_V_28_d1 => grp_DoCompute_fu_715_weightMem1_V_28_d1,
        weightMem1_V_28_q1 => ap_const_lv32_0,
        weightMem1_V_28_we1 => grp_DoCompute_fu_715_weightMem1_V_28_we1,
        weightMem1_V_29_address0 => grp_DoCompute_fu_715_weightMem1_V_29_address0,
        weightMem1_V_29_ce0 => grp_DoCompute_fu_715_weightMem1_V_29_ce0,
        weightMem1_V_29_d0 => grp_DoCompute_fu_715_weightMem1_V_29_d0,
        weightMem1_V_29_q0 => weightMem1_V_29_q0,
        weightMem1_V_29_we0 => grp_DoCompute_fu_715_weightMem1_V_29_we0,
        weightMem1_V_29_address1 => grp_DoCompute_fu_715_weightMem1_V_29_address1,
        weightMem1_V_29_ce1 => grp_DoCompute_fu_715_weightMem1_V_29_ce1,
        weightMem1_V_29_d1 => grp_DoCompute_fu_715_weightMem1_V_29_d1,
        weightMem1_V_29_q1 => ap_const_lv32_0,
        weightMem1_V_29_we1 => grp_DoCompute_fu_715_weightMem1_V_29_we1,
        weightMem1_V_30_address0 => grp_DoCompute_fu_715_weightMem1_V_30_address0,
        weightMem1_V_30_ce0 => grp_DoCompute_fu_715_weightMem1_V_30_ce0,
        weightMem1_V_30_d0 => grp_DoCompute_fu_715_weightMem1_V_30_d0,
        weightMem1_V_30_q0 => weightMem1_V_30_q0,
        weightMem1_V_30_we0 => grp_DoCompute_fu_715_weightMem1_V_30_we0,
        weightMem1_V_30_address1 => grp_DoCompute_fu_715_weightMem1_V_30_address1,
        weightMem1_V_30_ce1 => grp_DoCompute_fu_715_weightMem1_V_30_ce1,
        weightMem1_V_30_d1 => grp_DoCompute_fu_715_weightMem1_V_30_d1,
        weightMem1_V_30_q1 => ap_const_lv32_0,
        weightMem1_V_30_we1 => grp_DoCompute_fu_715_weightMem1_V_30_we1,
        weightMem1_V_31_address0 => grp_DoCompute_fu_715_weightMem1_V_31_address0,
        weightMem1_V_31_ce0 => grp_DoCompute_fu_715_weightMem1_V_31_ce0,
        weightMem1_V_31_d0 => grp_DoCompute_fu_715_weightMem1_V_31_d0,
        weightMem1_V_31_q0 => weightMem1_V_31_q0,
        weightMem1_V_31_we0 => grp_DoCompute_fu_715_weightMem1_V_31_we0,
        weightMem1_V_31_address1 => grp_DoCompute_fu_715_weightMem1_V_31_address1,
        weightMem1_V_31_ce1 => grp_DoCompute_fu_715_weightMem1_V_31_ce1,
        weightMem1_V_31_d1 => grp_DoCompute_fu_715_weightMem1_V_31_d1,
        weightMem1_V_31_q1 => ap_const_lv32_0,
        weightMem1_V_31_we1 => grp_DoCompute_fu_715_weightMem1_V_31_we1,
        thresMem1_V_0_address0 => grp_DoCompute_fu_715_thresMem1_V_0_address0,
        thresMem1_V_0_ce0 => grp_DoCompute_fu_715_thresMem1_V_0_ce0,
        thresMem1_V_0_d0 => grp_DoCompute_fu_715_thresMem1_V_0_d0,
        thresMem1_V_0_q0 => thresMem1_V_0_q0,
        thresMem1_V_0_we0 => grp_DoCompute_fu_715_thresMem1_V_0_we0,
        thresMem1_V_0_address1 => grp_DoCompute_fu_715_thresMem1_V_0_address1,
        thresMem1_V_0_ce1 => grp_DoCompute_fu_715_thresMem1_V_0_ce1,
        thresMem1_V_0_d1 => grp_DoCompute_fu_715_thresMem1_V_0_d1,
        thresMem1_V_0_q1 => ap_const_lv24_0,
        thresMem1_V_0_we1 => grp_DoCompute_fu_715_thresMem1_V_0_we1,
        thresMem1_V_1_address0 => grp_DoCompute_fu_715_thresMem1_V_1_address0,
        thresMem1_V_1_ce0 => grp_DoCompute_fu_715_thresMem1_V_1_ce0,
        thresMem1_V_1_d0 => grp_DoCompute_fu_715_thresMem1_V_1_d0,
        thresMem1_V_1_q0 => thresMem1_V_1_q0,
        thresMem1_V_1_we0 => grp_DoCompute_fu_715_thresMem1_V_1_we0,
        thresMem1_V_1_address1 => grp_DoCompute_fu_715_thresMem1_V_1_address1,
        thresMem1_V_1_ce1 => grp_DoCompute_fu_715_thresMem1_V_1_ce1,
        thresMem1_V_1_d1 => grp_DoCompute_fu_715_thresMem1_V_1_d1,
        thresMem1_V_1_q1 => ap_const_lv24_0,
        thresMem1_V_1_we1 => grp_DoCompute_fu_715_thresMem1_V_1_we1,
        thresMem1_V_2_address0 => grp_DoCompute_fu_715_thresMem1_V_2_address0,
        thresMem1_V_2_ce0 => grp_DoCompute_fu_715_thresMem1_V_2_ce0,
        thresMem1_V_2_d0 => grp_DoCompute_fu_715_thresMem1_V_2_d0,
        thresMem1_V_2_q0 => thresMem1_V_2_q0,
        thresMem1_V_2_we0 => grp_DoCompute_fu_715_thresMem1_V_2_we0,
        thresMem1_V_2_address1 => grp_DoCompute_fu_715_thresMem1_V_2_address1,
        thresMem1_V_2_ce1 => grp_DoCompute_fu_715_thresMem1_V_2_ce1,
        thresMem1_V_2_d1 => grp_DoCompute_fu_715_thresMem1_V_2_d1,
        thresMem1_V_2_q1 => ap_const_lv24_0,
        thresMem1_V_2_we1 => grp_DoCompute_fu_715_thresMem1_V_2_we1,
        thresMem1_V_3_address0 => grp_DoCompute_fu_715_thresMem1_V_3_address0,
        thresMem1_V_3_ce0 => grp_DoCompute_fu_715_thresMem1_V_3_ce0,
        thresMem1_V_3_d0 => grp_DoCompute_fu_715_thresMem1_V_3_d0,
        thresMem1_V_3_q0 => thresMem1_V_3_q0,
        thresMem1_V_3_we0 => grp_DoCompute_fu_715_thresMem1_V_3_we0,
        thresMem1_V_3_address1 => grp_DoCompute_fu_715_thresMem1_V_3_address1,
        thresMem1_V_3_ce1 => grp_DoCompute_fu_715_thresMem1_V_3_ce1,
        thresMem1_V_3_d1 => grp_DoCompute_fu_715_thresMem1_V_3_d1,
        thresMem1_V_3_q1 => ap_const_lv24_0,
        thresMem1_V_3_we1 => grp_DoCompute_fu_715_thresMem1_V_3_we1,
        thresMem1_V_4_address0 => grp_DoCompute_fu_715_thresMem1_V_4_address0,
        thresMem1_V_4_ce0 => grp_DoCompute_fu_715_thresMem1_V_4_ce0,
        thresMem1_V_4_d0 => grp_DoCompute_fu_715_thresMem1_V_4_d0,
        thresMem1_V_4_q0 => thresMem1_V_4_q0,
        thresMem1_V_4_we0 => grp_DoCompute_fu_715_thresMem1_V_4_we0,
        thresMem1_V_4_address1 => grp_DoCompute_fu_715_thresMem1_V_4_address1,
        thresMem1_V_4_ce1 => grp_DoCompute_fu_715_thresMem1_V_4_ce1,
        thresMem1_V_4_d1 => grp_DoCompute_fu_715_thresMem1_V_4_d1,
        thresMem1_V_4_q1 => ap_const_lv24_0,
        thresMem1_V_4_we1 => grp_DoCompute_fu_715_thresMem1_V_4_we1,
        thresMem1_V_5_address0 => grp_DoCompute_fu_715_thresMem1_V_5_address0,
        thresMem1_V_5_ce0 => grp_DoCompute_fu_715_thresMem1_V_5_ce0,
        thresMem1_V_5_d0 => grp_DoCompute_fu_715_thresMem1_V_5_d0,
        thresMem1_V_5_q0 => thresMem1_V_5_q0,
        thresMem1_V_5_we0 => grp_DoCompute_fu_715_thresMem1_V_5_we0,
        thresMem1_V_5_address1 => grp_DoCompute_fu_715_thresMem1_V_5_address1,
        thresMem1_V_5_ce1 => grp_DoCompute_fu_715_thresMem1_V_5_ce1,
        thresMem1_V_5_d1 => grp_DoCompute_fu_715_thresMem1_V_5_d1,
        thresMem1_V_5_q1 => ap_const_lv24_0,
        thresMem1_V_5_we1 => grp_DoCompute_fu_715_thresMem1_V_5_we1,
        thresMem1_V_6_address0 => grp_DoCompute_fu_715_thresMem1_V_6_address0,
        thresMem1_V_6_ce0 => grp_DoCompute_fu_715_thresMem1_V_6_ce0,
        thresMem1_V_6_d0 => grp_DoCompute_fu_715_thresMem1_V_6_d0,
        thresMem1_V_6_q0 => thresMem1_V_6_q0,
        thresMem1_V_6_we0 => grp_DoCompute_fu_715_thresMem1_V_6_we0,
        thresMem1_V_6_address1 => grp_DoCompute_fu_715_thresMem1_V_6_address1,
        thresMem1_V_6_ce1 => grp_DoCompute_fu_715_thresMem1_V_6_ce1,
        thresMem1_V_6_d1 => grp_DoCompute_fu_715_thresMem1_V_6_d1,
        thresMem1_V_6_q1 => ap_const_lv24_0,
        thresMem1_V_6_we1 => grp_DoCompute_fu_715_thresMem1_V_6_we1,
        thresMem1_V_7_address0 => grp_DoCompute_fu_715_thresMem1_V_7_address0,
        thresMem1_V_7_ce0 => grp_DoCompute_fu_715_thresMem1_V_7_ce0,
        thresMem1_V_7_d0 => grp_DoCompute_fu_715_thresMem1_V_7_d0,
        thresMem1_V_7_q0 => thresMem1_V_7_q0,
        thresMem1_V_7_we0 => grp_DoCompute_fu_715_thresMem1_V_7_we0,
        thresMem1_V_7_address1 => grp_DoCompute_fu_715_thresMem1_V_7_address1,
        thresMem1_V_7_ce1 => grp_DoCompute_fu_715_thresMem1_V_7_ce1,
        thresMem1_V_7_d1 => grp_DoCompute_fu_715_thresMem1_V_7_d1,
        thresMem1_V_7_q1 => ap_const_lv24_0,
        thresMem1_V_7_we1 => grp_DoCompute_fu_715_thresMem1_V_7_we1,
        thresMem1_V_8_address0 => grp_DoCompute_fu_715_thresMem1_V_8_address0,
        thresMem1_V_8_ce0 => grp_DoCompute_fu_715_thresMem1_V_8_ce0,
        thresMem1_V_8_d0 => grp_DoCompute_fu_715_thresMem1_V_8_d0,
        thresMem1_V_8_q0 => thresMem1_V_8_q0,
        thresMem1_V_8_we0 => grp_DoCompute_fu_715_thresMem1_V_8_we0,
        thresMem1_V_8_address1 => grp_DoCompute_fu_715_thresMem1_V_8_address1,
        thresMem1_V_8_ce1 => grp_DoCompute_fu_715_thresMem1_V_8_ce1,
        thresMem1_V_8_d1 => grp_DoCompute_fu_715_thresMem1_V_8_d1,
        thresMem1_V_8_q1 => ap_const_lv24_0,
        thresMem1_V_8_we1 => grp_DoCompute_fu_715_thresMem1_V_8_we1,
        thresMem1_V_9_address0 => grp_DoCompute_fu_715_thresMem1_V_9_address0,
        thresMem1_V_9_ce0 => grp_DoCompute_fu_715_thresMem1_V_9_ce0,
        thresMem1_V_9_d0 => grp_DoCompute_fu_715_thresMem1_V_9_d0,
        thresMem1_V_9_q0 => thresMem1_V_9_q0,
        thresMem1_V_9_we0 => grp_DoCompute_fu_715_thresMem1_V_9_we0,
        thresMem1_V_9_address1 => grp_DoCompute_fu_715_thresMem1_V_9_address1,
        thresMem1_V_9_ce1 => grp_DoCompute_fu_715_thresMem1_V_9_ce1,
        thresMem1_V_9_d1 => grp_DoCompute_fu_715_thresMem1_V_9_d1,
        thresMem1_V_9_q1 => ap_const_lv24_0,
        thresMem1_V_9_we1 => grp_DoCompute_fu_715_thresMem1_V_9_we1,
        thresMem1_V_10_address0 => grp_DoCompute_fu_715_thresMem1_V_10_address0,
        thresMem1_V_10_ce0 => grp_DoCompute_fu_715_thresMem1_V_10_ce0,
        thresMem1_V_10_d0 => grp_DoCompute_fu_715_thresMem1_V_10_d0,
        thresMem1_V_10_q0 => thresMem1_V_10_q0,
        thresMem1_V_10_we0 => grp_DoCompute_fu_715_thresMem1_V_10_we0,
        thresMem1_V_10_address1 => grp_DoCompute_fu_715_thresMem1_V_10_address1,
        thresMem1_V_10_ce1 => grp_DoCompute_fu_715_thresMem1_V_10_ce1,
        thresMem1_V_10_d1 => grp_DoCompute_fu_715_thresMem1_V_10_d1,
        thresMem1_V_10_q1 => ap_const_lv24_0,
        thresMem1_V_10_we1 => grp_DoCompute_fu_715_thresMem1_V_10_we1,
        thresMem1_V_11_address0 => grp_DoCompute_fu_715_thresMem1_V_11_address0,
        thresMem1_V_11_ce0 => grp_DoCompute_fu_715_thresMem1_V_11_ce0,
        thresMem1_V_11_d0 => grp_DoCompute_fu_715_thresMem1_V_11_d0,
        thresMem1_V_11_q0 => thresMem1_V_11_q0,
        thresMem1_V_11_we0 => grp_DoCompute_fu_715_thresMem1_V_11_we0,
        thresMem1_V_11_address1 => grp_DoCompute_fu_715_thresMem1_V_11_address1,
        thresMem1_V_11_ce1 => grp_DoCompute_fu_715_thresMem1_V_11_ce1,
        thresMem1_V_11_d1 => grp_DoCompute_fu_715_thresMem1_V_11_d1,
        thresMem1_V_11_q1 => ap_const_lv24_0,
        thresMem1_V_11_we1 => grp_DoCompute_fu_715_thresMem1_V_11_we1,
        thresMem1_V_12_address0 => grp_DoCompute_fu_715_thresMem1_V_12_address0,
        thresMem1_V_12_ce0 => grp_DoCompute_fu_715_thresMem1_V_12_ce0,
        thresMem1_V_12_d0 => grp_DoCompute_fu_715_thresMem1_V_12_d0,
        thresMem1_V_12_q0 => thresMem1_V_12_q0,
        thresMem1_V_12_we0 => grp_DoCompute_fu_715_thresMem1_V_12_we0,
        thresMem1_V_12_address1 => grp_DoCompute_fu_715_thresMem1_V_12_address1,
        thresMem1_V_12_ce1 => grp_DoCompute_fu_715_thresMem1_V_12_ce1,
        thresMem1_V_12_d1 => grp_DoCompute_fu_715_thresMem1_V_12_d1,
        thresMem1_V_12_q1 => ap_const_lv24_0,
        thresMem1_V_12_we1 => grp_DoCompute_fu_715_thresMem1_V_12_we1,
        thresMem1_V_13_address0 => grp_DoCompute_fu_715_thresMem1_V_13_address0,
        thresMem1_V_13_ce0 => grp_DoCompute_fu_715_thresMem1_V_13_ce0,
        thresMem1_V_13_d0 => grp_DoCompute_fu_715_thresMem1_V_13_d0,
        thresMem1_V_13_q0 => thresMem1_V_13_q0,
        thresMem1_V_13_we0 => grp_DoCompute_fu_715_thresMem1_V_13_we0,
        thresMem1_V_13_address1 => grp_DoCompute_fu_715_thresMem1_V_13_address1,
        thresMem1_V_13_ce1 => grp_DoCompute_fu_715_thresMem1_V_13_ce1,
        thresMem1_V_13_d1 => grp_DoCompute_fu_715_thresMem1_V_13_d1,
        thresMem1_V_13_q1 => ap_const_lv24_0,
        thresMem1_V_13_we1 => grp_DoCompute_fu_715_thresMem1_V_13_we1,
        thresMem1_V_14_address0 => grp_DoCompute_fu_715_thresMem1_V_14_address0,
        thresMem1_V_14_ce0 => grp_DoCompute_fu_715_thresMem1_V_14_ce0,
        thresMem1_V_14_d0 => grp_DoCompute_fu_715_thresMem1_V_14_d0,
        thresMem1_V_14_q0 => thresMem1_V_14_q0,
        thresMem1_V_14_we0 => grp_DoCompute_fu_715_thresMem1_V_14_we0,
        thresMem1_V_14_address1 => grp_DoCompute_fu_715_thresMem1_V_14_address1,
        thresMem1_V_14_ce1 => grp_DoCompute_fu_715_thresMem1_V_14_ce1,
        thresMem1_V_14_d1 => grp_DoCompute_fu_715_thresMem1_V_14_d1,
        thresMem1_V_14_q1 => ap_const_lv24_0,
        thresMem1_V_14_we1 => grp_DoCompute_fu_715_thresMem1_V_14_we1,
        thresMem1_V_15_address0 => grp_DoCompute_fu_715_thresMem1_V_15_address0,
        thresMem1_V_15_ce0 => grp_DoCompute_fu_715_thresMem1_V_15_ce0,
        thresMem1_V_15_d0 => grp_DoCompute_fu_715_thresMem1_V_15_d0,
        thresMem1_V_15_q0 => thresMem1_V_15_q0,
        thresMem1_V_15_we0 => grp_DoCompute_fu_715_thresMem1_V_15_we0,
        thresMem1_V_15_address1 => grp_DoCompute_fu_715_thresMem1_V_15_address1,
        thresMem1_V_15_ce1 => grp_DoCompute_fu_715_thresMem1_V_15_ce1,
        thresMem1_V_15_d1 => grp_DoCompute_fu_715_thresMem1_V_15_d1,
        thresMem1_V_15_q1 => ap_const_lv24_0,
        thresMem1_V_15_we1 => grp_DoCompute_fu_715_thresMem1_V_15_we1,
        thresMem1_V_16_address0 => grp_DoCompute_fu_715_thresMem1_V_16_address0,
        thresMem1_V_16_ce0 => grp_DoCompute_fu_715_thresMem1_V_16_ce0,
        thresMem1_V_16_d0 => grp_DoCompute_fu_715_thresMem1_V_16_d0,
        thresMem1_V_16_q0 => thresMem1_V_16_q0,
        thresMem1_V_16_we0 => grp_DoCompute_fu_715_thresMem1_V_16_we0,
        thresMem1_V_16_address1 => grp_DoCompute_fu_715_thresMem1_V_16_address1,
        thresMem1_V_16_ce1 => grp_DoCompute_fu_715_thresMem1_V_16_ce1,
        thresMem1_V_16_d1 => grp_DoCompute_fu_715_thresMem1_V_16_d1,
        thresMem1_V_16_q1 => ap_const_lv24_0,
        thresMem1_V_16_we1 => grp_DoCompute_fu_715_thresMem1_V_16_we1,
        thresMem1_V_17_address0 => grp_DoCompute_fu_715_thresMem1_V_17_address0,
        thresMem1_V_17_ce0 => grp_DoCompute_fu_715_thresMem1_V_17_ce0,
        thresMem1_V_17_d0 => grp_DoCompute_fu_715_thresMem1_V_17_d0,
        thresMem1_V_17_q0 => thresMem1_V_17_q0,
        thresMem1_V_17_we0 => grp_DoCompute_fu_715_thresMem1_V_17_we0,
        thresMem1_V_17_address1 => grp_DoCompute_fu_715_thresMem1_V_17_address1,
        thresMem1_V_17_ce1 => grp_DoCompute_fu_715_thresMem1_V_17_ce1,
        thresMem1_V_17_d1 => grp_DoCompute_fu_715_thresMem1_V_17_d1,
        thresMem1_V_17_q1 => ap_const_lv24_0,
        thresMem1_V_17_we1 => grp_DoCompute_fu_715_thresMem1_V_17_we1,
        thresMem1_V_18_address0 => grp_DoCompute_fu_715_thresMem1_V_18_address0,
        thresMem1_V_18_ce0 => grp_DoCompute_fu_715_thresMem1_V_18_ce0,
        thresMem1_V_18_d0 => grp_DoCompute_fu_715_thresMem1_V_18_d0,
        thresMem1_V_18_q0 => thresMem1_V_18_q0,
        thresMem1_V_18_we0 => grp_DoCompute_fu_715_thresMem1_V_18_we0,
        thresMem1_V_18_address1 => grp_DoCompute_fu_715_thresMem1_V_18_address1,
        thresMem1_V_18_ce1 => grp_DoCompute_fu_715_thresMem1_V_18_ce1,
        thresMem1_V_18_d1 => grp_DoCompute_fu_715_thresMem1_V_18_d1,
        thresMem1_V_18_q1 => ap_const_lv24_0,
        thresMem1_V_18_we1 => grp_DoCompute_fu_715_thresMem1_V_18_we1,
        thresMem1_V_19_address0 => grp_DoCompute_fu_715_thresMem1_V_19_address0,
        thresMem1_V_19_ce0 => grp_DoCompute_fu_715_thresMem1_V_19_ce0,
        thresMem1_V_19_d0 => grp_DoCompute_fu_715_thresMem1_V_19_d0,
        thresMem1_V_19_q0 => thresMem1_V_19_q0,
        thresMem1_V_19_we0 => grp_DoCompute_fu_715_thresMem1_V_19_we0,
        thresMem1_V_19_address1 => grp_DoCompute_fu_715_thresMem1_V_19_address1,
        thresMem1_V_19_ce1 => grp_DoCompute_fu_715_thresMem1_V_19_ce1,
        thresMem1_V_19_d1 => grp_DoCompute_fu_715_thresMem1_V_19_d1,
        thresMem1_V_19_q1 => ap_const_lv24_0,
        thresMem1_V_19_we1 => grp_DoCompute_fu_715_thresMem1_V_19_we1,
        thresMem1_V_20_address0 => grp_DoCompute_fu_715_thresMem1_V_20_address0,
        thresMem1_V_20_ce0 => grp_DoCompute_fu_715_thresMem1_V_20_ce0,
        thresMem1_V_20_d0 => grp_DoCompute_fu_715_thresMem1_V_20_d0,
        thresMem1_V_20_q0 => thresMem1_V_20_q0,
        thresMem1_V_20_we0 => grp_DoCompute_fu_715_thresMem1_V_20_we0,
        thresMem1_V_20_address1 => grp_DoCompute_fu_715_thresMem1_V_20_address1,
        thresMem1_V_20_ce1 => grp_DoCompute_fu_715_thresMem1_V_20_ce1,
        thresMem1_V_20_d1 => grp_DoCompute_fu_715_thresMem1_V_20_d1,
        thresMem1_V_20_q1 => ap_const_lv24_0,
        thresMem1_V_20_we1 => grp_DoCompute_fu_715_thresMem1_V_20_we1,
        thresMem1_V_21_address0 => grp_DoCompute_fu_715_thresMem1_V_21_address0,
        thresMem1_V_21_ce0 => grp_DoCompute_fu_715_thresMem1_V_21_ce0,
        thresMem1_V_21_d0 => grp_DoCompute_fu_715_thresMem1_V_21_d0,
        thresMem1_V_21_q0 => thresMem1_V_21_q0,
        thresMem1_V_21_we0 => grp_DoCompute_fu_715_thresMem1_V_21_we0,
        thresMem1_V_21_address1 => grp_DoCompute_fu_715_thresMem1_V_21_address1,
        thresMem1_V_21_ce1 => grp_DoCompute_fu_715_thresMem1_V_21_ce1,
        thresMem1_V_21_d1 => grp_DoCompute_fu_715_thresMem1_V_21_d1,
        thresMem1_V_21_q1 => ap_const_lv24_0,
        thresMem1_V_21_we1 => grp_DoCompute_fu_715_thresMem1_V_21_we1,
        thresMem1_V_22_address0 => grp_DoCompute_fu_715_thresMem1_V_22_address0,
        thresMem1_V_22_ce0 => grp_DoCompute_fu_715_thresMem1_V_22_ce0,
        thresMem1_V_22_d0 => grp_DoCompute_fu_715_thresMem1_V_22_d0,
        thresMem1_V_22_q0 => thresMem1_V_22_q0,
        thresMem1_V_22_we0 => grp_DoCompute_fu_715_thresMem1_V_22_we0,
        thresMem1_V_22_address1 => grp_DoCompute_fu_715_thresMem1_V_22_address1,
        thresMem1_V_22_ce1 => grp_DoCompute_fu_715_thresMem1_V_22_ce1,
        thresMem1_V_22_d1 => grp_DoCompute_fu_715_thresMem1_V_22_d1,
        thresMem1_V_22_q1 => ap_const_lv24_0,
        thresMem1_V_22_we1 => grp_DoCompute_fu_715_thresMem1_V_22_we1,
        thresMem1_V_23_address0 => grp_DoCompute_fu_715_thresMem1_V_23_address0,
        thresMem1_V_23_ce0 => grp_DoCompute_fu_715_thresMem1_V_23_ce0,
        thresMem1_V_23_d0 => grp_DoCompute_fu_715_thresMem1_V_23_d0,
        thresMem1_V_23_q0 => thresMem1_V_23_q0,
        thresMem1_V_23_we0 => grp_DoCompute_fu_715_thresMem1_V_23_we0,
        thresMem1_V_23_address1 => grp_DoCompute_fu_715_thresMem1_V_23_address1,
        thresMem1_V_23_ce1 => grp_DoCompute_fu_715_thresMem1_V_23_ce1,
        thresMem1_V_23_d1 => grp_DoCompute_fu_715_thresMem1_V_23_d1,
        thresMem1_V_23_q1 => ap_const_lv24_0,
        thresMem1_V_23_we1 => grp_DoCompute_fu_715_thresMem1_V_23_we1,
        thresMem1_V_24_address0 => grp_DoCompute_fu_715_thresMem1_V_24_address0,
        thresMem1_V_24_ce0 => grp_DoCompute_fu_715_thresMem1_V_24_ce0,
        thresMem1_V_24_d0 => grp_DoCompute_fu_715_thresMem1_V_24_d0,
        thresMem1_V_24_q0 => thresMem1_V_24_q0,
        thresMem1_V_24_we0 => grp_DoCompute_fu_715_thresMem1_V_24_we0,
        thresMem1_V_24_address1 => grp_DoCompute_fu_715_thresMem1_V_24_address1,
        thresMem1_V_24_ce1 => grp_DoCompute_fu_715_thresMem1_V_24_ce1,
        thresMem1_V_24_d1 => grp_DoCompute_fu_715_thresMem1_V_24_d1,
        thresMem1_V_24_q1 => ap_const_lv24_0,
        thresMem1_V_24_we1 => grp_DoCompute_fu_715_thresMem1_V_24_we1,
        thresMem1_V_25_address0 => grp_DoCompute_fu_715_thresMem1_V_25_address0,
        thresMem1_V_25_ce0 => grp_DoCompute_fu_715_thresMem1_V_25_ce0,
        thresMem1_V_25_d0 => grp_DoCompute_fu_715_thresMem1_V_25_d0,
        thresMem1_V_25_q0 => thresMem1_V_25_q0,
        thresMem1_V_25_we0 => grp_DoCompute_fu_715_thresMem1_V_25_we0,
        thresMem1_V_25_address1 => grp_DoCompute_fu_715_thresMem1_V_25_address1,
        thresMem1_V_25_ce1 => grp_DoCompute_fu_715_thresMem1_V_25_ce1,
        thresMem1_V_25_d1 => grp_DoCompute_fu_715_thresMem1_V_25_d1,
        thresMem1_V_25_q1 => ap_const_lv24_0,
        thresMem1_V_25_we1 => grp_DoCompute_fu_715_thresMem1_V_25_we1,
        thresMem1_V_26_address0 => grp_DoCompute_fu_715_thresMem1_V_26_address0,
        thresMem1_V_26_ce0 => grp_DoCompute_fu_715_thresMem1_V_26_ce0,
        thresMem1_V_26_d0 => grp_DoCompute_fu_715_thresMem1_V_26_d0,
        thresMem1_V_26_q0 => thresMem1_V_26_q0,
        thresMem1_V_26_we0 => grp_DoCompute_fu_715_thresMem1_V_26_we0,
        thresMem1_V_26_address1 => grp_DoCompute_fu_715_thresMem1_V_26_address1,
        thresMem1_V_26_ce1 => grp_DoCompute_fu_715_thresMem1_V_26_ce1,
        thresMem1_V_26_d1 => grp_DoCompute_fu_715_thresMem1_V_26_d1,
        thresMem1_V_26_q1 => ap_const_lv24_0,
        thresMem1_V_26_we1 => grp_DoCompute_fu_715_thresMem1_V_26_we1,
        thresMem1_V_27_address0 => grp_DoCompute_fu_715_thresMem1_V_27_address0,
        thresMem1_V_27_ce0 => grp_DoCompute_fu_715_thresMem1_V_27_ce0,
        thresMem1_V_27_d0 => grp_DoCompute_fu_715_thresMem1_V_27_d0,
        thresMem1_V_27_q0 => thresMem1_V_27_q0,
        thresMem1_V_27_we0 => grp_DoCompute_fu_715_thresMem1_V_27_we0,
        thresMem1_V_27_address1 => grp_DoCompute_fu_715_thresMem1_V_27_address1,
        thresMem1_V_27_ce1 => grp_DoCompute_fu_715_thresMem1_V_27_ce1,
        thresMem1_V_27_d1 => grp_DoCompute_fu_715_thresMem1_V_27_d1,
        thresMem1_V_27_q1 => ap_const_lv24_0,
        thresMem1_V_27_we1 => grp_DoCompute_fu_715_thresMem1_V_27_we1,
        thresMem1_V_28_address0 => grp_DoCompute_fu_715_thresMem1_V_28_address0,
        thresMem1_V_28_ce0 => grp_DoCompute_fu_715_thresMem1_V_28_ce0,
        thresMem1_V_28_d0 => grp_DoCompute_fu_715_thresMem1_V_28_d0,
        thresMem1_V_28_q0 => thresMem1_V_28_q0,
        thresMem1_V_28_we0 => grp_DoCompute_fu_715_thresMem1_V_28_we0,
        thresMem1_V_28_address1 => grp_DoCompute_fu_715_thresMem1_V_28_address1,
        thresMem1_V_28_ce1 => grp_DoCompute_fu_715_thresMem1_V_28_ce1,
        thresMem1_V_28_d1 => grp_DoCompute_fu_715_thresMem1_V_28_d1,
        thresMem1_V_28_q1 => ap_const_lv24_0,
        thresMem1_V_28_we1 => grp_DoCompute_fu_715_thresMem1_V_28_we1,
        thresMem1_V_29_address0 => grp_DoCompute_fu_715_thresMem1_V_29_address0,
        thresMem1_V_29_ce0 => grp_DoCompute_fu_715_thresMem1_V_29_ce0,
        thresMem1_V_29_d0 => grp_DoCompute_fu_715_thresMem1_V_29_d0,
        thresMem1_V_29_q0 => thresMem1_V_29_q0,
        thresMem1_V_29_we0 => grp_DoCompute_fu_715_thresMem1_V_29_we0,
        thresMem1_V_29_address1 => grp_DoCompute_fu_715_thresMem1_V_29_address1,
        thresMem1_V_29_ce1 => grp_DoCompute_fu_715_thresMem1_V_29_ce1,
        thresMem1_V_29_d1 => grp_DoCompute_fu_715_thresMem1_V_29_d1,
        thresMem1_V_29_q1 => ap_const_lv24_0,
        thresMem1_V_29_we1 => grp_DoCompute_fu_715_thresMem1_V_29_we1,
        thresMem1_V_30_address0 => grp_DoCompute_fu_715_thresMem1_V_30_address0,
        thresMem1_V_30_ce0 => grp_DoCompute_fu_715_thresMem1_V_30_ce0,
        thresMem1_V_30_d0 => grp_DoCompute_fu_715_thresMem1_V_30_d0,
        thresMem1_V_30_q0 => thresMem1_V_30_q0,
        thresMem1_V_30_we0 => grp_DoCompute_fu_715_thresMem1_V_30_we0,
        thresMem1_V_30_address1 => grp_DoCompute_fu_715_thresMem1_V_30_address1,
        thresMem1_V_30_ce1 => grp_DoCompute_fu_715_thresMem1_V_30_ce1,
        thresMem1_V_30_d1 => grp_DoCompute_fu_715_thresMem1_V_30_d1,
        thresMem1_V_30_q1 => ap_const_lv24_0,
        thresMem1_V_30_we1 => grp_DoCompute_fu_715_thresMem1_V_30_we1,
        thresMem1_V_31_address0 => grp_DoCompute_fu_715_thresMem1_V_31_address0,
        thresMem1_V_31_ce0 => grp_DoCompute_fu_715_thresMem1_V_31_ce0,
        thresMem1_V_31_d0 => grp_DoCompute_fu_715_thresMem1_V_31_d0,
        thresMem1_V_31_q0 => thresMem1_V_31_q0,
        thresMem1_V_31_we0 => grp_DoCompute_fu_715_thresMem1_V_31_we0,
        thresMem1_V_31_address1 => grp_DoCompute_fu_715_thresMem1_V_31_address1,
        thresMem1_V_31_ce1 => grp_DoCompute_fu_715_thresMem1_V_31_ce1,
        thresMem1_V_31_d1 => grp_DoCompute_fu_715_thresMem1_V_31_d1,
        thresMem1_V_31_q1 => ap_const_lv24_0,
        thresMem1_V_31_we1 => grp_DoCompute_fu_715_thresMem1_V_31_we1,
        alphaMem1_V_0_address0 => grp_DoCompute_fu_715_alphaMem1_V_0_address0,
        alphaMem1_V_0_ce0 => grp_DoCompute_fu_715_alphaMem1_V_0_ce0,
        alphaMem1_V_0_d0 => grp_DoCompute_fu_715_alphaMem1_V_0_d0,
        alphaMem1_V_0_q0 => alphaMem1_V_0_q0,
        alphaMem1_V_0_we0 => grp_DoCompute_fu_715_alphaMem1_V_0_we0,
        alphaMem1_V_0_address1 => grp_DoCompute_fu_715_alphaMem1_V_0_address1,
        alphaMem1_V_0_ce1 => grp_DoCompute_fu_715_alphaMem1_V_0_ce1,
        alphaMem1_V_0_d1 => grp_DoCompute_fu_715_alphaMem1_V_0_d1,
        alphaMem1_V_0_q1 => ap_const_lv24_0,
        alphaMem1_V_0_we1 => grp_DoCompute_fu_715_alphaMem1_V_0_we1,
        alphaMem1_V_1_address0 => grp_DoCompute_fu_715_alphaMem1_V_1_address0,
        alphaMem1_V_1_ce0 => grp_DoCompute_fu_715_alphaMem1_V_1_ce0,
        alphaMem1_V_1_d0 => grp_DoCompute_fu_715_alphaMem1_V_1_d0,
        alphaMem1_V_1_q0 => alphaMem1_V_1_q0,
        alphaMem1_V_1_we0 => grp_DoCompute_fu_715_alphaMem1_V_1_we0,
        alphaMem1_V_1_address1 => grp_DoCompute_fu_715_alphaMem1_V_1_address1,
        alphaMem1_V_1_ce1 => grp_DoCompute_fu_715_alphaMem1_V_1_ce1,
        alphaMem1_V_1_d1 => grp_DoCompute_fu_715_alphaMem1_V_1_d1,
        alphaMem1_V_1_q1 => ap_const_lv24_0,
        alphaMem1_V_1_we1 => grp_DoCompute_fu_715_alphaMem1_V_1_we1,
        alphaMem1_V_2_address0 => grp_DoCompute_fu_715_alphaMem1_V_2_address0,
        alphaMem1_V_2_ce0 => grp_DoCompute_fu_715_alphaMem1_V_2_ce0,
        alphaMem1_V_2_d0 => grp_DoCompute_fu_715_alphaMem1_V_2_d0,
        alphaMem1_V_2_q0 => alphaMem1_V_2_q0,
        alphaMem1_V_2_we0 => grp_DoCompute_fu_715_alphaMem1_V_2_we0,
        alphaMem1_V_2_address1 => grp_DoCompute_fu_715_alphaMem1_V_2_address1,
        alphaMem1_V_2_ce1 => grp_DoCompute_fu_715_alphaMem1_V_2_ce1,
        alphaMem1_V_2_d1 => grp_DoCompute_fu_715_alphaMem1_V_2_d1,
        alphaMem1_V_2_q1 => ap_const_lv24_0,
        alphaMem1_V_2_we1 => grp_DoCompute_fu_715_alphaMem1_V_2_we1,
        alphaMem1_V_3_address0 => grp_DoCompute_fu_715_alphaMem1_V_3_address0,
        alphaMem1_V_3_ce0 => grp_DoCompute_fu_715_alphaMem1_V_3_ce0,
        alphaMem1_V_3_d0 => grp_DoCompute_fu_715_alphaMem1_V_3_d0,
        alphaMem1_V_3_q0 => alphaMem1_V_3_q0,
        alphaMem1_V_3_we0 => grp_DoCompute_fu_715_alphaMem1_V_3_we0,
        alphaMem1_V_3_address1 => grp_DoCompute_fu_715_alphaMem1_V_3_address1,
        alphaMem1_V_3_ce1 => grp_DoCompute_fu_715_alphaMem1_V_3_ce1,
        alphaMem1_V_3_d1 => grp_DoCompute_fu_715_alphaMem1_V_3_d1,
        alphaMem1_V_3_q1 => ap_const_lv24_0,
        alphaMem1_V_3_we1 => grp_DoCompute_fu_715_alphaMem1_V_3_we1,
        alphaMem1_V_4_address0 => grp_DoCompute_fu_715_alphaMem1_V_4_address0,
        alphaMem1_V_4_ce0 => grp_DoCompute_fu_715_alphaMem1_V_4_ce0,
        alphaMem1_V_4_d0 => grp_DoCompute_fu_715_alphaMem1_V_4_d0,
        alphaMem1_V_4_q0 => alphaMem1_V_4_q0,
        alphaMem1_V_4_we0 => grp_DoCompute_fu_715_alphaMem1_V_4_we0,
        alphaMem1_V_4_address1 => grp_DoCompute_fu_715_alphaMem1_V_4_address1,
        alphaMem1_V_4_ce1 => grp_DoCompute_fu_715_alphaMem1_V_4_ce1,
        alphaMem1_V_4_d1 => grp_DoCompute_fu_715_alphaMem1_V_4_d1,
        alphaMem1_V_4_q1 => ap_const_lv24_0,
        alphaMem1_V_4_we1 => grp_DoCompute_fu_715_alphaMem1_V_4_we1,
        alphaMem1_V_5_address0 => grp_DoCompute_fu_715_alphaMem1_V_5_address0,
        alphaMem1_V_5_ce0 => grp_DoCompute_fu_715_alphaMem1_V_5_ce0,
        alphaMem1_V_5_d0 => grp_DoCompute_fu_715_alphaMem1_V_5_d0,
        alphaMem1_V_5_q0 => alphaMem1_V_5_q0,
        alphaMem1_V_5_we0 => grp_DoCompute_fu_715_alphaMem1_V_5_we0,
        alphaMem1_V_5_address1 => grp_DoCompute_fu_715_alphaMem1_V_5_address1,
        alphaMem1_V_5_ce1 => grp_DoCompute_fu_715_alphaMem1_V_5_ce1,
        alphaMem1_V_5_d1 => grp_DoCompute_fu_715_alphaMem1_V_5_d1,
        alphaMem1_V_5_q1 => ap_const_lv24_0,
        alphaMem1_V_5_we1 => grp_DoCompute_fu_715_alphaMem1_V_5_we1,
        alphaMem1_V_6_address0 => grp_DoCompute_fu_715_alphaMem1_V_6_address0,
        alphaMem1_V_6_ce0 => grp_DoCompute_fu_715_alphaMem1_V_6_ce0,
        alphaMem1_V_6_d0 => grp_DoCompute_fu_715_alphaMem1_V_6_d0,
        alphaMem1_V_6_q0 => alphaMem1_V_6_q0,
        alphaMem1_V_6_we0 => grp_DoCompute_fu_715_alphaMem1_V_6_we0,
        alphaMem1_V_6_address1 => grp_DoCompute_fu_715_alphaMem1_V_6_address1,
        alphaMem1_V_6_ce1 => grp_DoCompute_fu_715_alphaMem1_V_6_ce1,
        alphaMem1_V_6_d1 => grp_DoCompute_fu_715_alphaMem1_V_6_d1,
        alphaMem1_V_6_q1 => ap_const_lv24_0,
        alphaMem1_V_6_we1 => grp_DoCompute_fu_715_alphaMem1_V_6_we1,
        alphaMem1_V_7_address0 => grp_DoCompute_fu_715_alphaMem1_V_7_address0,
        alphaMem1_V_7_ce0 => grp_DoCompute_fu_715_alphaMem1_V_7_ce0,
        alphaMem1_V_7_d0 => grp_DoCompute_fu_715_alphaMem1_V_7_d0,
        alphaMem1_V_7_q0 => alphaMem1_V_7_q0,
        alphaMem1_V_7_we0 => grp_DoCompute_fu_715_alphaMem1_V_7_we0,
        alphaMem1_V_7_address1 => grp_DoCompute_fu_715_alphaMem1_V_7_address1,
        alphaMem1_V_7_ce1 => grp_DoCompute_fu_715_alphaMem1_V_7_ce1,
        alphaMem1_V_7_d1 => grp_DoCompute_fu_715_alphaMem1_V_7_d1,
        alphaMem1_V_7_q1 => ap_const_lv24_0,
        alphaMem1_V_7_we1 => grp_DoCompute_fu_715_alphaMem1_V_7_we1,
        alphaMem1_V_8_address0 => grp_DoCompute_fu_715_alphaMem1_V_8_address0,
        alphaMem1_V_8_ce0 => grp_DoCompute_fu_715_alphaMem1_V_8_ce0,
        alphaMem1_V_8_d0 => grp_DoCompute_fu_715_alphaMem1_V_8_d0,
        alphaMem1_V_8_q0 => alphaMem1_V_8_q0,
        alphaMem1_V_8_we0 => grp_DoCompute_fu_715_alphaMem1_V_8_we0,
        alphaMem1_V_8_address1 => grp_DoCompute_fu_715_alphaMem1_V_8_address1,
        alphaMem1_V_8_ce1 => grp_DoCompute_fu_715_alphaMem1_V_8_ce1,
        alphaMem1_V_8_d1 => grp_DoCompute_fu_715_alphaMem1_V_8_d1,
        alphaMem1_V_8_q1 => ap_const_lv24_0,
        alphaMem1_V_8_we1 => grp_DoCompute_fu_715_alphaMem1_V_8_we1,
        alphaMem1_V_9_address0 => grp_DoCompute_fu_715_alphaMem1_V_9_address0,
        alphaMem1_V_9_ce0 => grp_DoCompute_fu_715_alphaMem1_V_9_ce0,
        alphaMem1_V_9_d0 => grp_DoCompute_fu_715_alphaMem1_V_9_d0,
        alphaMem1_V_9_q0 => alphaMem1_V_9_q0,
        alphaMem1_V_9_we0 => grp_DoCompute_fu_715_alphaMem1_V_9_we0,
        alphaMem1_V_9_address1 => grp_DoCompute_fu_715_alphaMem1_V_9_address1,
        alphaMem1_V_9_ce1 => grp_DoCompute_fu_715_alphaMem1_V_9_ce1,
        alphaMem1_V_9_d1 => grp_DoCompute_fu_715_alphaMem1_V_9_d1,
        alphaMem1_V_9_q1 => ap_const_lv24_0,
        alphaMem1_V_9_we1 => grp_DoCompute_fu_715_alphaMem1_V_9_we1,
        alphaMem1_V_10_address0 => grp_DoCompute_fu_715_alphaMem1_V_10_address0,
        alphaMem1_V_10_ce0 => grp_DoCompute_fu_715_alphaMem1_V_10_ce0,
        alphaMem1_V_10_d0 => grp_DoCompute_fu_715_alphaMem1_V_10_d0,
        alphaMem1_V_10_q0 => alphaMem1_V_10_q0,
        alphaMem1_V_10_we0 => grp_DoCompute_fu_715_alphaMem1_V_10_we0,
        alphaMem1_V_10_address1 => grp_DoCompute_fu_715_alphaMem1_V_10_address1,
        alphaMem1_V_10_ce1 => grp_DoCompute_fu_715_alphaMem1_V_10_ce1,
        alphaMem1_V_10_d1 => grp_DoCompute_fu_715_alphaMem1_V_10_d1,
        alphaMem1_V_10_q1 => ap_const_lv24_0,
        alphaMem1_V_10_we1 => grp_DoCompute_fu_715_alphaMem1_V_10_we1,
        alphaMem1_V_11_address0 => grp_DoCompute_fu_715_alphaMem1_V_11_address0,
        alphaMem1_V_11_ce0 => grp_DoCompute_fu_715_alphaMem1_V_11_ce0,
        alphaMem1_V_11_d0 => grp_DoCompute_fu_715_alphaMem1_V_11_d0,
        alphaMem1_V_11_q0 => alphaMem1_V_11_q0,
        alphaMem1_V_11_we0 => grp_DoCompute_fu_715_alphaMem1_V_11_we0,
        alphaMem1_V_11_address1 => grp_DoCompute_fu_715_alphaMem1_V_11_address1,
        alphaMem1_V_11_ce1 => grp_DoCompute_fu_715_alphaMem1_V_11_ce1,
        alphaMem1_V_11_d1 => grp_DoCompute_fu_715_alphaMem1_V_11_d1,
        alphaMem1_V_11_q1 => ap_const_lv24_0,
        alphaMem1_V_11_we1 => grp_DoCompute_fu_715_alphaMem1_V_11_we1,
        alphaMem1_V_12_address0 => grp_DoCompute_fu_715_alphaMem1_V_12_address0,
        alphaMem1_V_12_ce0 => grp_DoCompute_fu_715_alphaMem1_V_12_ce0,
        alphaMem1_V_12_d0 => grp_DoCompute_fu_715_alphaMem1_V_12_d0,
        alphaMem1_V_12_q0 => alphaMem1_V_12_q0,
        alphaMem1_V_12_we0 => grp_DoCompute_fu_715_alphaMem1_V_12_we0,
        alphaMem1_V_12_address1 => grp_DoCompute_fu_715_alphaMem1_V_12_address1,
        alphaMem1_V_12_ce1 => grp_DoCompute_fu_715_alphaMem1_V_12_ce1,
        alphaMem1_V_12_d1 => grp_DoCompute_fu_715_alphaMem1_V_12_d1,
        alphaMem1_V_12_q1 => ap_const_lv24_0,
        alphaMem1_V_12_we1 => grp_DoCompute_fu_715_alphaMem1_V_12_we1,
        alphaMem1_V_13_address0 => grp_DoCompute_fu_715_alphaMem1_V_13_address0,
        alphaMem1_V_13_ce0 => grp_DoCompute_fu_715_alphaMem1_V_13_ce0,
        alphaMem1_V_13_d0 => grp_DoCompute_fu_715_alphaMem1_V_13_d0,
        alphaMem1_V_13_q0 => alphaMem1_V_13_q0,
        alphaMem1_V_13_we0 => grp_DoCompute_fu_715_alphaMem1_V_13_we0,
        alphaMem1_V_13_address1 => grp_DoCompute_fu_715_alphaMem1_V_13_address1,
        alphaMem1_V_13_ce1 => grp_DoCompute_fu_715_alphaMem1_V_13_ce1,
        alphaMem1_V_13_d1 => grp_DoCompute_fu_715_alphaMem1_V_13_d1,
        alphaMem1_V_13_q1 => ap_const_lv24_0,
        alphaMem1_V_13_we1 => grp_DoCompute_fu_715_alphaMem1_V_13_we1,
        alphaMem1_V_14_address0 => grp_DoCompute_fu_715_alphaMem1_V_14_address0,
        alphaMem1_V_14_ce0 => grp_DoCompute_fu_715_alphaMem1_V_14_ce0,
        alphaMem1_V_14_d0 => grp_DoCompute_fu_715_alphaMem1_V_14_d0,
        alphaMem1_V_14_q0 => alphaMem1_V_14_q0,
        alphaMem1_V_14_we0 => grp_DoCompute_fu_715_alphaMem1_V_14_we0,
        alphaMem1_V_14_address1 => grp_DoCompute_fu_715_alphaMem1_V_14_address1,
        alphaMem1_V_14_ce1 => grp_DoCompute_fu_715_alphaMem1_V_14_ce1,
        alphaMem1_V_14_d1 => grp_DoCompute_fu_715_alphaMem1_V_14_d1,
        alphaMem1_V_14_q1 => ap_const_lv24_0,
        alphaMem1_V_14_we1 => grp_DoCompute_fu_715_alphaMem1_V_14_we1,
        alphaMem1_V_15_address0 => grp_DoCompute_fu_715_alphaMem1_V_15_address0,
        alphaMem1_V_15_ce0 => grp_DoCompute_fu_715_alphaMem1_V_15_ce0,
        alphaMem1_V_15_d0 => grp_DoCompute_fu_715_alphaMem1_V_15_d0,
        alphaMem1_V_15_q0 => alphaMem1_V_15_q0,
        alphaMem1_V_15_we0 => grp_DoCompute_fu_715_alphaMem1_V_15_we0,
        alphaMem1_V_15_address1 => grp_DoCompute_fu_715_alphaMem1_V_15_address1,
        alphaMem1_V_15_ce1 => grp_DoCompute_fu_715_alphaMem1_V_15_ce1,
        alphaMem1_V_15_d1 => grp_DoCompute_fu_715_alphaMem1_V_15_d1,
        alphaMem1_V_15_q1 => ap_const_lv24_0,
        alphaMem1_V_15_we1 => grp_DoCompute_fu_715_alphaMem1_V_15_we1,
        alphaMem1_V_16_address0 => grp_DoCompute_fu_715_alphaMem1_V_16_address0,
        alphaMem1_V_16_ce0 => grp_DoCompute_fu_715_alphaMem1_V_16_ce0,
        alphaMem1_V_16_d0 => grp_DoCompute_fu_715_alphaMem1_V_16_d0,
        alphaMem1_V_16_q0 => alphaMem1_V_16_q0,
        alphaMem1_V_16_we0 => grp_DoCompute_fu_715_alphaMem1_V_16_we0,
        alphaMem1_V_16_address1 => grp_DoCompute_fu_715_alphaMem1_V_16_address1,
        alphaMem1_V_16_ce1 => grp_DoCompute_fu_715_alphaMem1_V_16_ce1,
        alphaMem1_V_16_d1 => grp_DoCompute_fu_715_alphaMem1_V_16_d1,
        alphaMem1_V_16_q1 => ap_const_lv24_0,
        alphaMem1_V_16_we1 => grp_DoCompute_fu_715_alphaMem1_V_16_we1,
        alphaMem1_V_17_address0 => grp_DoCompute_fu_715_alphaMem1_V_17_address0,
        alphaMem1_V_17_ce0 => grp_DoCompute_fu_715_alphaMem1_V_17_ce0,
        alphaMem1_V_17_d0 => grp_DoCompute_fu_715_alphaMem1_V_17_d0,
        alphaMem1_V_17_q0 => alphaMem1_V_17_q0,
        alphaMem1_V_17_we0 => grp_DoCompute_fu_715_alphaMem1_V_17_we0,
        alphaMem1_V_17_address1 => grp_DoCompute_fu_715_alphaMem1_V_17_address1,
        alphaMem1_V_17_ce1 => grp_DoCompute_fu_715_alphaMem1_V_17_ce1,
        alphaMem1_V_17_d1 => grp_DoCompute_fu_715_alphaMem1_V_17_d1,
        alphaMem1_V_17_q1 => ap_const_lv24_0,
        alphaMem1_V_17_we1 => grp_DoCompute_fu_715_alphaMem1_V_17_we1,
        alphaMem1_V_18_address0 => grp_DoCompute_fu_715_alphaMem1_V_18_address0,
        alphaMem1_V_18_ce0 => grp_DoCompute_fu_715_alphaMem1_V_18_ce0,
        alphaMem1_V_18_d0 => grp_DoCompute_fu_715_alphaMem1_V_18_d0,
        alphaMem1_V_18_q0 => alphaMem1_V_18_q0,
        alphaMem1_V_18_we0 => grp_DoCompute_fu_715_alphaMem1_V_18_we0,
        alphaMem1_V_18_address1 => grp_DoCompute_fu_715_alphaMem1_V_18_address1,
        alphaMem1_V_18_ce1 => grp_DoCompute_fu_715_alphaMem1_V_18_ce1,
        alphaMem1_V_18_d1 => grp_DoCompute_fu_715_alphaMem1_V_18_d1,
        alphaMem1_V_18_q1 => ap_const_lv24_0,
        alphaMem1_V_18_we1 => grp_DoCompute_fu_715_alphaMem1_V_18_we1,
        alphaMem1_V_19_address0 => grp_DoCompute_fu_715_alphaMem1_V_19_address0,
        alphaMem1_V_19_ce0 => grp_DoCompute_fu_715_alphaMem1_V_19_ce0,
        alphaMem1_V_19_d0 => grp_DoCompute_fu_715_alphaMem1_V_19_d0,
        alphaMem1_V_19_q0 => alphaMem1_V_19_q0,
        alphaMem1_V_19_we0 => grp_DoCompute_fu_715_alphaMem1_V_19_we0,
        alphaMem1_V_19_address1 => grp_DoCompute_fu_715_alphaMem1_V_19_address1,
        alphaMem1_V_19_ce1 => grp_DoCompute_fu_715_alphaMem1_V_19_ce1,
        alphaMem1_V_19_d1 => grp_DoCompute_fu_715_alphaMem1_V_19_d1,
        alphaMem1_V_19_q1 => ap_const_lv24_0,
        alphaMem1_V_19_we1 => grp_DoCompute_fu_715_alphaMem1_V_19_we1,
        alphaMem1_V_20_address0 => grp_DoCompute_fu_715_alphaMem1_V_20_address0,
        alphaMem1_V_20_ce0 => grp_DoCompute_fu_715_alphaMem1_V_20_ce0,
        alphaMem1_V_20_d0 => grp_DoCompute_fu_715_alphaMem1_V_20_d0,
        alphaMem1_V_20_q0 => alphaMem1_V_20_q0,
        alphaMem1_V_20_we0 => grp_DoCompute_fu_715_alphaMem1_V_20_we0,
        alphaMem1_V_20_address1 => grp_DoCompute_fu_715_alphaMem1_V_20_address1,
        alphaMem1_V_20_ce1 => grp_DoCompute_fu_715_alphaMem1_V_20_ce1,
        alphaMem1_V_20_d1 => grp_DoCompute_fu_715_alphaMem1_V_20_d1,
        alphaMem1_V_20_q1 => ap_const_lv24_0,
        alphaMem1_V_20_we1 => grp_DoCompute_fu_715_alphaMem1_V_20_we1,
        alphaMem1_V_21_address0 => grp_DoCompute_fu_715_alphaMem1_V_21_address0,
        alphaMem1_V_21_ce0 => grp_DoCompute_fu_715_alphaMem1_V_21_ce0,
        alphaMem1_V_21_d0 => grp_DoCompute_fu_715_alphaMem1_V_21_d0,
        alphaMem1_V_21_q0 => alphaMem1_V_21_q0,
        alphaMem1_V_21_we0 => grp_DoCompute_fu_715_alphaMem1_V_21_we0,
        alphaMem1_V_21_address1 => grp_DoCompute_fu_715_alphaMem1_V_21_address1,
        alphaMem1_V_21_ce1 => grp_DoCompute_fu_715_alphaMem1_V_21_ce1,
        alphaMem1_V_21_d1 => grp_DoCompute_fu_715_alphaMem1_V_21_d1,
        alphaMem1_V_21_q1 => ap_const_lv24_0,
        alphaMem1_V_21_we1 => grp_DoCompute_fu_715_alphaMem1_V_21_we1,
        alphaMem1_V_22_address0 => grp_DoCompute_fu_715_alphaMem1_V_22_address0,
        alphaMem1_V_22_ce0 => grp_DoCompute_fu_715_alphaMem1_V_22_ce0,
        alphaMem1_V_22_d0 => grp_DoCompute_fu_715_alphaMem1_V_22_d0,
        alphaMem1_V_22_q0 => alphaMem1_V_22_q0,
        alphaMem1_V_22_we0 => grp_DoCompute_fu_715_alphaMem1_V_22_we0,
        alphaMem1_V_22_address1 => grp_DoCompute_fu_715_alphaMem1_V_22_address1,
        alphaMem1_V_22_ce1 => grp_DoCompute_fu_715_alphaMem1_V_22_ce1,
        alphaMem1_V_22_d1 => grp_DoCompute_fu_715_alphaMem1_V_22_d1,
        alphaMem1_V_22_q1 => ap_const_lv24_0,
        alphaMem1_V_22_we1 => grp_DoCompute_fu_715_alphaMem1_V_22_we1,
        alphaMem1_V_23_address0 => grp_DoCompute_fu_715_alphaMem1_V_23_address0,
        alphaMem1_V_23_ce0 => grp_DoCompute_fu_715_alphaMem1_V_23_ce0,
        alphaMem1_V_23_d0 => grp_DoCompute_fu_715_alphaMem1_V_23_d0,
        alphaMem1_V_23_q0 => alphaMem1_V_23_q0,
        alphaMem1_V_23_we0 => grp_DoCompute_fu_715_alphaMem1_V_23_we0,
        alphaMem1_V_23_address1 => grp_DoCompute_fu_715_alphaMem1_V_23_address1,
        alphaMem1_V_23_ce1 => grp_DoCompute_fu_715_alphaMem1_V_23_ce1,
        alphaMem1_V_23_d1 => grp_DoCompute_fu_715_alphaMem1_V_23_d1,
        alphaMem1_V_23_q1 => ap_const_lv24_0,
        alphaMem1_V_23_we1 => grp_DoCompute_fu_715_alphaMem1_V_23_we1,
        alphaMem1_V_24_address0 => grp_DoCompute_fu_715_alphaMem1_V_24_address0,
        alphaMem1_V_24_ce0 => grp_DoCompute_fu_715_alphaMem1_V_24_ce0,
        alphaMem1_V_24_d0 => grp_DoCompute_fu_715_alphaMem1_V_24_d0,
        alphaMem1_V_24_q0 => alphaMem1_V_24_q0,
        alphaMem1_V_24_we0 => grp_DoCompute_fu_715_alphaMem1_V_24_we0,
        alphaMem1_V_24_address1 => grp_DoCompute_fu_715_alphaMem1_V_24_address1,
        alphaMem1_V_24_ce1 => grp_DoCompute_fu_715_alphaMem1_V_24_ce1,
        alphaMem1_V_24_d1 => grp_DoCompute_fu_715_alphaMem1_V_24_d1,
        alphaMem1_V_24_q1 => ap_const_lv24_0,
        alphaMem1_V_24_we1 => grp_DoCompute_fu_715_alphaMem1_V_24_we1,
        alphaMem1_V_25_address0 => grp_DoCompute_fu_715_alphaMem1_V_25_address0,
        alphaMem1_V_25_ce0 => grp_DoCompute_fu_715_alphaMem1_V_25_ce0,
        alphaMem1_V_25_d0 => grp_DoCompute_fu_715_alphaMem1_V_25_d0,
        alphaMem1_V_25_q0 => alphaMem1_V_25_q0,
        alphaMem1_V_25_we0 => grp_DoCompute_fu_715_alphaMem1_V_25_we0,
        alphaMem1_V_25_address1 => grp_DoCompute_fu_715_alphaMem1_V_25_address1,
        alphaMem1_V_25_ce1 => grp_DoCompute_fu_715_alphaMem1_V_25_ce1,
        alphaMem1_V_25_d1 => grp_DoCompute_fu_715_alphaMem1_V_25_d1,
        alphaMem1_V_25_q1 => ap_const_lv24_0,
        alphaMem1_V_25_we1 => grp_DoCompute_fu_715_alphaMem1_V_25_we1,
        alphaMem1_V_26_address0 => grp_DoCompute_fu_715_alphaMem1_V_26_address0,
        alphaMem1_V_26_ce0 => grp_DoCompute_fu_715_alphaMem1_V_26_ce0,
        alphaMem1_V_26_d0 => grp_DoCompute_fu_715_alphaMem1_V_26_d0,
        alphaMem1_V_26_q0 => alphaMem1_V_26_q0,
        alphaMem1_V_26_we0 => grp_DoCompute_fu_715_alphaMem1_V_26_we0,
        alphaMem1_V_26_address1 => grp_DoCompute_fu_715_alphaMem1_V_26_address1,
        alphaMem1_V_26_ce1 => grp_DoCompute_fu_715_alphaMem1_V_26_ce1,
        alphaMem1_V_26_d1 => grp_DoCompute_fu_715_alphaMem1_V_26_d1,
        alphaMem1_V_26_q1 => ap_const_lv24_0,
        alphaMem1_V_26_we1 => grp_DoCompute_fu_715_alphaMem1_V_26_we1,
        alphaMem1_V_27_address0 => grp_DoCompute_fu_715_alphaMem1_V_27_address0,
        alphaMem1_V_27_ce0 => grp_DoCompute_fu_715_alphaMem1_V_27_ce0,
        alphaMem1_V_27_d0 => grp_DoCompute_fu_715_alphaMem1_V_27_d0,
        alphaMem1_V_27_q0 => alphaMem1_V_27_q0,
        alphaMem1_V_27_we0 => grp_DoCompute_fu_715_alphaMem1_V_27_we0,
        alphaMem1_V_27_address1 => grp_DoCompute_fu_715_alphaMem1_V_27_address1,
        alphaMem1_V_27_ce1 => grp_DoCompute_fu_715_alphaMem1_V_27_ce1,
        alphaMem1_V_27_d1 => grp_DoCompute_fu_715_alphaMem1_V_27_d1,
        alphaMem1_V_27_q1 => ap_const_lv24_0,
        alphaMem1_V_27_we1 => grp_DoCompute_fu_715_alphaMem1_V_27_we1,
        alphaMem1_V_28_address0 => grp_DoCompute_fu_715_alphaMem1_V_28_address0,
        alphaMem1_V_28_ce0 => grp_DoCompute_fu_715_alphaMem1_V_28_ce0,
        alphaMem1_V_28_d0 => grp_DoCompute_fu_715_alphaMem1_V_28_d0,
        alphaMem1_V_28_q0 => alphaMem1_V_28_q0,
        alphaMem1_V_28_we0 => grp_DoCompute_fu_715_alphaMem1_V_28_we0,
        alphaMem1_V_28_address1 => grp_DoCompute_fu_715_alphaMem1_V_28_address1,
        alphaMem1_V_28_ce1 => grp_DoCompute_fu_715_alphaMem1_V_28_ce1,
        alphaMem1_V_28_d1 => grp_DoCompute_fu_715_alphaMem1_V_28_d1,
        alphaMem1_V_28_q1 => ap_const_lv24_0,
        alphaMem1_V_28_we1 => grp_DoCompute_fu_715_alphaMem1_V_28_we1,
        alphaMem1_V_29_address0 => grp_DoCompute_fu_715_alphaMem1_V_29_address0,
        alphaMem1_V_29_ce0 => grp_DoCompute_fu_715_alphaMem1_V_29_ce0,
        alphaMem1_V_29_d0 => grp_DoCompute_fu_715_alphaMem1_V_29_d0,
        alphaMem1_V_29_q0 => alphaMem1_V_29_q0,
        alphaMem1_V_29_we0 => grp_DoCompute_fu_715_alphaMem1_V_29_we0,
        alphaMem1_V_29_address1 => grp_DoCompute_fu_715_alphaMem1_V_29_address1,
        alphaMem1_V_29_ce1 => grp_DoCompute_fu_715_alphaMem1_V_29_ce1,
        alphaMem1_V_29_d1 => grp_DoCompute_fu_715_alphaMem1_V_29_d1,
        alphaMem1_V_29_q1 => ap_const_lv24_0,
        alphaMem1_V_29_we1 => grp_DoCompute_fu_715_alphaMem1_V_29_we1,
        alphaMem1_V_30_address0 => grp_DoCompute_fu_715_alphaMem1_V_30_address0,
        alphaMem1_V_30_ce0 => grp_DoCompute_fu_715_alphaMem1_V_30_ce0,
        alphaMem1_V_30_d0 => grp_DoCompute_fu_715_alphaMem1_V_30_d0,
        alphaMem1_V_30_q0 => alphaMem1_V_30_q0,
        alphaMem1_V_30_we0 => grp_DoCompute_fu_715_alphaMem1_V_30_we0,
        alphaMem1_V_30_address1 => grp_DoCompute_fu_715_alphaMem1_V_30_address1,
        alphaMem1_V_30_ce1 => grp_DoCompute_fu_715_alphaMem1_V_30_ce1,
        alphaMem1_V_30_d1 => grp_DoCompute_fu_715_alphaMem1_V_30_d1,
        alphaMem1_V_30_q1 => ap_const_lv24_0,
        alphaMem1_V_30_we1 => grp_DoCompute_fu_715_alphaMem1_V_30_we1,
        alphaMem1_V_31_address0 => grp_DoCompute_fu_715_alphaMem1_V_31_address0,
        alphaMem1_V_31_ce0 => grp_DoCompute_fu_715_alphaMem1_V_31_ce0,
        alphaMem1_V_31_d0 => grp_DoCompute_fu_715_alphaMem1_V_31_d0,
        alphaMem1_V_31_q0 => alphaMem1_V_31_q0,
        alphaMem1_V_31_we0 => grp_DoCompute_fu_715_alphaMem1_V_31_we0,
        alphaMem1_V_31_address1 => grp_DoCompute_fu_715_alphaMem1_V_31_address1,
        alphaMem1_V_31_ce1 => grp_DoCompute_fu_715_alphaMem1_V_31_ce1,
        alphaMem1_V_31_d1 => grp_DoCompute_fu_715_alphaMem1_V_31_d1,
        alphaMem1_V_31_q1 => ap_const_lv24_0,
        alphaMem1_V_31_we1 => grp_DoCompute_fu_715_alphaMem1_V_31_we1,
        means_in2_V_0 => means_in2_V_0,
        means_in2_V_1 => means_in2_V_1,
        means_out2_V_0 => means_out2_V_0,
        weightMem2_V_0_address0 => grp_DoCompute_fu_715_weightMem2_V_0_address0,
        weightMem2_V_0_ce0 => grp_DoCompute_fu_715_weightMem2_V_0_ce0,
        weightMem2_V_0_d0 => grp_DoCompute_fu_715_weightMem2_V_0_d0,
        weightMem2_V_0_q0 => weightMem2_V_0_q0,
        weightMem2_V_0_we0 => grp_DoCompute_fu_715_weightMem2_V_0_we0,
        weightMem2_V_0_address1 => grp_DoCompute_fu_715_weightMem2_V_0_address1,
        weightMem2_V_0_ce1 => grp_DoCompute_fu_715_weightMem2_V_0_ce1,
        weightMem2_V_0_d1 => grp_DoCompute_fu_715_weightMem2_V_0_d1,
        weightMem2_V_0_q1 => ap_const_lv32_0,
        weightMem2_V_0_we1 => grp_DoCompute_fu_715_weightMem2_V_0_we1,
        weightMem2_V_1_address0 => grp_DoCompute_fu_715_weightMem2_V_1_address0,
        weightMem2_V_1_ce0 => grp_DoCompute_fu_715_weightMem2_V_1_ce0,
        weightMem2_V_1_d0 => grp_DoCompute_fu_715_weightMem2_V_1_d0,
        weightMem2_V_1_q0 => weightMem2_V_1_q0,
        weightMem2_V_1_we0 => grp_DoCompute_fu_715_weightMem2_V_1_we0,
        weightMem2_V_1_address1 => grp_DoCompute_fu_715_weightMem2_V_1_address1,
        weightMem2_V_1_ce1 => grp_DoCompute_fu_715_weightMem2_V_1_ce1,
        weightMem2_V_1_d1 => grp_DoCompute_fu_715_weightMem2_V_1_d1,
        weightMem2_V_1_q1 => ap_const_lv32_0,
        weightMem2_V_1_we1 => grp_DoCompute_fu_715_weightMem2_V_1_we1,
        weightMem2_V_2_address0 => grp_DoCompute_fu_715_weightMem2_V_2_address0,
        weightMem2_V_2_ce0 => grp_DoCompute_fu_715_weightMem2_V_2_ce0,
        weightMem2_V_2_d0 => grp_DoCompute_fu_715_weightMem2_V_2_d0,
        weightMem2_V_2_q0 => weightMem2_V_2_q0,
        weightMem2_V_2_we0 => grp_DoCompute_fu_715_weightMem2_V_2_we0,
        weightMem2_V_2_address1 => grp_DoCompute_fu_715_weightMem2_V_2_address1,
        weightMem2_V_2_ce1 => grp_DoCompute_fu_715_weightMem2_V_2_ce1,
        weightMem2_V_2_d1 => grp_DoCompute_fu_715_weightMem2_V_2_d1,
        weightMem2_V_2_q1 => ap_const_lv32_0,
        weightMem2_V_2_we1 => grp_DoCompute_fu_715_weightMem2_V_2_we1,
        weightMem2_V_3_address0 => grp_DoCompute_fu_715_weightMem2_V_3_address0,
        weightMem2_V_3_ce0 => grp_DoCompute_fu_715_weightMem2_V_3_ce0,
        weightMem2_V_3_d0 => grp_DoCompute_fu_715_weightMem2_V_3_d0,
        weightMem2_V_3_q0 => weightMem2_V_3_q0,
        weightMem2_V_3_we0 => grp_DoCompute_fu_715_weightMem2_V_3_we0,
        weightMem2_V_3_address1 => grp_DoCompute_fu_715_weightMem2_V_3_address1,
        weightMem2_V_3_ce1 => grp_DoCompute_fu_715_weightMem2_V_3_ce1,
        weightMem2_V_3_d1 => grp_DoCompute_fu_715_weightMem2_V_3_d1,
        weightMem2_V_3_q1 => ap_const_lv32_0,
        weightMem2_V_3_we1 => grp_DoCompute_fu_715_weightMem2_V_3_we1,
        weightMem2_V_4_address0 => grp_DoCompute_fu_715_weightMem2_V_4_address0,
        weightMem2_V_4_ce0 => grp_DoCompute_fu_715_weightMem2_V_4_ce0,
        weightMem2_V_4_d0 => grp_DoCompute_fu_715_weightMem2_V_4_d0,
        weightMem2_V_4_q0 => weightMem2_V_4_q0,
        weightMem2_V_4_we0 => grp_DoCompute_fu_715_weightMem2_V_4_we0,
        weightMem2_V_4_address1 => grp_DoCompute_fu_715_weightMem2_V_4_address1,
        weightMem2_V_4_ce1 => grp_DoCompute_fu_715_weightMem2_V_4_ce1,
        weightMem2_V_4_d1 => grp_DoCompute_fu_715_weightMem2_V_4_d1,
        weightMem2_V_4_q1 => ap_const_lv32_0,
        weightMem2_V_4_we1 => grp_DoCompute_fu_715_weightMem2_V_4_we1,
        weightMem2_V_5_address0 => grp_DoCompute_fu_715_weightMem2_V_5_address0,
        weightMem2_V_5_ce0 => grp_DoCompute_fu_715_weightMem2_V_5_ce0,
        weightMem2_V_5_d0 => grp_DoCompute_fu_715_weightMem2_V_5_d0,
        weightMem2_V_5_q0 => weightMem2_V_5_q0,
        weightMem2_V_5_we0 => grp_DoCompute_fu_715_weightMem2_V_5_we0,
        weightMem2_V_5_address1 => grp_DoCompute_fu_715_weightMem2_V_5_address1,
        weightMem2_V_5_ce1 => grp_DoCompute_fu_715_weightMem2_V_5_ce1,
        weightMem2_V_5_d1 => grp_DoCompute_fu_715_weightMem2_V_5_d1,
        weightMem2_V_5_q1 => ap_const_lv32_0,
        weightMem2_V_5_we1 => grp_DoCompute_fu_715_weightMem2_V_5_we1,
        weightMem2_V_6_address0 => grp_DoCompute_fu_715_weightMem2_V_6_address0,
        weightMem2_V_6_ce0 => grp_DoCompute_fu_715_weightMem2_V_6_ce0,
        weightMem2_V_6_d0 => grp_DoCompute_fu_715_weightMem2_V_6_d0,
        weightMem2_V_6_q0 => weightMem2_V_6_q0,
        weightMem2_V_6_we0 => grp_DoCompute_fu_715_weightMem2_V_6_we0,
        weightMem2_V_6_address1 => grp_DoCompute_fu_715_weightMem2_V_6_address1,
        weightMem2_V_6_ce1 => grp_DoCompute_fu_715_weightMem2_V_6_ce1,
        weightMem2_V_6_d1 => grp_DoCompute_fu_715_weightMem2_V_6_d1,
        weightMem2_V_6_q1 => ap_const_lv32_0,
        weightMem2_V_6_we1 => grp_DoCompute_fu_715_weightMem2_V_6_we1,
        weightMem2_V_7_address0 => grp_DoCompute_fu_715_weightMem2_V_7_address0,
        weightMem2_V_7_ce0 => grp_DoCompute_fu_715_weightMem2_V_7_ce0,
        weightMem2_V_7_d0 => grp_DoCompute_fu_715_weightMem2_V_7_d0,
        weightMem2_V_7_q0 => weightMem2_V_7_q0,
        weightMem2_V_7_we0 => grp_DoCompute_fu_715_weightMem2_V_7_we0,
        weightMem2_V_7_address1 => grp_DoCompute_fu_715_weightMem2_V_7_address1,
        weightMem2_V_7_ce1 => grp_DoCompute_fu_715_weightMem2_V_7_ce1,
        weightMem2_V_7_d1 => grp_DoCompute_fu_715_weightMem2_V_7_d1,
        weightMem2_V_7_q1 => ap_const_lv32_0,
        weightMem2_V_7_we1 => grp_DoCompute_fu_715_weightMem2_V_7_we1,
        weightMem2_V_8_address0 => grp_DoCompute_fu_715_weightMem2_V_8_address0,
        weightMem2_V_8_ce0 => grp_DoCompute_fu_715_weightMem2_V_8_ce0,
        weightMem2_V_8_d0 => grp_DoCompute_fu_715_weightMem2_V_8_d0,
        weightMem2_V_8_q0 => weightMem2_V_8_q0,
        weightMem2_V_8_we0 => grp_DoCompute_fu_715_weightMem2_V_8_we0,
        weightMem2_V_8_address1 => grp_DoCompute_fu_715_weightMem2_V_8_address1,
        weightMem2_V_8_ce1 => grp_DoCompute_fu_715_weightMem2_V_8_ce1,
        weightMem2_V_8_d1 => grp_DoCompute_fu_715_weightMem2_V_8_d1,
        weightMem2_V_8_q1 => ap_const_lv32_0,
        weightMem2_V_8_we1 => grp_DoCompute_fu_715_weightMem2_V_8_we1,
        weightMem2_V_9_address0 => grp_DoCompute_fu_715_weightMem2_V_9_address0,
        weightMem2_V_9_ce0 => grp_DoCompute_fu_715_weightMem2_V_9_ce0,
        weightMem2_V_9_d0 => grp_DoCompute_fu_715_weightMem2_V_9_d0,
        weightMem2_V_9_q0 => weightMem2_V_9_q0,
        weightMem2_V_9_we0 => grp_DoCompute_fu_715_weightMem2_V_9_we0,
        weightMem2_V_9_address1 => grp_DoCompute_fu_715_weightMem2_V_9_address1,
        weightMem2_V_9_ce1 => grp_DoCompute_fu_715_weightMem2_V_9_ce1,
        weightMem2_V_9_d1 => grp_DoCompute_fu_715_weightMem2_V_9_d1,
        weightMem2_V_9_q1 => ap_const_lv32_0,
        weightMem2_V_9_we1 => grp_DoCompute_fu_715_weightMem2_V_9_we1,
        weightMem2_V_10_address0 => grp_DoCompute_fu_715_weightMem2_V_10_address0,
        weightMem2_V_10_ce0 => grp_DoCompute_fu_715_weightMem2_V_10_ce0,
        weightMem2_V_10_d0 => grp_DoCompute_fu_715_weightMem2_V_10_d0,
        weightMem2_V_10_q0 => weightMem2_V_10_q0,
        weightMem2_V_10_we0 => grp_DoCompute_fu_715_weightMem2_V_10_we0,
        weightMem2_V_10_address1 => grp_DoCompute_fu_715_weightMem2_V_10_address1,
        weightMem2_V_10_ce1 => grp_DoCompute_fu_715_weightMem2_V_10_ce1,
        weightMem2_V_10_d1 => grp_DoCompute_fu_715_weightMem2_V_10_d1,
        weightMem2_V_10_q1 => ap_const_lv32_0,
        weightMem2_V_10_we1 => grp_DoCompute_fu_715_weightMem2_V_10_we1,
        weightMem2_V_11_address0 => grp_DoCompute_fu_715_weightMem2_V_11_address0,
        weightMem2_V_11_ce0 => grp_DoCompute_fu_715_weightMem2_V_11_ce0,
        weightMem2_V_11_d0 => grp_DoCompute_fu_715_weightMem2_V_11_d0,
        weightMem2_V_11_q0 => weightMem2_V_11_q0,
        weightMem2_V_11_we0 => grp_DoCompute_fu_715_weightMem2_V_11_we0,
        weightMem2_V_11_address1 => grp_DoCompute_fu_715_weightMem2_V_11_address1,
        weightMem2_V_11_ce1 => grp_DoCompute_fu_715_weightMem2_V_11_ce1,
        weightMem2_V_11_d1 => grp_DoCompute_fu_715_weightMem2_V_11_d1,
        weightMem2_V_11_q1 => ap_const_lv32_0,
        weightMem2_V_11_we1 => grp_DoCompute_fu_715_weightMem2_V_11_we1,
        weightMem2_V_12_address0 => grp_DoCompute_fu_715_weightMem2_V_12_address0,
        weightMem2_V_12_ce0 => grp_DoCompute_fu_715_weightMem2_V_12_ce0,
        weightMem2_V_12_d0 => grp_DoCompute_fu_715_weightMem2_V_12_d0,
        weightMem2_V_12_q0 => weightMem2_V_12_q0,
        weightMem2_V_12_we0 => grp_DoCompute_fu_715_weightMem2_V_12_we0,
        weightMem2_V_12_address1 => grp_DoCompute_fu_715_weightMem2_V_12_address1,
        weightMem2_V_12_ce1 => grp_DoCompute_fu_715_weightMem2_V_12_ce1,
        weightMem2_V_12_d1 => grp_DoCompute_fu_715_weightMem2_V_12_d1,
        weightMem2_V_12_q1 => ap_const_lv32_0,
        weightMem2_V_12_we1 => grp_DoCompute_fu_715_weightMem2_V_12_we1,
        weightMem2_V_13_address0 => grp_DoCompute_fu_715_weightMem2_V_13_address0,
        weightMem2_V_13_ce0 => grp_DoCompute_fu_715_weightMem2_V_13_ce0,
        weightMem2_V_13_d0 => grp_DoCompute_fu_715_weightMem2_V_13_d0,
        weightMem2_V_13_q0 => weightMem2_V_13_q0,
        weightMem2_V_13_we0 => grp_DoCompute_fu_715_weightMem2_V_13_we0,
        weightMem2_V_13_address1 => grp_DoCompute_fu_715_weightMem2_V_13_address1,
        weightMem2_V_13_ce1 => grp_DoCompute_fu_715_weightMem2_V_13_ce1,
        weightMem2_V_13_d1 => grp_DoCompute_fu_715_weightMem2_V_13_d1,
        weightMem2_V_13_q1 => ap_const_lv32_0,
        weightMem2_V_13_we1 => grp_DoCompute_fu_715_weightMem2_V_13_we1,
        weightMem2_V_14_address0 => grp_DoCompute_fu_715_weightMem2_V_14_address0,
        weightMem2_V_14_ce0 => grp_DoCompute_fu_715_weightMem2_V_14_ce0,
        weightMem2_V_14_d0 => grp_DoCompute_fu_715_weightMem2_V_14_d0,
        weightMem2_V_14_q0 => weightMem2_V_14_q0,
        weightMem2_V_14_we0 => grp_DoCompute_fu_715_weightMem2_V_14_we0,
        weightMem2_V_14_address1 => grp_DoCompute_fu_715_weightMem2_V_14_address1,
        weightMem2_V_14_ce1 => grp_DoCompute_fu_715_weightMem2_V_14_ce1,
        weightMem2_V_14_d1 => grp_DoCompute_fu_715_weightMem2_V_14_d1,
        weightMem2_V_14_q1 => ap_const_lv32_0,
        weightMem2_V_14_we1 => grp_DoCompute_fu_715_weightMem2_V_14_we1,
        weightMem2_V_15_address0 => grp_DoCompute_fu_715_weightMem2_V_15_address0,
        weightMem2_V_15_ce0 => grp_DoCompute_fu_715_weightMem2_V_15_ce0,
        weightMem2_V_15_d0 => grp_DoCompute_fu_715_weightMem2_V_15_d0,
        weightMem2_V_15_q0 => weightMem2_V_15_q0,
        weightMem2_V_15_we0 => grp_DoCompute_fu_715_weightMem2_V_15_we0,
        weightMem2_V_15_address1 => grp_DoCompute_fu_715_weightMem2_V_15_address1,
        weightMem2_V_15_ce1 => grp_DoCompute_fu_715_weightMem2_V_15_ce1,
        weightMem2_V_15_d1 => grp_DoCompute_fu_715_weightMem2_V_15_d1,
        weightMem2_V_15_q1 => ap_const_lv32_0,
        weightMem2_V_15_we1 => grp_DoCompute_fu_715_weightMem2_V_15_we1,
        thresMem2_V_0_address0 => grp_DoCompute_fu_715_thresMem2_V_0_address0,
        thresMem2_V_0_ce0 => grp_DoCompute_fu_715_thresMem2_V_0_ce0,
        thresMem2_V_0_d0 => grp_DoCompute_fu_715_thresMem2_V_0_d0,
        thresMem2_V_0_q0 => thresMem2_V_0_q0,
        thresMem2_V_0_we0 => grp_DoCompute_fu_715_thresMem2_V_0_we0,
        thresMem2_V_0_address1 => grp_DoCompute_fu_715_thresMem2_V_0_address1,
        thresMem2_V_0_ce1 => grp_DoCompute_fu_715_thresMem2_V_0_ce1,
        thresMem2_V_0_d1 => grp_DoCompute_fu_715_thresMem2_V_0_d1,
        thresMem2_V_0_q1 => ap_const_lv24_0,
        thresMem2_V_0_we1 => grp_DoCompute_fu_715_thresMem2_V_0_we1,
        thresMem2_V_1_address0 => grp_DoCompute_fu_715_thresMem2_V_1_address0,
        thresMem2_V_1_ce0 => grp_DoCompute_fu_715_thresMem2_V_1_ce0,
        thresMem2_V_1_d0 => grp_DoCompute_fu_715_thresMem2_V_1_d0,
        thresMem2_V_1_q0 => thresMem2_V_1_q0,
        thresMem2_V_1_we0 => grp_DoCompute_fu_715_thresMem2_V_1_we0,
        thresMem2_V_1_address1 => grp_DoCompute_fu_715_thresMem2_V_1_address1,
        thresMem2_V_1_ce1 => grp_DoCompute_fu_715_thresMem2_V_1_ce1,
        thresMem2_V_1_d1 => grp_DoCompute_fu_715_thresMem2_V_1_d1,
        thresMem2_V_1_q1 => ap_const_lv24_0,
        thresMem2_V_1_we1 => grp_DoCompute_fu_715_thresMem2_V_1_we1,
        thresMem2_V_2_address0 => grp_DoCompute_fu_715_thresMem2_V_2_address0,
        thresMem2_V_2_ce0 => grp_DoCompute_fu_715_thresMem2_V_2_ce0,
        thresMem2_V_2_d0 => grp_DoCompute_fu_715_thresMem2_V_2_d0,
        thresMem2_V_2_q0 => thresMem2_V_2_q0,
        thresMem2_V_2_we0 => grp_DoCompute_fu_715_thresMem2_V_2_we0,
        thresMem2_V_2_address1 => grp_DoCompute_fu_715_thresMem2_V_2_address1,
        thresMem2_V_2_ce1 => grp_DoCompute_fu_715_thresMem2_V_2_ce1,
        thresMem2_V_2_d1 => grp_DoCompute_fu_715_thresMem2_V_2_d1,
        thresMem2_V_2_q1 => ap_const_lv24_0,
        thresMem2_V_2_we1 => grp_DoCompute_fu_715_thresMem2_V_2_we1,
        thresMem2_V_3_address0 => grp_DoCompute_fu_715_thresMem2_V_3_address0,
        thresMem2_V_3_ce0 => grp_DoCompute_fu_715_thresMem2_V_3_ce0,
        thresMem2_V_3_d0 => grp_DoCompute_fu_715_thresMem2_V_3_d0,
        thresMem2_V_3_q0 => thresMem2_V_3_q0,
        thresMem2_V_3_we0 => grp_DoCompute_fu_715_thresMem2_V_3_we0,
        thresMem2_V_3_address1 => grp_DoCompute_fu_715_thresMem2_V_3_address1,
        thresMem2_V_3_ce1 => grp_DoCompute_fu_715_thresMem2_V_3_ce1,
        thresMem2_V_3_d1 => grp_DoCompute_fu_715_thresMem2_V_3_d1,
        thresMem2_V_3_q1 => ap_const_lv24_0,
        thresMem2_V_3_we1 => grp_DoCompute_fu_715_thresMem2_V_3_we1,
        thresMem2_V_4_address0 => grp_DoCompute_fu_715_thresMem2_V_4_address0,
        thresMem2_V_4_ce0 => grp_DoCompute_fu_715_thresMem2_V_4_ce0,
        thresMem2_V_4_d0 => grp_DoCompute_fu_715_thresMem2_V_4_d0,
        thresMem2_V_4_q0 => thresMem2_V_4_q0,
        thresMem2_V_4_we0 => grp_DoCompute_fu_715_thresMem2_V_4_we0,
        thresMem2_V_4_address1 => grp_DoCompute_fu_715_thresMem2_V_4_address1,
        thresMem2_V_4_ce1 => grp_DoCompute_fu_715_thresMem2_V_4_ce1,
        thresMem2_V_4_d1 => grp_DoCompute_fu_715_thresMem2_V_4_d1,
        thresMem2_V_4_q1 => ap_const_lv24_0,
        thresMem2_V_4_we1 => grp_DoCompute_fu_715_thresMem2_V_4_we1,
        thresMem2_V_5_address0 => grp_DoCompute_fu_715_thresMem2_V_5_address0,
        thresMem2_V_5_ce0 => grp_DoCompute_fu_715_thresMem2_V_5_ce0,
        thresMem2_V_5_d0 => grp_DoCompute_fu_715_thresMem2_V_5_d0,
        thresMem2_V_5_q0 => thresMem2_V_5_q0,
        thresMem2_V_5_we0 => grp_DoCompute_fu_715_thresMem2_V_5_we0,
        thresMem2_V_5_address1 => grp_DoCompute_fu_715_thresMem2_V_5_address1,
        thresMem2_V_5_ce1 => grp_DoCompute_fu_715_thresMem2_V_5_ce1,
        thresMem2_V_5_d1 => grp_DoCompute_fu_715_thresMem2_V_5_d1,
        thresMem2_V_5_q1 => ap_const_lv24_0,
        thresMem2_V_5_we1 => grp_DoCompute_fu_715_thresMem2_V_5_we1,
        thresMem2_V_6_address0 => grp_DoCompute_fu_715_thresMem2_V_6_address0,
        thresMem2_V_6_ce0 => grp_DoCompute_fu_715_thresMem2_V_6_ce0,
        thresMem2_V_6_d0 => grp_DoCompute_fu_715_thresMem2_V_6_d0,
        thresMem2_V_6_q0 => thresMem2_V_6_q0,
        thresMem2_V_6_we0 => grp_DoCompute_fu_715_thresMem2_V_6_we0,
        thresMem2_V_6_address1 => grp_DoCompute_fu_715_thresMem2_V_6_address1,
        thresMem2_V_6_ce1 => grp_DoCompute_fu_715_thresMem2_V_6_ce1,
        thresMem2_V_6_d1 => grp_DoCompute_fu_715_thresMem2_V_6_d1,
        thresMem2_V_6_q1 => ap_const_lv24_0,
        thresMem2_V_6_we1 => grp_DoCompute_fu_715_thresMem2_V_6_we1,
        thresMem2_V_7_address0 => grp_DoCompute_fu_715_thresMem2_V_7_address0,
        thresMem2_V_7_ce0 => grp_DoCompute_fu_715_thresMem2_V_7_ce0,
        thresMem2_V_7_d0 => grp_DoCompute_fu_715_thresMem2_V_7_d0,
        thresMem2_V_7_q0 => thresMem2_V_7_q0,
        thresMem2_V_7_we0 => grp_DoCompute_fu_715_thresMem2_V_7_we0,
        thresMem2_V_7_address1 => grp_DoCompute_fu_715_thresMem2_V_7_address1,
        thresMem2_V_7_ce1 => grp_DoCompute_fu_715_thresMem2_V_7_ce1,
        thresMem2_V_7_d1 => grp_DoCompute_fu_715_thresMem2_V_7_d1,
        thresMem2_V_7_q1 => ap_const_lv24_0,
        thresMem2_V_7_we1 => grp_DoCompute_fu_715_thresMem2_V_7_we1,
        thresMem2_V_8_address0 => grp_DoCompute_fu_715_thresMem2_V_8_address0,
        thresMem2_V_8_ce0 => grp_DoCompute_fu_715_thresMem2_V_8_ce0,
        thresMem2_V_8_d0 => grp_DoCompute_fu_715_thresMem2_V_8_d0,
        thresMem2_V_8_q0 => thresMem2_V_8_q0,
        thresMem2_V_8_we0 => grp_DoCompute_fu_715_thresMem2_V_8_we0,
        thresMem2_V_8_address1 => grp_DoCompute_fu_715_thresMem2_V_8_address1,
        thresMem2_V_8_ce1 => grp_DoCompute_fu_715_thresMem2_V_8_ce1,
        thresMem2_V_8_d1 => grp_DoCompute_fu_715_thresMem2_V_8_d1,
        thresMem2_V_8_q1 => ap_const_lv24_0,
        thresMem2_V_8_we1 => grp_DoCompute_fu_715_thresMem2_V_8_we1,
        thresMem2_V_9_address0 => grp_DoCompute_fu_715_thresMem2_V_9_address0,
        thresMem2_V_9_ce0 => grp_DoCompute_fu_715_thresMem2_V_9_ce0,
        thresMem2_V_9_d0 => grp_DoCompute_fu_715_thresMem2_V_9_d0,
        thresMem2_V_9_q0 => thresMem2_V_9_q0,
        thresMem2_V_9_we0 => grp_DoCompute_fu_715_thresMem2_V_9_we0,
        thresMem2_V_9_address1 => grp_DoCompute_fu_715_thresMem2_V_9_address1,
        thresMem2_V_9_ce1 => grp_DoCompute_fu_715_thresMem2_V_9_ce1,
        thresMem2_V_9_d1 => grp_DoCompute_fu_715_thresMem2_V_9_d1,
        thresMem2_V_9_q1 => ap_const_lv24_0,
        thresMem2_V_9_we1 => grp_DoCompute_fu_715_thresMem2_V_9_we1,
        thresMem2_V_10_address0 => grp_DoCompute_fu_715_thresMem2_V_10_address0,
        thresMem2_V_10_ce0 => grp_DoCompute_fu_715_thresMem2_V_10_ce0,
        thresMem2_V_10_d0 => grp_DoCompute_fu_715_thresMem2_V_10_d0,
        thresMem2_V_10_q0 => thresMem2_V_10_q0,
        thresMem2_V_10_we0 => grp_DoCompute_fu_715_thresMem2_V_10_we0,
        thresMem2_V_10_address1 => grp_DoCompute_fu_715_thresMem2_V_10_address1,
        thresMem2_V_10_ce1 => grp_DoCompute_fu_715_thresMem2_V_10_ce1,
        thresMem2_V_10_d1 => grp_DoCompute_fu_715_thresMem2_V_10_d1,
        thresMem2_V_10_q1 => ap_const_lv24_0,
        thresMem2_V_10_we1 => grp_DoCompute_fu_715_thresMem2_V_10_we1,
        thresMem2_V_11_address0 => grp_DoCompute_fu_715_thresMem2_V_11_address0,
        thresMem2_V_11_ce0 => grp_DoCompute_fu_715_thresMem2_V_11_ce0,
        thresMem2_V_11_d0 => grp_DoCompute_fu_715_thresMem2_V_11_d0,
        thresMem2_V_11_q0 => thresMem2_V_11_q0,
        thresMem2_V_11_we0 => grp_DoCompute_fu_715_thresMem2_V_11_we0,
        thresMem2_V_11_address1 => grp_DoCompute_fu_715_thresMem2_V_11_address1,
        thresMem2_V_11_ce1 => grp_DoCompute_fu_715_thresMem2_V_11_ce1,
        thresMem2_V_11_d1 => grp_DoCompute_fu_715_thresMem2_V_11_d1,
        thresMem2_V_11_q1 => ap_const_lv24_0,
        thresMem2_V_11_we1 => grp_DoCompute_fu_715_thresMem2_V_11_we1,
        thresMem2_V_12_address0 => grp_DoCompute_fu_715_thresMem2_V_12_address0,
        thresMem2_V_12_ce0 => grp_DoCompute_fu_715_thresMem2_V_12_ce0,
        thresMem2_V_12_d0 => grp_DoCompute_fu_715_thresMem2_V_12_d0,
        thresMem2_V_12_q0 => thresMem2_V_12_q0,
        thresMem2_V_12_we0 => grp_DoCompute_fu_715_thresMem2_V_12_we0,
        thresMem2_V_12_address1 => grp_DoCompute_fu_715_thresMem2_V_12_address1,
        thresMem2_V_12_ce1 => grp_DoCompute_fu_715_thresMem2_V_12_ce1,
        thresMem2_V_12_d1 => grp_DoCompute_fu_715_thresMem2_V_12_d1,
        thresMem2_V_12_q1 => ap_const_lv24_0,
        thresMem2_V_12_we1 => grp_DoCompute_fu_715_thresMem2_V_12_we1,
        thresMem2_V_13_address0 => grp_DoCompute_fu_715_thresMem2_V_13_address0,
        thresMem2_V_13_ce0 => grp_DoCompute_fu_715_thresMem2_V_13_ce0,
        thresMem2_V_13_d0 => grp_DoCompute_fu_715_thresMem2_V_13_d0,
        thresMem2_V_13_q0 => thresMem2_V_13_q0,
        thresMem2_V_13_we0 => grp_DoCompute_fu_715_thresMem2_V_13_we0,
        thresMem2_V_13_address1 => grp_DoCompute_fu_715_thresMem2_V_13_address1,
        thresMem2_V_13_ce1 => grp_DoCompute_fu_715_thresMem2_V_13_ce1,
        thresMem2_V_13_d1 => grp_DoCompute_fu_715_thresMem2_V_13_d1,
        thresMem2_V_13_q1 => ap_const_lv24_0,
        thresMem2_V_13_we1 => grp_DoCompute_fu_715_thresMem2_V_13_we1,
        thresMem2_V_14_address0 => grp_DoCompute_fu_715_thresMem2_V_14_address0,
        thresMem2_V_14_ce0 => grp_DoCompute_fu_715_thresMem2_V_14_ce0,
        thresMem2_V_14_d0 => grp_DoCompute_fu_715_thresMem2_V_14_d0,
        thresMem2_V_14_q0 => thresMem2_V_14_q0,
        thresMem2_V_14_we0 => grp_DoCompute_fu_715_thresMem2_V_14_we0,
        thresMem2_V_14_address1 => grp_DoCompute_fu_715_thresMem2_V_14_address1,
        thresMem2_V_14_ce1 => grp_DoCompute_fu_715_thresMem2_V_14_ce1,
        thresMem2_V_14_d1 => grp_DoCompute_fu_715_thresMem2_V_14_d1,
        thresMem2_V_14_q1 => ap_const_lv24_0,
        thresMem2_V_14_we1 => grp_DoCompute_fu_715_thresMem2_V_14_we1,
        thresMem2_V_15_address0 => grp_DoCompute_fu_715_thresMem2_V_15_address0,
        thresMem2_V_15_ce0 => grp_DoCompute_fu_715_thresMem2_V_15_ce0,
        thresMem2_V_15_d0 => grp_DoCompute_fu_715_thresMem2_V_15_d0,
        thresMem2_V_15_q0 => thresMem2_V_15_q0,
        thresMem2_V_15_we0 => grp_DoCompute_fu_715_thresMem2_V_15_we0,
        thresMem2_V_15_address1 => grp_DoCompute_fu_715_thresMem2_V_15_address1,
        thresMem2_V_15_ce1 => grp_DoCompute_fu_715_thresMem2_V_15_ce1,
        thresMem2_V_15_d1 => grp_DoCompute_fu_715_thresMem2_V_15_d1,
        thresMem2_V_15_q1 => ap_const_lv24_0,
        thresMem2_V_15_we1 => grp_DoCompute_fu_715_thresMem2_V_15_we1,
        alphaMem2_V_0_address0 => grp_DoCompute_fu_715_alphaMem2_V_0_address0,
        alphaMem2_V_0_ce0 => grp_DoCompute_fu_715_alphaMem2_V_0_ce0,
        alphaMem2_V_0_d0 => grp_DoCompute_fu_715_alphaMem2_V_0_d0,
        alphaMem2_V_0_q0 => alphaMem2_V_0_q0,
        alphaMem2_V_0_we0 => grp_DoCompute_fu_715_alphaMem2_V_0_we0,
        alphaMem2_V_0_address1 => grp_DoCompute_fu_715_alphaMem2_V_0_address1,
        alphaMem2_V_0_ce1 => grp_DoCompute_fu_715_alphaMem2_V_0_ce1,
        alphaMem2_V_0_d1 => grp_DoCompute_fu_715_alphaMem2_V_0_d1,
        alphaMem2_V_0_q1 => ap_const_lv24_0,
        alphaMem2_V_0_we1 => grp_DoCompute_fu_715_alphaMem2_V_0_we1,
        alphaMem2_V_1_address0 => grp_DoCompute_fu_715_alphaMem2_V_1_address0,
        alphaMem2_V_1_ce0 => grp_DoCompute_fu_715_alphaMem2_V_1_ce0,
        alphaMem2_V_1_d0 => grp_DoCompute_fu_715_alphaMem2_V_1_d0,
        alphaMem2_V_1_q0 => alphaMem2_V_1_q0,
        alphaMem2_V_1_we0 => grp_DoCompute_fu_715_alphaMem2_V_1_we0,
        alphaMem2_V_1_address1 => grp_DoCompute_fu_715_alphaMem2_V_1_address1,
        alphaMem2_V_1_ce1 => grp_DoCompute_fu_715_alphaMem2_V_1_ce1,
        alphaMem2_V_1_d1 => grp_DoCompute_fu_715_alphaMem2_V_1_d1,
        alphaMem2_V_1_q1 => ap_const_lv24_0,
        alphaMem2_V_1_we1 => grp_DoCompute_fu_715_alphaMem2_V_1_we1,
        alphaMem2_V_2_address0 => grp_DoCompute_fu_715_alphaMem2_V_2_address0,
        alphaMem2_V_2_ce0 => grp_DoCompute_fu_715_alphaMem2_V_2_ce0,
        alphaMem2_V_2_d0 => grp_DoCompute_fu_715_alphaMem2_V_2_d0,
        alphaMem2_V_2_q0 => alphaMem2_V_2_q0,
        alphaMem2_V_2_we0 => grp_DoCompute_fu_715_alphaMem2_V_2_we0,
        alphaMem2_V_2_address1 => grp_DoCompute_fu_715_alphaMem2_V_2_address1,
        alphaMem2_V_2_ce1 => grp_DoCompute_fu_715_alphaMem2_V_2_ce1,
        alphaMem2_V_2_d1 => grp_DoCompute_fu_715_alphaMem2_V_2_d1,
        alphaMem2_V_2_q1 => ap_const_lv24_0,
        alphaMem2_V_2_we1 => grp_DoCompute_fu_715_alphaMem2_V_2_we1,
        alphaMem2_V_3_address0 => grp_DoCompute_fu_715_alphaMem2_V_3_address0,
        alphaMem2_V_3_ce0 => grp_DoCompute_fu_715_alphaMem2_V_3_ce0,
        alphaMem2_V_3_d0 => grp_DoCompute_fu_715_alphaMem2_V_3_d0,
        alphaMem2_V_3_q0 => alphaMem2_V_3_q0,
        alphaMem2_V_3_we0 => grp_DoCompute_fu_715_alphaMem2_V_3_we0,
        alphaMem2_V_3_address1 => grp_DoCompute_fu_715_alphaMem2_V_3_address1,
        alphaMem2_V_3_ce1 => grp_DoCompute_fu_715_alphaMem2_V_3_ce1,
        alphaMem2_V_3_d1 => grp_DoCompute_fu_715_alphaMem2_V_3_d1,
        alphaMem2_V_3_q1 => ap_const_lv24_0,
        alphaMem2_V_3_we1 => grp_DoCompute_fu_715_alphaMem2_V_3_we1,
        alphaMem2_V_4_address0 => grp_DoCompute_fu_715_alphaMem2_V_4_address0,
        alphaMem2_V_4_ce0 => grp_DoCompute_fu_715_alphaMem2_V_4_ce0,
        alphaMem2_V_4_d0 => grp_DoCompute_fu_715_alphaMem2_V_4_d0,
        alphaMem2_V_4_q0 => alphaMem2_V_4_q0,
        alphaMem2_V_4_we0 => grp_DoCompute_fu_715_alphaMem2_V_4_we0,
        alphaMem2_V_4_address1 => grp_DoCompute_fu_715_alphaMem2_V_4_address1,
        alphaMem2_V_4_ce1 => grp_DoCompute_fu_715_alphaMem2_V_4_ce1,
        alphaMem2_V_4_d1 => grp_DoCompute_fu_715_alphaMem2_V_4_d1,
        alphaMem2_V_4_q1 => ap_const_lv24_0,
        alphaMem2_V_4_we1 => grp_DoCompute_fu_715_alphaMem2_V_4_we1,
        alphaMem2_V_5_address0 => grp_DoCompute_fu_715_alphaMem2_V_5_address0,
        alphaMem2_V_5_ce0 => grp_DoCompute_fu_715_alphaMem2_V_5_ce0,
        alphaMem2_V_5_d0 => grp_DoCompute_fu_715_alphaMem2_V_5_d0,
        alphaMem2_V_5_q0 => alphaMem2_V_5_q0,
        alphaMem2_V_5_we0 => grp_DoCompute_fu_715_alphaMem2_V_5_we0,
        alphaMem2_V_5_address1 => grp_DoCompute_fu_715_alphaMem2_V_5_address1,
        alphaMem2_V_5_ce1 => grp_DoCompute_fu_715_alphaMem2_V_5_ce1,
        alphaMem2_V_5_d1 => grp_DoCompute_fu_715_alphaMem2_V_5_d1,
        alphaMem2_V_5_q1 => ap_const_lv24_0,
        alphaMem2_V_5_we1 => grp_DoCompute_fu_715_alphaMem2_V_5_we1,
        alphaMem2_V_6_address0 => grp_DoCompute_fu_715_alphaMem2_V_6_address0,
        alphaMem2_V_6_ce0 => grp_DoCompute_fu_715_alphaMem2_V_6_ce0,
        alphaMem2_V_6_d0 => grp_DoCompute_fu_715_alphaMem2_V_6_d0,
        alphaMem2_V_6_q0 => alphaMem2_V_6_q0,
        alphaMem2_V_6_we0 => grp_DoCompute_fu_715_alphaMem2_V_6_we0,
        alphaMem2_V_6_address1 => grp_DoCompute_fu_715_alphaMem2_V_6_address1,
        alphaMem2_V_6_ce1 => grp_DoCompute_fu_715_alphaMem2_V_6_ce1,
        alphaMem2_V_6_d1 => grp_DoCompute_fu_715_alphaMem2_V_6_d1,
        alphaMem2_V_6_q1 => ap_const_lv24_0,
        alphaMem2_V_6_we1 => grp_DoCompute_fu_715_alphaMem2_V_6_we1,
        alphaMem2_V_7_address0 => grp_DoCompute_fu_715_alphaMem2_V_7_address0,
        alphaMem2_V_7_ce0 => grp_DoCompute_fu_715_alphaMem2_V_7_ce0,
        alphaMem2_V_7_d0 => grp_DoCompute_fu_715_alphaMem2_V_7_d0,
        alphaMem2_V_7_q0 => alphaMem2_V_7_q0,
        alphaMem2_V_7_we0 => grp_DoCompute_fu_715_alphaMem2_V_7_we0,
        alphaMem2_V_7_address1 => grp_DoCompute_fu_715_alphaMem2_V_7_address1,
        alphaMem2_V_7_ce1 => grp_DoCompute_fu_715_alphaMem2_V_7_ce1,
        alphaMem2_V_7_d1 => grp_DoCompute_fu_715_alphaMem2_V_7_d1,
        alphaMem2_V_7_q1 => ap_const_lv24_0,
        alphaMem2_V_7_we1 => grp_DoCompute_fu_715_alphaMem2_V_7_we1,
        alphaMem2_V_8_address0 => grp_DoCompute_fu_715_alphaMem2_V_8_address0,
        alphaMem2_V_8_ce0 => grp_DoCompute_fu_715_alphaMem2_V_8_ce0,
        alphaMem2_V_8_d0 => grp_DoCompute_fu_715_alphaMem2_V_8_d0,
        alphaMem2_V_8_q0 => alphaMem2_V_8_q0,
        alphaMem2_V_8_we0 => grp_DoCompute_fu_715_alphaMem2_V_8_we0,
        alphaMem2_V_8_address1 => grp_DoCompute_fu_715_alphaMem2_V_8_address1,
        alphaMem2_V_8_ce1 => grp_DoCompute_fu_715_alphaMem2_V_8_ce1,
        alphaMem2_V_8_d1 => grp_DoCompute_fu_715_alphaMem2_V_8_d1,
        alphaMem2_V_8_q1 => ap_const_lv24_0,
        alphaMem2_V_8_we1 => grp_DoCompute_fu_715_alphaMem2_V_8_we1,
        alphaMem2_V_9_address0 => grp_DoCompute_fu_715_alphaMem2_V_9_address0,
        alphaMem2_V_9_ce0 => grp_DoCompute_fu_715_alphaMem2_V_9_ce0,
        alphaMem2_V_9_d0 => grp_DoCompute_fu_715_alphaMem2_V_9_d0,
        alphaMem2_V_9_q0 => alphaMem2_V_9_q0,
        alphaMem2_V_9_we0 => grp_DoCompute_fu_715_alphaMem2_V_9_we0,
        alphaMem2_V_9_address1 => grp_DoCompute_fu_715_alphaMem2_V_9_address1,
        alphaMem2_V_9_ce1 => grp_DoCompute_fu_715_alphaMem2_V_9_ce1,
        alphaMem2_V_9_d1 => grp_DoCompute_fu_715_alphaMem2_V_9_d1,
        alphaMem2_V_9_q1 => ap_const_lv24_0,
        alphaMem2_V_9_we1 => grp_DoCompute_fu_715_alphaMem2_V_9_we1,
        alphaMem2_V_10_address0 => grp_DoCompute_fu_715_alphaMem2_V_10_address0,
        alphaMem2_V_10_ce0 => grp_DoCompute_fu_715_alphaMem2_V_10_ce0,
        alphaMem2_V_10_d0 => grp_DoCompute_fu_715_alphaMem2_V_10_d0,
        alphaMem2_V_10_q0 => alphaMem2_V_10_q0,
        alphaMem2_V_10_we0 => grp_DoCompute_fu_715_alphaMem2_V_10_we0,
        alphaMem2_V_10_address1 => grp_DoCompute_fu_715_alphaMem2_V_10_address1,
        alphaMem2_V_10_ce1 => grp_DoCompute_fu_715_alphaMem2_V_10_ce1,
        alphaMem2_V_10_d1 => grp_DoCompute_fu_715_alphaMem2_V_10_d1,
        alphaMem2_V_10_q1 => ap_const_lv24_0,
        alphaMem2_V_10_we1 => grp_DoCompute_fu_715_alphaMem2_V_10_we1,
        alphaMem2_V_11_address0 => grp_DoCompute_fu_715_alphaMem2_V_11_address0,
        alphaMem2_V_11_ce0 => grp_DoCompute_fu_715_alphaMem2_V_11_ce0,
        alphaMem2_V_11_d0 => grp_DoCompute_fu_715_alphaMem2_V_11_d0,
        alphaMem2_V_11_q0 => alphaMem2_V_11_q0,
        alphaMem2_V_11_we0 => grp_DoCompute_fu_715_alphaMem2_V_11_we0,
        alphaMem2_V_11_address1 => grp_DoCompute_fu_715_alphaMem2_V_11_address1,
        alphaMem2_V_11_ce1 => grp_DoCompute_fu_715_alphaMem2_V_11_ce1,
        alphaMem2_V_11_d1 => grp_DoCompute_fu_715_alphaMem2_V_11_d1,
        alphaMem2_V_11_q1 => ap_const_lv24_0,
        alphaMem2_V_11_we1 => grp_DoCompute_fu_715_alphaMem2_V_11_we1,
        alphaMem2_V_12_address0 => grp_DoCompute_fu_715_alphaMem2_V_12_address0,
        alphaMem2_V_12_ce0 => grp_DoCompute_fu_715_alphaMem2_V_12_ce0,
        alphaMem2_V_12_d0 => grp_DoCompute_fu_715_alphaMem2_V_12_d0,
        alphaMem2_V_12_q0 => alphaMem2_V_12_q0,
        alphaMem2_V_12_we0 => grp_DoCompute_fu_715_alphaMem2_V_12_we0,
        alphaMem2_V_12_address1 => grp_DoCompute_fu_715_alphaMem2_V_12_address1,
        alphaMem2_V_12_ce1 => grp_DoCompute_fu_715_alphaMem2_V_12_ce1,
        alphaMem2_V_12_d1 => grp_DoCompute_fu_715_alphaMem2_V_12_d1,
        alphaMem2_V_12_q1 => ap_const_lv24_0,
        alphaMem2_V_12_we1 => grp_DoCompute_fu_715_alphaMem2_V_12_we1,
        alphaMem2_V_13_address0 => grp_DoCompute_fu_715_alphaMem2_V_13_address0,
        alphaMem2_V_13_ce0 => grp_DoCompute_fu_715_alphaMem2_V_13_ce0,
        alphaMem2_V_13_d0 => grp_DoCompute_fu_715_alphaMem2_V_13_d0,
        alphaMem2_V_13_q0 => alphaMem2_V_13_q0,
        alphaMem2_V_13_we0 => grp_DoCompute_fu_715_alphaMem2_V_13_we0,
        alphaMem2_V_13_address1 => grp_DoCompute_fu_715_alphaMem2_V_13_address1,
        alphaMem2_V_13_ce1 => grp_DoCompute_fu_715_alphaMem2_V_13_ce1,
        alphaMem2_V_13_d1 => grp_DoCompute_fu_715_alphaMem2_V_13_d1,
        alphaMem2_V_13_q1 => ap_const_lv24_0,
        alphaMem2_V_13_we1 => grp_DoCompute_fu_715_alphaMem2_V_13_we1,
        alphaMem2_V_14_address0 => grp_DoCompute_fu_715_alphaMem2_V_14_address0,
        alphaMem2_V_14_ce0 => grp_DoCompute_fu_715_alphaMem2_V_14_ce0,
        alphaMem2_V_14_d0 => grp_DoCompute_fu_715_alphaMem2_V_14_d0,
        alphaMem2_V_14_q0 => alphaMem2_V_14_q0,
        alphaMem2_V_14_we0 => grp_DoCompute_fu_715_alphaMem2_V_14_we0,
        alphaMem2_V_14_address1 => grp_DoCompute_fu_715_alphaMem2_V_14_address1,
        alphaMem2_V_14_ce1 => grp_DoCompute_fu_715_alphaMem2_V_14_ce1,
        alphaMem2_V_14_d1 => grp_DoCompute_fu_715_alphaMem2_V_14_d1,
        alphaMem2_V_14_q1 => ap_const_lv24_0,
        alphaMem2_V_14_we1 => grp_DoCompute_fu_715_alphaMem2_V_14_we1,
        alphaMem2_V_15_address0 => grp_DoCompute_fu_715_alphaMem2_V_15_address0,
        alphaMem2_V_15_ce0 => grp_DoCompute_fu_715_alphaMem2_V_15_ce0,
        alphaMem2_V_15_d0 => grp_DoCompute_fu_715_alphaMem2_V_15_d0,
        alphaMem2_V_15_q0 => alphaMem2_V_15_q0,
        alphaMem2_V_15_we0 => grp_DoCompute_fu_715_alphaMem2_V_15_we0,
        alphaMem2_V_15_address1 => grp_DoCompute_fu_715_alphaMem2_V_15_address1,
        alphaMem2_V_15_ce1 => grp_DoCompute_fu_715_alphaMem2_V_15_ce1,
        alphaMem2_V_15_d1 => grp_DoCompute_fu_715_alphaMem2_V_15_d1,
        alphaMem2_V_15_q1 => ap_const_lv24_0,
        alphaMem2_V_15_we1 => grp_DoCompute_fu_715_alphaMem2_V_15_we1,
        means_in3_V_0 => means_in3_V_0,
        means_in3_V_1 => means_in3_V_1,
        means_out3_V_0 => means_out3_V_0,
        weightMem3_V_0_address0 => grp_DoCompute_fu_715_weightMem3_V_0_address0,
        weightMem3_V_0_ce0 => grp_DoCompute_fu_715_weightMem3_V_0_ce0,
        weightMem3_V_0_d0 => grp_DoCompute_fu_715_weightMem3_V_0_d0,
        weightMem3_V_0_q0 => weightMem3_V_0_q0,
        weightMem3_V_0_we0 => grp_DoCompute_fu_715_weightMem3_V_0_we0,
        weightMem3_V_0_address1 => grp_DoCompute_fu_715_weightMem3_V_0_address1,
        weightMem3_V_0_ce1 => grp_DoCompute_fu_715_weightMem3_V_0_ce1,
        weightMem3_V_0_d1 => grp_DoCompute_fu_715_weightMem3_V_0_d1,
        weightMem3_V_0_q1 => ap_const_lv32_0,
        weightMem3_V_0_we1 => grp_DoCompute_fu_715_weightMem3_V_0_we1,
        weightMem3_V_1_address0 => grp_DoCompute_fu_715_weightMem3_V_1_address0,
        weightMem3_V_1_ce0 => grp_DoCompute_fu_715_weightMem3_V_1_ce0,
        weightMem3_V_1_d0 => grp_DoCompute_fu_715_weightMem3_V_1_d0,
        weightMem3_V_1_q0 => weightMem3_V_1_q0,
        weightMem3_V_1_we0 => grp_DoCompute_fu_715_weightMem3_V_1_we0,
        weightMem3_V_1_address1 => grp_DoCompute_fu_715_weightMem3_V_1_address1,
        weightMem3_V_1_ce1 => grp_DoCompute_fu_715_weightMem3_V_1_ce1,
        weightMem3_V_1_d1 => grp_DoCompute_fu_715_weightMem3_V_1_d1,
        weightMem3_V_1_q1 => ap_const_lv32_0,
        weightMem3_V_1_we1 => grp_DoCompute_fu_715_weightMem3_V_1_we1,
        weightMem3_V_2_address0 => grp_DoCompute_fu_715_weightMem3_V_2_address0,
        weightMem3_V_2_ce0 => grp_DoCompute_fu_715_weightMem3_V_2_ce0,
        weightMem3_V_2_d0 => grp_DoCompute_fu_715_weightMem3_V_2_d0,
        weightMem3_V_2_q0 => weightMem3_V_2_q0,
        weightMem3_V_2_we0 => grp_DoCompute_fu_715_weightMem3_V_2_we0,
        weightMem3_V_2_address1 => grp_DoCompute_fu_715_weightMem3_V_2_address1,
        weightMem3_V_2_ce1 => grp_DoCompute_fu_715_weightMem3_V_2_ce1,
        weightMem3_V_2_d1 => grp_DoCompute_fu_715_weightMem3_V_2_d1,
        weightMem3_V_2_q1 => ap_const_lv32_0,
        weightMem3_V_2_we1 => grp_DoCompute_fu_715_weightMem3_V_2_we1,
        weightMem3_V_3_address0 => grp_DoCompute_fu_715_weightMem3_V_3_address0,
        weightMem3_V_3_ce0 => grp_DoCompute_fu_715_weightMem3_V_3_ce0,
        weightMem3_V_3_d0 => grp_DoCompute_fu_715_weightMem3_V_3_d0,
        weightMem3_V_3_q0 => weightMem3_V_3_q0,
        weightMem3_V_3_we0 => grp_DoCompute_fu_715_weightMem3_V_3_we0,
        weightMem3_V_3_address1 => grp_DoCompute_fu_715_weightMem3_V_3_address1,
        weightMem3_V_3_ce1 => grp_DoCompute_fu_715_weightMem3_V_3_ce1,
        weightMem3_V_3_d1 => grp_DoCompute_fu_715_weightMem3_V_3_d1,
        weightMem3_V_3_q1 => ap_const_lv32_0,
        weightMem3_V_3_we1 => grp_DoCompute_fu_715_weightMem3_V_3_we1,
        weightMem3_V_4_address0 => grp_DoCompute_fu_715_weightMem3_V_4_address0,
        weightMem3_V_4_ce0 => grp_DoCompute_fu_715_weightMem3_V_4_ce0,
        weightMem3_V_4_d0 => grp_DoCompute_fu_715_weightMem3_V_4_d0,
        weightMem3_V_4_q0 => weightMem3_V_4_q0,
        weightMem3_V_4_we0 => grp_DoCompute_fu_715_weightMem3_V_4_we0,
        weightMem3_V_4_address1 => grp_DoCompute_fu_715_weightMem3_V_4_address1,
        weightMem3_V_4_ce1 => grp_DoCompute_fu_715_weightMem3_V_4_ce1,
        weightMem3_V_4_d1 => grp_DoCompute_fu_715_weightMem3_V_4_d1,
        weightMem3_V_4_q1 => ap_const_lv32_0,
        weightMem3_V_4_we1 => grp_DoCompute_fu_715_weightMem3_V_4_we1,
        weightMem3_V_5_address0 => grp_DoCompute_fu_715_weightMem3_V_5_address0,
        weightMem3_V_5_ce0 => grp_DoCompute_fu_715_weightMem3_V_5_ce0,
        weightMem3_V_5_d0 => grp_DoCompute_fu_715_weightMem3_V_5_d0,
        weightMem3_V_5_q0 => weightMem3_V_5_q0,
        weightMem3_V_5_we0 => grp_DoCompute_fu_715_weightMem3_V_5_we0,
        weightMem3_V_5_address1 => grp_DoCompute_fu_715_weightMem3_V_5_address1,
        weightMem3_V_5_ce1 => grp_DoCompute_fu_715_weightMem3_V_5_ce1,
        weightMem3_V_5_d1 => grp_DoCompute_fu_715_weightMem3_V_5_d1,
        weightMem3_V_5_q1 => ap_const_lv32_0,
        weightMem3_V_5_we1 => grp_DoCompute_fu_715_weightMem3_V_5_we1,
        weightMem3_V_6_address0 => grp_DoCompute_fu_715_weightMem3_V_6_address0,
        weightMem3_V_6_ce0 => grp_DoCompute_fu_715_weightMem3_V_6_ce0,
        weightMem3_V_6_d0 => grp_DoCompute_fu_715_weightMem3_V_6_d0,
        weightMem3_V_6_q0 => weightMem3_V_6_q0,
        weightMem3_V_6_we0 => grp_DoCompute_fu_715_weightMem3_V_6_we0,
        weightMem3_V_6_address1 => grp_DoCompute_fu_715_weightMem3_V_6_address1,
        weightMem3_V_6_ce1 => grp_DoCompute_fu_715_weightMem3_V_6_ce1,
        weightMem3_V_6_d1 => grp_DoCompute_fu_715_weightMem3_V_6_d1,
        weightMem3_V_6_q1 => ap_const_lv32_0,
        weightMem3_V_6_we1 => grp_DoCompute_fu_715_weightMem3_V_6_we1,
        weightMem3_V_7_address0 => grp_DoCompute_fu_715_weightMem3_V_7_address0,
        weightMem3_V_7_ce0 => grp_DoCompute_fu_715_weightMem3_V_7_ce0,
        weightMem3_V_7_d0 => grp_DoCompute_fu_715_weightMem3_V_7_d0,
        weightMem3_V_7_q0 => weightMem3_V_7_q0,
        weightMem3_V_7_we0 => grp_DoCompute_fu_715_weightMem3_V_7_we0,
        weightMem3_V_7_address1 => grp_DoCompute_fu_715_weightMem3_V_7_address1,
        weightMem3_V_7_ce1 => grp_DoCompute_fu_715_weightMem3_V_7_ce1,
        weightMem3_V_7_d1 => grp_DoCompute_fu_715_weightMem3_V_7_d1,
        weightMem3_V_7_q1 => ap_const_lv32_0,
        weightMem3_V_7_we1 => grp_DoCompute_fu_715_weightMem3_V_7_we1,
        weightMem3_V_8_address0 => grp_DoCompute_fu_715_weightMem3_V_8_address0,
        weightMem3_V_8_ce0 => grp_DoCompute_fu_715_weightMem3_V_8_ce0,
        weightMem3_V_8_d0 => grp_DoCompute_fu_715_weightMem3_V_8_d0,
        weightMem3_V_8_q0 => weightMem3_V_8_q0,
        weightMem3_V_8_we0 => grp_DoCompute_fu_715_weightMem3_V_8_we0,
        weightMem3_V_8_address1 => grp_DoCompute_fu_715_weightMem3_V_8_address1,
        weightMem3_V_8_ce1 => grp_DoCompute_fu_715_weightMem3_V_8_ce1,
        weightMem3_V_8_d1 => grp_DoCompute_fu_715_weightMem3_V_8_d1,
        weightMem3_V_8_q1 => ap_const_lv32_0,
        weightMem3_V_8_we1 => grp_DoCompute_fu_715_weightMem3_V_8_we1,
        weightMem3_V_9_address0 => grp_DoCompute_fu_715_weightMem3_V_9_address0,
        weightMem3_V_9_ce0 => grp_DoCompute_fu_715_weightMem3_V_9_ce0,
        weightMem3_V_9_d0 => grp_DoCompute_fu_715_weightMem3_V_9_d0,
        weightMem3_V_9_q0 => weightMem3_V_9_q0,
        weightMem3_V_9_we0 => grp_DoCompute_fu_715_weightMem3_V_9_we0,
        weightMem3_V_9_address1 => grp_DoCompute_fu_715_weightMem3_V_9_address1,
        weightMem3_V_9_ce1 => grp_DoCompute_fu_715_weightMem3_V_9_ce1,
        weightMem3_V_9_d1 => grp_DoCompute_fu_715_weightMem3_V_9_d1,
        weightMem3_V_9_q1 => ap_const_lv32_0,
        weightMem3_V_9_we1 => grp_DoCompute_fu_715_weightMem3_V_9_we1,
        weightMem3_V_10_address0 => grp_DoCompute_fu_715_weightMem3_V_10_address0,
        weightMem3_V_10_ce0 => grp_DoCompute_fu_715_weightMem3_V_10_ce0,
        weightMem3_V_10_d0 => grp_DoCompute_fu_715_weightMem3_V_10_d0,
        weightMem3_V_10_q0 => weightMem3_V_10_q0,
        weightMem3_V_10_we0 => grp_DoCompute_fu_715_weightMem3_V_10_we0,
        weightMem3_V_10_address1 => grp_DoCompute_fu_715_weightMem3_V_10_address1,
        weightMem3_V_10_ce1 => grp_DoCompute_fu_715_weightMem3_V_10_ce1,
        weightMem3_V_10_d1 => grp_DoCompute_fu_715_weightMem3_V_10_d1,
        weightMem3_V_10_q1 => ap_const_lv32_0,
        weightMem3_V_10_we1 => grp_DoCompute_fu_715_weightMem3_V_10_we1,
        weightMem3_V_11_address0 => grp_DoCompute_fu_715_weightMem3_V_11_address0,
        weightMem3_V_11_ce0 => grp_DoCompute_fu_715_weightMem3_V_11_ce0,
        weightMem3_V_11_d0 => grp_DoCompute_fu_715_weightMem3_V_11_d0,
        weightMem3_V_11_q0 => weightMem3_V_11_q0,
        weightMem3_V_11_we0 => grp_DoCompute_fu_715_weightMem3_V_11_we0,
        weightMem3_V_11_address1 => grp_DoCompute_fu_715_weightMem3_V_11_address1,
        weightMem3_V_11_ce1 => grp_DoCompute_fu_715_weightMem3_V_11_ce1,
        weightMem3_V_11_d1 => grp_DoCompute_fu_715_weightMem3_V_11_d1,
        weightMem3_V_11_q1 => ap_const_lv32_0,
        weightMem3_V_11_we1 => grp_DoCompute_fu_715_weightMem3_V_11_we1,
        weightMem3_V_12_address0 => grp_DoCompute_fu_715_weightMem3_V_12_address0,
        weightMem3_V_12_ce0 => grp_DoCompute_fu_715_weightMem3_V_12_ce0,
        weightMem3_V_12_d0 => grp_DoCompute_fu_715_weightMem3_V_12_d0,
        weightMem3_V_12_q0 => weightMem3_V_12_q0,
        weightMem3_V_12_we0 => grp_DoCompute_fu_715_weightMem3_V_12_we0,
        weightMem3_V_12_address1 => grp_DoCompute_fu_715_weightMem3_V_12_address1,
        weightMem3_V_12_ce1 => grp_DoCompute_fu_715_weightMem3_V_12_ce1,
        weightMem3_V_12_d1 => grp_DoCompute_fu_715_weightMem3_V_12_d1,
        weightMem3_V_12_q1 => ap_const_lv32_0,
        weightMem3_V_12_we1 => grp_DoCompute_fu_715_weightMem3_V_12_we1,
        weightMem3_V_13_address0 => grp_DoCompute_fu_715_weightMem3_V_13_address0,
        weightMem3_V_13_ce0 => grp_DoCompute_fu_715_weightMem3_V_13_ce0,
        weightMem3_V_13_d0 => grp_DoCompute_fu_715_weightMem3_V_13_d0,
        weightMem3_V_13_q0 => weightMem3_V_13_q0,
        weightMem3_V_13_we0 => grp_DoCompute_fu_715_weightMem3_V_13_we0,
        weightMem3_V_13_address1 => grp_DoCompute_fu_715_weightMem3_V_13_address1,
        weightMem3_V_13_ce1 => grp_DoCompute_fu_715_weightMem3_V_13_ce1,
        weightMem3_V_13_d1 => grp_DoCompute_fu_715_weightMem3_V_13_d1,
        weightMem3_V_13_q1 => ap_const_lv32_0,
        weightMem3_V_13_we1 => grp_DoCompute_fu_715_weightMem3_V_13_we1,
        weightMem3_V_14_address0 => grp_DoCompute_fu_715_weightMem3_V_14_address0,
        weightMem3_V_14_ce0 => grp_DoCompute_fu_715_weightMem3_V_14_ce0,
        weightMem3_V_14_d0 => grp_DoCompute_fu_715_weightMem3_V_14_d0,
        weightMem3_V_14_q0 => weightMem3_V_14_q0,
        weightMem3_V_14_we0 => grp_DoCompute_fu_715_weightMem3_V_14_we0,
        weightMem3_V_14_address1 => grp_DoCompute_fu_715_weightMem3_V_14_address1,
        weightMem3_V_14_ce1 => grp_DoCompute_fu_715_weightMem3_V_14_ce1,
        weightMem3_V_14_d1 => grp_DoCompute_fu_715_weightMem3_V_14_d1,
        weightMem3_V_14_q1 => ap_const_lv32_0,
        weightMem3_V_14_we1 => grp_DoCompute_fu_715_weightMem3_V_14_we1,
        weightMem3_V_15_address0 => grp_DoCompute_fu_715_weightMem3_V_15_address0,
        weightMem3_V_15_ce0 => grp_DoCompute_fu_715_weightMem3_V_15_ce0,
        weightMem3_V_15_d0 => grp_DoCompute_fu_715_weightMem3_V_15_d0,
        weightMem3_V_15_q0 => weightMem3_V_15_q0,
        weightMem3_V_15_we0 => grp_DoCompute_fu_715_weightMem3_V_15_we0,
        weightMem3_V_15_address1 => grp_DoCompute_fu_715_weightMem3_V_15_address1,
        weightMem3_V_15_ce1 => grp_DoCompute_fu_715_weightMem3_V_15_ce1,
        weightMem3_V_15_d1 => grp_DoCompute_fu_715_weightMem3_V_15_d1,
        weightMem3_V_15_q1 => ap_const_lv32_0,
        weightMem3_V_15_we1 => grp_DoCompute_fu_715_weightMem3_V_15_we1,
        thresMem3_V_0_address0 => grp_DoCompute_fu_715_thresMem3_V_0_address0,
        thresMem3_V_0_ce0 => grp_DoCompute_fu_715_thresMem3_V_0_ce0,
        thresMem3_V_0_d0 => grp_DoCompute_fu_715_thresMem3_V_0_d0,
        thresMem3_V_0_q0 => thresMem3_V_0_q0,
        thresMem3_V_0_we0 => grp_DoCompute_fu_715_thresMem3_V_0_we0,
        thresMem3_V_0_address1 => grp_DoCompute_fu_715_thresMem3_V_0_address1,
        thresMem3_V_0_ce1 => grp_DoCompute_fu_715_thresMem3_V_0_ce1,
        thresMem3_V_0_d1 => grp_DoCompute_fu_715_thresMem3_V_0_d1,
        thresMem3_V_0_q1 => ap_const_lv24_0,
        thresMem3_V_0_we1 => grp_DoCompute_fu_715_thresMem3_V_0_we1,
        thresMem3_V_1_address0 => grp_DoCompute_fu_715_thresMem3_V_1_address0,
        thresMem3_V_1_ce0 => grp_DoCompute_fu_715_thresMem3_V_1_ce0,
        thresMem3_V_1_d0 => grp_DoCompute_fu_715_thresMem3_V_1_d0,
        thresMem3_V_1_q0 => thresMem3_V_1_q0,
        thresMem3_V_1_we0 => grp_DoCompute_fu_715_thresMem3_V_1_we0,
        thresMem3_V_1_address1 => grp_DoCompute_fu_715_thresMem3_V_1_address1,
        thresMem3_V_1_ce1 => grp_DoCompute_fu_715_thresMem3_V_1_ce1,
        thresMem3_V_1_d1 => grp_DoCompute_fu_715_thresMem3_V_1_d1,
        thresMem3_V_1_q1 => ap_const_lv24_0,
        thresMem3_V_1_we1 => grp_DoCompute_fu_715_thresMem3_V_1_we1,
        thresMem3_V_2_address0 => grp_DoCompute_fu_715_thresMem3_V_2_address0,
        thresMem3_V_2_ce0 => grp_DoCompute_fu_715_thresMem3_V_2_ce0,
        thresMem3_V_2_d0 => grp_DoCompute_fu_715_thresMem3_V_2_d0,
        thresMem3_V_2_q0 => thresMem3_V_2_q0,
        thresMem3_V_2_we0 => grp_DoCompute_fu_715_thresMem3_V_2_we0,
        thresMem3_V_2_address1 => grp_DoCompute_fu_715_thresMem3_V_2_address1,
        thresMem3_V_2_ce1 => grp_DoCompute_fu_715_thresMem3_V_2_ce1,
        thresMem3_V_2_d1 => grp_DoCompute_fu_715_thresMem3_V_2_d1,
        thresMem3_V_2_q1 => ap_const_lv24_0,
        thresMem3_V_2_we1 => grp_DoCompute_fu_715_thresMem3_V_2_we1,
        thresMem3_V_3_address0 => grp_DoCompute_fu_715_thresMem3_V_3_address0,
        thresMem3_V_3_ce0 => grp_DoCompute_fu_715_thresMem3_V_3_ce0,
        thresMem3_V_3_d0 => grp_DoCompute_fu_715_thresMem3_V_3_d0,
        thresMem3_V_3_q0 => thresMem3_V_3_q0,
        thresMem3_V_3_we0 => grp_DoCompute_fu_715_thresMem3_V_3_we0,
        thresMem3_V_3_address1 => grp_DoCompute_fu_715_thresMem3_V_3_address1,
        thresMem3_V_3_ce1 => grp_DoCompute_fu_715_thresMem3_V_3_ce1,
        thresMem3_V_3_d1 => grp_DoCompute_fu_715_thresMem3_V_3_d1,
        thresMem3_V_3_q1 => ap_const_lv24_0,
        thresMem3_V_3_we1 => grp_DoCompute_fu_715_thresMem3_V_3_we1,
        thresMem3_V_4_address0 => grp_DoCompute_fu_715_thresMem3_V_4_address0,
        thresMem3_V_4_ce0 => grp_DoCompute_fu_715_thresMem3_V_4_ce0,
        thresMem3_V_4_d0 => grp_DoCompute_fu_715_thresMem3_V_4_d0,
        thresMem3_V_4_q0 => thresMem3_V_4_q0,
        thresMem3_V_4_we0 => grp_DoCompute_fu_715_thresMem3_V_4_we0,
        thresMem3_V_4_address1 => grp_DoCompute_fu_715_thresMem3_V_4_address1,
        thresMem3_V_4_ce1 => grp_DoCompute_fu_715_thresMem3_V_4_ce1,
        thresMem3_V_4_d1 => grp_DoCompute_fu_715_thresMem3_V_4_d1,
        thresMem3_V_4_q1 => ap_const_lv24_0,
        thresMem3_V_4_we1 => grp_DoCompute_fu_715_thresMem3_V_4_we1,
        thresMem3_V_5_address0 => grp_DoCompute_fu_715_thresMem3_V_5_address0,
        thresMem3_V_5_ce0 => grp_DoCompute_fu_715_thresMem3_V_5_ce0,
        thresMem3_V_5_d0 => grp_DoCompute_fu_715_thresMem3_V_5_d0,
        thresMem3_V_5_q0 => thresMem3_V_5_q0,
        thresMem3_V_5_we0 => grp_DoCompute_fu_715_thresMem3_V_5_we0,
        thresMem3_V_5_address1 => grp_DoCompute_fu_715_thresMem3_V_5_address1,
        thresMem3_V_5_ce1 => grp_DoCompute_fu_715_thresMem3_V_5_ce1,
        thresMem3_V_5_d1 => grp_DoCompute_fu_715_thresMem3_V_5_d1,
        thresMem3_V_5_q1 => ap_const_lv24_0,
        thresMem3_V_5_we1 => grp_DoCompute_fu_715_thresMem3_V_5_we1,
        thresMem3_V_6_address0 => grp_DoCompute_fu_715_thresMem3_V_6_address0,
        thresMem3_V_6_ce0 => grp_DoCompute_fu_715_thresMem3_V_6_ce0,
        thresMem3_V_6_d0 => grp_DoCompute_fu_715_thresMem3_V_6_d0,
        thresMem3_V_6_q0 => thresMem3_V_6_q0,
        thresMem3_V_6_we0 => grp_DoCompute_fu_715_thresMem3_V_6_we0,
        thresMem3_V_6_address1 => grp_DoCompute_fu_715_thresMem3_V_6_address1,
        thresMem3_V_6_ce1 => grp_DoCompute_fu_715_thresMem3_V_6_ce1,
        thresMem3_V_6_d1 => grp_DoCompute_fu_715_thresMem3_V_6_d1,
        thresMem3_V_6_q1 => ap_const_lv24_0,
        thresMem3_V_6_we1 => grp_DoCompute_fu_715_thresMem3_V_6_we1,
        thresMem3_V_7_address0 => grp_DoCompute_fu_715_thresMem3_V_7_address0,
        thresMem3_V_7_ce0 => grp_DoCompute_fu_715_thresMem3_V_7_ce0,
        thresMem3_V_7_d0 => grp_DoCompute_fu_715_thresMem3_V_7_d0,
        thresMem3_V_7_q0 => thresMem3_V_7_q0,
        thresMem3_V_7_we0 => grp_DoCompute_fu_715_thresMem3_V_7_we0,
        thresMem3_V_7_address1 => grp_DoCompute_fu_715_thresMem3_V_7_address1,
        thresMem3_V_7_ce1 => grp_DoCompute_fu_715_thresMem3_V_7_ce1,
        thresMem3_V_7_d1 => grp_DoCompute_fu_715_thresMem3_V_7_d1,
        thresMem3_V_7_q1 => ap_const_lv24_0,
        thresMem3_V_7_we1 => grp_DoCompute_fu_715_thresMem3_V_7_we1,
        thresMem3_V_8_address0 => grp_DoCompute_fu_715_thresMem3_V_8_address0,
        thresMem3_V_8_ce0 => grp_DoCompute_fu_715_thresMem3_V_8_ce0,
        thresMem3_V_8_d0 => grp_DoCompute_fu_715_thresMem3_V_8_d0,
        thresMem3_V_8_q0 => thresMem3_V_8_q0,
        thresMem3_V_8_we0 => grp_DoCompute_fu_715_thresMem3_V_8_we0,
        thresMem3_V_8_address1 => grp_DoCompute_fu_715_thresMem3_V_8_address1,
        thresMem3_V_8_ce1 => grp_DoCompute_fu_715_thresMem3_V_8_ce1,
        thresMem3_V_8_d1 => grp_DoCompute_fu_715_thresMem3_V_8_d1,
        thresMem3_V_8_q1 => ap_const_lv24_0,
        thresMem3_V_8_we1 => grp_DoCompute_fu_715_thresMem3_V_8_we1,
        thresMem3_V_9_address0 => grp_DoCompute_fu_715_thresMem3_V_9_address0,
        thresMem3_V_9_ce0 => grp_DoCompute_fu_715_thresMem3_V_9_ce0,
        thresMem3_V_9_d0 => grp_DoCompute_fu_715_thresMem3_V_9_d0,
        thresMem3_V_9_q0 => thresMem3_V_9_q0,
        thresMem3_V_9_we0 => grp_DoCompute_fu_715_thresMem3_V_9_we0,
        thresMem3_V_9_address1 => grp_DoCompute_fu_715_thresMem3_V_9_address1,
        thresMem3_V_9_ce1 => grp_DoCompute_fu_715_thresMem3_V_9_ce1,
        thresMem3_V_9_d1 => grp_DoCompute_fu_715_thresMem3_V_9_d1,
        thresMem3_V_9_q1 => ap_const_lv24_0,
        thresMem3_V_9_we1 => grp_DoCompute_fu_715_thresMem3_V_9_we1,
        thresMem3_V_10_address0 => grp_DoCompute_fu_715_thresMem3_V_10_address0,
        thresMem3_V_10_ce0 => grp_DoCompute_fu_715_thresMem3_V_10_ce0,
        thresMem3_V_10_d0 => grp_DoCompute_fu_715_thresMem3_V_10_d0,
        thresMem3_V_10_q0 => thresMem3_V_10_q0,
        thresMem3_V_10_we0 => grp_DoCompute_fu_715_thresMem3_V_10_we0,
        thresMem3_V_10_address1 => grp_DoCompute_fu_715_thresMem3_V_10_address1,
        thresMem3_V_10_ce1 => grp_DoCompute_fu_715_thresMem3_V_10_ce1,
        thresMem3_V_10_d1 => grp_DoCompute_fu_715_thresMem3_V_10_d1,
        thresMem3_V_10_q1 => ap_const_lv24_0,
        thresMem3_V_10_we1 => grp_DoCompute_fu_715_thresMem3_V_10_we1,
        thresMem3_V_11_address0 => grp_DoCompute_fu_715_thresMem3_V_11_address0,
        thresMem3_V_11_ce0 => grp_DoCompute_fu_715_thresMem3_V_11_ce0,
        thresMem3_V_11_d0 => grp_DoCompute_fu_715_thresMem3_V_11_d0,
        thresMem3_V_11_q0 => thresMem3_V_11_q0,
        thresMem3_V_11_we0 => grp_DoCompute_fu_715_thresMem3_V_11_we0,
        thresMem3_V_11_address1 => grp_DoCompute_fu_715_thresMem3_V_11_address1,
        thresMem3_V_11_ce1 => grp_DoCompute_fu_715_thresMem3_V_11_ce1,
        thresMem3_V_11_d1 => grp_DoCompute_fu_715_thresMem3_V_11_d1,
        thresMem3_V_11_q1 => ap_const_lv24_0,
        thresMem3_V_11_we1 => grp_DoCompute_fu_715_thresMem3_V_11_we1,
        thresMem3_V_12_address0 => grp_DoCompute_fu_715_thresMem3_V_12_address0,
        thresMem3_V_12_ce0 => grp_DoCompute_fu_715_thresMem3_V_12_ce0,
        thresMem3_V_12_d0 => grp_DoCompute_fu_715_thresMem3_V_12_d0,
        thresMem3_V_12_q0 => thresMem3_V_12_q0,
        thresMem3_V_12_we0 => grp_DoCompute_fu_715_thresMem3_V_12_we0,
        thresMem3_V_12_address1 => grp_DoCompute_fu_715_thresMem3_V_12_address1,
        thresMem3_V_12_ce1 => grp_DoCompute_fu_715_thresMem3_V_12_ce1,
        thresMem3_V_12_d1 => grp_DoCompute_fu_715_thresMem3_V_12_d1,
        thresMem3_V_12_q1 => ap_const_lv24_0,
        thresMem3_V_12_we1 => grp_DoCompute_fu_715_thresMem3_V_12_we1,
        thresMem3_V_13_address0 => grp_DoCompute_fu_715_thresMem3_V_13_address0,
        thresMem3_V_13_ce0 => grp_DoCompute_fu_715_thresMem3_V_13_ce0,
        thresMem3_V_13_d0 => grp_DoCompute_fu_715_thresMem3_V_13_d0,
        thresMem3_V_13_q0 => thresMem3_V_13_q0,
        thresMem3_V_13_we0 => grp_DoCompute_fu_715_thresMem3_V_13_we0,
        thresMem3_V_13_address1 => grp_DoCompute_fu_715_thresMem3_V_13_address1,
        thresMem3_V_13_ce1 => grp_DoCompute_fu_715_thresMem3_V_13_ce1,
        thresMem3_V_13_d1 => grp_DoCompute_fu_715_thresMem3_V_13_d1,
        thresMem3_V_13_q1 => ap_const_lv24_0,
        thresMem3_V_13_we1 => grp_DoCompute_fu_715_thresMem3_V_13_we1,
        thresMem3_V_14_address0 => grp_DoCompute_fu_715_thresMem3_V_14_address0,
        thresMem3_V_14_ce0 => grp_DoCompute_fu_715_thresMem3_V_14_ce0,
        thresMem3_V_14_d0 => grp_DoCompute_fu_715_thresMem3_V_14_d0,
        thresMem3_V_14_q0 => thresMem3_V_14_q0,
        thresMem3_V_14_we0 => grp_DoCompute_fu_715_thresMem3_V_14_we0,
        thresMem3_V_14_address1 => grp_DoCompute_fu_715_thresMem3_V_14_address1,
        thresMem3_V_14_ce1 => grp_DoCompute_fu_715_thresMem3_V_14_ce1,
        thresMem3_V_14_d1 => grp_DoCompute_fu_715_thresMem3_V_14_d1,
        thresMem3_V_14_q1 => ap_const_lv24_0,
        thresMem3_V_14_we1 => grp_DoCompute_fu_715_thresMem3_V_14_we1,
        thresMem3_V_15_address0 => grp_DoCompute_fu_715_thresMem3_V_15_address0,
        thresMem3_V_15_ce0 => grp_DoCompute_fu_715_thresMem3_V_15_ce0,
        thresMem3_V_15_d0 => grp_DoCompute_fu_715_thresMem3_V_15_d0,
        thresMem3_V_15_q0 => thresMem3_V_15_q0,
        thresMem3_V_15_we0 => grp_DoCompute_fu_715_thresMem3_V_15_we0,
        thresMem3_V_15_address1 => grp_DoCompute_fu_715_thresMem3_V_15_address1,
        thresMem3_V_15_ce1 => grp_DoCompute_fu_715_thresMem3_V_15_ce1,
        thresMem3_V_15_d1 => grp_DoCompute_fu_715_thresMem3_V_15_d1,
        thresMem3_V_15_q1 => ap_const_lv24_0,
        thresMem3_V_15_we1 => grp_DoCompute_fu_715_thresMem3_V_15_we1,
        alphaMem3_V_0_address0 => grp_DoCompute_fu_715_alphaMem3_V_0_address0,
        alphaMem3_V_0_ce0 => grp_DoCompute_fu_715_alphaMem3_V_0_ce0,
        alphaMem3_V_0_d0 => grp_DoCompute_fu_715_alphaMem3_V_0_d0,
        alphaMem3_V_0_q0 => alphaMem3_V_0_q0,
        alphaMem3_V_0_we0 => grp_DoCompute_fu_715_alphaMem3_V_0_we0,
        alphaMem3_V_0_address1 => grp_DoCompute_fu_715_alphaMem3_V_0_address1,
        alphaMem3_V_0_ce1 => grp_DoCompute_fu_715_alphaMem3_V_0_ce1,
        alphaMem3_V_0_d1 => grp_DoCompute_fu_715_alphaMem3_V_0_d1,
        alphaMem3_V_0_q1 => ap_const_lv24_0,
        alphaMem3_V_0_we1 => grp_DoCompute_fu_715_alphaMem3_V_0_we1,
        alphaMem3_V_1_address0 => grp_DoCompute_fu_715_alphaMem3_V_1_address0,
        alphaMem3_V_1_ce0 => grp_DoCompute_fu_715_alphaMem3_V_1_ce0,
        alphaMem3_V_1_d0 => grp_DoCompute_fu_715_alphaMem3_V_1_d0,
        alphaMem3_V_1_q0 => alphaMem3_V_1_q0,
        alphaMem3_V_1_we0 => grp_DoCompute_fu_715_alphaMem3_V_1_we0,
        alphaMem3_V_1_address1 => grp_DoCompute_fu_715_alphaMem3_V_1_address1,
        alphaMem3_V_1_ce1 => grp_DoCompute_fu_715_alphaMem3_V_1_ce1,
        alphaMem3_V_1_d1 => grp_DoCompute_fu_715_alphaMem3_V_1_d1,
        alphaMem3_V_1_q1 => ap_const_lv24_0,
        alphaMem3_V_1_we1 => grp_DoCompute_fu_715_alphaMem3_V_1_we1,
        alphaMem3_V_2_address0 => grp_DoCompute_fu_715_alphaMem3_V_2_address0,
        alphaMem3_V_2_ce0 => grp_DoCompute_fu_715_alphaMem3_V_2_ce0,
        alphaMem3_V_2_d0 => grp_DoCompute_fu_715_alphaMem3_V_2_d0,
        alphaMem3_V_2_q0 => alphaMem3_V_2_q0,
        alphaMem3_V_2_we0 => grp_DoCompute_fu_715_alphaMem3_V_2_we0,
        alphaMem3_V_2_address1 => grp_DoCompute_fu_715_alphaMem3_V_2_address1,
        alphaMem3_V_2_ce1 => grp_DoCompute_fu_715_alphaMem3_V_2_ce1,
        alphaMem3_V_2_d1 => grp_DoCompute_fu_715_alphaMem3_V_2_d1,
        alphaMem3_V_2_q1 => ap_const_lv24_0,
        alphaMem3_V_2_we1 => grp_DoCompute_fu_715_alphaMem3_V_2_we1,
        alphaMem3_V_3_address0 => grp_DoCompute_fu_715_alphaMem3_V_3_address0,
        alphaMem3_V_3_ce0 => grp_DoCompute_fu_715_alphaMem3_V_3_ce0,
        alphaMem3_V_3_d0 => grp_DoCompute_fu_715_alphaMem3_V_3_d0,
        alphaMem3_V_3_q0 => alphaMem3_V_3_q0,
        alphaMem3_V_3_we0 => grp_DoCompute_fu_715_alphaMem3_V_3_we0,
        alphaMem3_V_3_address1 => grp_DoCompute_fu_715_alphaMem3_V_3_address1,
        alphaMem3_V_3_ce1 => grp_DoCompute_fu_715_alphaMem3_V_3_ce1,
        alphaMem3_V_3_d1 => grp_DoCompute_fu_715_alphaMem3_V_3_d1,
        alphaMem3_V_3_q1 => ap_const_lv24_0,
        alphaMem3_V_3_we1 => grp_DoCompute_fu_715_alphaMem3_V_3_we1,
        alphaMem3_V_4_address0 => grp_DoCompute_fu_715_alphaMem3_V_4_address0,
        alphaMem3_V_4_ce0 => grp_DoCompute_fu_715_alphaMem3_V_4_ce0,
        alphaMem3_V_4_d0 => grp_DoCompute_fu_715_alphaMem3_V_4_d0,
        alphaMem3_V_4_q0 => alphaMem3_V_4_q0,
        alphaMem3_V_4_we0 => grp_DoCompute_fu_715_alphaMem3_V_4_we0,
        alphaMem3_V_4_address1 => grp_DoCompute_fu_715_alphaMem3_V_4_address1,
        alphaMem3_V_4_ce1 => grp_DoCompute_fu_715_alphaMem3_V_4_ce1,
        alphaMem3_V_4_d1 => grp_DoCompute_fu_715_alphaMem3_V_4_d1,
        alphaMem3_V_4_q1 => ap_const_lv24_0,
        alphaMem3_V_4_we1 => grp_DoCompute_fu_715_alphaMem3_V_4_we1,
        alphaMem3_V_5_address0 => grp_DoCompute_fu_715_alphaMem3_V_5_address0,
        alphaMem3_V_5_ce0 => grp_DoCompute_fu_715_alphaMem3_V_5_ce0,
        alphaMem3_V_5_d0 => grp_DoCompute_fu_715_alphaMem3_V_5_d0,
        alphaMem3_V_5_q0 => alphaMem3_V_5_q0,
        alphaMem3_V_5_we0 => grp_DoCompute_fu_715_alphaMem3_V_5_we0,
        alphaMem3_V_5_address1 => grp_DoCompute_fu_715_alphaMem3_V_5_address1,
        alphaMem3_V_5_ce1 => grp_DoCompute_fu_715_alphaMem3_V_5_ce1,
        alphaMem3_V_5_d1 => grp_DoCompute_fu_715_alphaMem3_V_5_d1,
        alphaMem3_V_5_q1 => ap_const_lv24_0,
        alphaMem3_V_5_we1 => grp_DoCompute_fu_715_alphaMem3_V_5_we1,
        alphaMem3_V_6_address0 => grp_DoCompute_fu_715_alphaMem3_V_6_address0,
        alphaMem3_V_6_ce0 => grp_DoCompute_fu_715_alphaMem3_V_6_ce0,
        alphaMem3_V_6_d0 => grp_DoCompute_fu_715_alphaMem3_V_6_d0,
        alphaMem3_V_6_q0 => alphaMem3_V_6_q0,
        alphaMem3_V_6_we0 => grp_DoCompute_fu_715_alphaMem3_V_6_we0,
        alphaMem3_V_6_address1 => grp_DoCompute_fu_715_alphaMem3_V_6_address1,
        alphaMem3_V_6_ce1 => grp_DoCompute_fu_715_alphaMem3_V_6_ce1,
        alphaMem3_V_6_d1 => grp_DoCompute_fu_715_alphaMem3_V_6_d1,
        alphaMem3_V_6_q1 => ap_const_lv24_0,
        alphaMem3_V_6_we1 => grp_DoCompute_fu_715_alphaMem3_V_6_we1,
        alphaMem3_V_7_address0 => grp_DoCompute_fu_715_alphaMem3_V_7_address0,
        alphaMem3_V_7_ce0 => grp_DoCompute_fu_715_alphaMem3_V_7_ce0,
        alphaMem3_V_7_d0 => grp_DoCompute_fu_715_alphaMem3_V_7_d0,
        alphaMem3_V_7_q0 => alphaMem3_V_7_q0,
        alphaMem3_V_7_we0 => grp_DoCompute_fu_715_alphaMem3_V_7_we0,
        alphaMem3_V_7_address1 => grp_DoCompute_fu_715_alphaMem3_V_7_address1,
        alphaMem3_V_7_ce1 => grp_DoCompute_fu_715_alphaMem3_V_7_ce1,
        alphaMem3_V_7_d1 => grp_DoCompute_fu_715_alphaMem3_V_7_d1,
        alphaMem3_V_7_q1 => ap_const_lv24_0,
        alphaMem3_V_7_we1 => grp_DoCompute_fu_715_alphaMem3_V_7_we1,
        alphaMem3_V_8_address0 => grp_DoCompute_fu_715_alphaMem3_V_8_address0,
        alphaMem3_V_8_ce0 => grp_DoCompute_fu_715_alphaMem3_V_8_ce0,
        alphaMem3_V_8_d0 => grp_DoCompute_fu_715_alphaMem3_V_8_d0,
        alphaMem3_V_8_q0 => alphaMem3_V_8_q0,
        alphaMem3_V_8_we0 => grp_DoCompute_fu_715_alphaMem3_V_8_we0,
        alphaMem3_V_8_address1 => grp_DoCompute_fu_715_alphaMem3_V_8_address1,
        alphaMem3_V_8_ce1 => grp_DoCompute_fu_715_alphaMem3_V_8_ce1,
        alphaMem3_V_8_d1 => grp_DoCompute_fu_715_alphaMem3_V_8_d1,
        alphaMem3_V_8_q1 => ap_const_lv24_0,
        alphaMem3_V_8_we1 => grp_DoCompute_fu_715_alphaMem3_V_8_we1,
        alphaMem3_V_9_address0 => grp_DoCompute_fu_715_alphaMem3_V_9_address0,
        alphaMem3_V_9_ce0 => grp_DoCompute_fu_715_alphaMem3_V_9_ce0,
        alphaMem3_V_9_d0 => grp_DoCompute_fu_715_alphaMem3_V_9_d0,
        alphaMem3_V_9_q0 => alphaMem3_V_9_q0,
        alphaMem3_V_9_we0 => grp_DoCompute_fu_715_alphaMem3_V_9_we0,
        alphaMem3_V_9_address1 => grp_DoCompute_fu_715_alphaMem3_V_9_address1,
        alphaMem3_V_9_ce1 => grp_DoCompute_fu_715_alphaMem3_V_9_ce1,
        alphaMem3_V_9_d1 => grp_DoCompute_fu_715_alphaMem3_V_9_d1,
        alphaMem3_V_9_q1 => ap_const_lv24_0,
        alphaMem3_V_9_we1 => grp_DoCompute_fu_715_alphaMem3_V_9_we1,
        alphaMem3_V_10_address0 => grp_DoCompute_fu_715_alphaMem3_V_10_address0,
        alphaMem3_V_10_ce0 => grp_DoCompute_fu_715_alphaMem3_V_10_ce0,
        alphaMem3_V_10_d0 => grp_DoCompute_fu_715_alphaMem3_V_10_d0,
        alphaMem3_V_10_q0 => alphaMem3_V_10_q0,
        alphaMem3_V_10_we0 => grp_DoCompute_fu_715_alphaMem3_V_10_we0,
        alphaMem3_V_10_address1 => grp_DoCompute_fu_715_alphaMem3_V_10_address1,
        alphaMem3_V_10_ce1 => grp_DoCompute_fu_715_alphaMem3_V_10_ce1,
        alphaMem3_V_10_d1 => grp_DoCompute_fu_715_alphaMem3_V_10_d1,
        alphaMem3_V_10_q1 => ap_const_lv24_0,
        alphaMem3_V_10_we1 => grp_DoCompute_fu_715_alphaMem3_V_10_we1,
        alphaMem3_V_11_address0 => grp_DoCompute_fu_715_alphaMem3_V_11_address0,
        alphaMem3_V_11_ce0 => grp_DoCompute_fu_715_alphaMem3_V_11_ce0,
        alphaMem3_V_11_d0 => grp_DoCompute_fu_715_alphaMem3_V_11_d0,
        alphaMem3_V_11_q0 => alphaMem3_V_11_q0,
        alphaMem3_V_11_we0 => grp_DoCompute_fu_715_alphaMem3_V_11_we0,
        alphaMem3_V_11_address1 => grp_DoCompute_fu_715_alphaMem3_V_11_address1,
        alphaMem3_V_11_ce1 => grp_DoCompute_fu_715_alphaMem3_V_11_ce1,
        alphaMem3_V_11_d1 => grp_DoCompute_fu_715_alphaMem3_V_11_d1,
        alphaMem3_V_11_q1 => ap_const_lv24_0,
        alphaMem3_V_11_we1 => grp_DoCompute_fu_715_alphaMem3_V_11_we1,
        alphaMem3_V_12_address0 => grp_DoCompute_fu_715_alphaMem3_V_12_address0,
        alphaMem3_V_12_ce0 => grp_DoCompute_fu_715_alphaMem3_V_12_ce0,
        alphaMem3_V_12_d0 => grp_DoCompute_fu_715_alphaMem3_V_12_d0,
        alphaMem3_V_12_q0 => alphaMem3_V_12_q0,
        alphaMem3_V_12_we0 => grp_DoCompute_fu_715_alphaMem3_V_12_we0,
        alphaMem3_V_12_address1 => grp_DoCompute_fu_715_alphaMem3_V_12_address1,
        alphaMem3_V_12_ce1 => grp_DoCompute_fu_715_alphaMem3_V_12_ce1,
        alphaMem3_V_12_d1 => grp_DoCompute_fu_715_alphaMem3_V_12_d1,
        alphaMem3_V_12_q1 => ap_const_lv24_0,
        alphaMem3_V_12_we1 => grp_DoCompute_fu_715_alphaMem3_V_12_we1,
        alphaMem3_V_13_address0 => grp_DoCompute_fu_715_alphaMem3_V_13_address0,
        alphaMem3_V_13_ce0 => grp_DoCompute_fu_715_alphaMem3_V_13_ce0,
        alphaMem3_V_13_d0 => grp_DoCompute_fu_715_alphaMem3_V_13_d0,
        alphaMem3_V_13_q0 => alphaMem3_V_13_q0,
        alphaMem3_V_13_we0 => grp_DoCompute_fu_715_alphaMem3_V_13_we0,
        alphaMem3_V_13_address1 => grp_DoCompute_fu_715_alphaMem3_V_13_address1,
        alphaMem3_V_13_ce1 => grp_DoCompute_fu_715_alphaMem3_V_13_ce1,
        alphaMem3_V_13_d1 => grp_DoCompute_fu_715_alphaMem3_V_13_d1,
        alphaMem3_V_13_q1 => ap_const_lv24_0,
        alphaMem3_V_13_we1 => grp_DoCompute_fu_715_alphaMem3_V_13_we1,
        alphaMem3_V_14_address0 => grp_DoCompute_fu_715_alphaMem3_V_14_address0,
        alphaMem3_V_14_ce0 => grp_DoCompute_fu_715_alphaMem3_V_14_ce0,
        alphaMem3_V_14_d0 => grp_DoCompute_fu_715_alphaMem3_V_14_d0,
        alphaMem3_V_14_q0 => alphaMem3_V_14_q0,
        alphaMem3_V_14_we0 => grp_DoCompute_fu_715_alphaMem3_V_14_we0,
        alphaMem3_V_14_address1 => grp_DoCompute_fu_715_alphaMem3_V_14_address1,
        alphaMem3_V_14_ce1 => grp_DoCompute_fu_715_alphaMem3_V_14_ce1,
        alphaMem3_V_14_d1 => grp_DoCompute_fu_715_alphaMem3_V_14_d1,
        alphaMem3_V_14_q1 => ap_const_lv24_0,
        alphaMem3_V_14_we1 => grp_DoCompute_fu_715_alphaMem3_V_14_we1,
        alphaMem3_V_15_address0 => grp_DoCompute_fu_715_alphaMem3_V_15_address0,
        alphaMem3_V_15_ce0 => grp_DoCompute_fu_715_alphaMem3_V_15_ce0,
        alphaMem3_V_15_d0 => grp_DoCompute_fu_715_alphaMem3_V_15_d0,
        alphaMem3_V_15_q0 => alphaMem3_V_15_q0,
        alphaMem3_V_15_we0 => grp_DoCompute_fu_715_alphaMem3_V_15_we0,
        alphaMem3_V_15_address1 => grp_DoCompute_fu_715_alphaMem3_V_15_address1,
        alphaMem3_V_15_ce1 => grp_DoCompute_fu_715_alphaMem3_V_15_ce1,
        alphaMem3_V_15_d1 => grp_DoCompute_fu_715_alphaMem3_V_15_d1,
        alphaMem3_V_15_q1 => ap_const_lv24_0,
        alphaMem3_V_15_we1 => grp_DoCompute_fu_715_alphaMem3_V_15_we1,
        means_in4_V_0 => means_in4_V_0,
        means_in4_V_1 => means_in4_V_1,
        means_out4_V_0 => means_out4_V_0,
        weightMem4_V_0_address0 => grp_DoCompute_fu_715_weightMem4_V_0_address0,
        weightMem4_V_0_ce0 => grp_DoCompute_fu_715_weightMem4_V_0_ce0,
        weightMem4_V_0_d0 => grp_DoCompute_fu_715_weightMem4_V_0_d0,
        weightMem4_V_0_q0 => weightMem4_V_0_q0,
        weightMem4_V_0_we0 => grp_DoCompute_fu_715_weightMem4_V_0_we0,
        weightMem4_V_0_address1 => grp_DoCompute_fu_715_weightMem4_V_0_address1,
        weightMem4_V_0_ce1 => grp_DoCompute_fu_715_weightMem4_V_0_ce1,
        weightMem4_V_0_d1 => grp_DoCompute_fu_715_weightMem4_V_0_d1,
        weightMem4_V_0_q1 => ap_const_lv32_0,
        weightMem4_V_0_we1 => grp_DoCompute_fu_715_weightMem4_V_0_we1,
        weightMem4_V_1_address0 => grp_DoCompute_fu_715_weightMem4_V_1_address0,
        weightMem4_V_1_ce0 => grp_DoCompute_fu_715_weightMem4_V_1_ce0,
        weightMem4_V_1_d0 => grp_DoCompute_fu_715_weightMem4_V_1_d0,
        weightMem4_V_1_q0 => weightMem4_V_1_q0,
        weightMem4_V_1_we0 => grp_DoCompute_fu_715_weightMem4_V_1_we0,
        weightMem4_V_1_address1 => grp_DoCompute_fu_715_weightMem4_V_1_address1,
        weightMem4_V_1_ce1 => grp_DoCompute_fu_715_weightMem4_V_1_ce1,
        weightMem4_V_1_d1 => grp_DoCompute_fu_715_weightMem4_V_1_d1,
        weightMem4_V_1_q1 => ap_const_lv32_0,
        weightMem4_V_1_we1 => grp_DoCompute_fu_715_weightMem4_V_1_we1,
        weightMem4_V_2_address0 => grp_DoCompute_fu_715_weightMem4_V_2_address0,
        weightMem4_V_2_ce0 => grp_DoCompute_fu_715_weightMem4_V_2_ce0,
        weightMem4_V_2_d0 => grp_DoCompute_fu_715_weightMem4_V_2_d0,
        weightMem4_V_2_q0 => weightMem4_V_2_q0,
        weightMem4_V_2_we0 => grp_DoCompute_fu_715_weightMem4_V_2_we0,
        weightMem4_V_2_address1 => grp_DoCompute_fu_715_weightMem4_V_2_address1,
        weightMem4_V_2_ce1 => grp_DoCompute_fu_715_weightMem4_V_2_ce1,
        weightMem4_V_2_d1 => grp_DoCompute_fu_715_weightMem4_V_2_d1,
        weightMem4_V_2_q1 => ap_const_lv32_0,
        weightMem4_V_2_we1 => grp_DoCompute_fu_715_weightMem4_V_2_we1,
        weightMem4_V_3_address0 => grp_DoCompute_fu_715_weightMem4_V_3_address0,
        weightMem4_V_3_ce0 => grp_DoCompute_fu_715_weightMem4_V_3_ce0,
        weightMem4_V_3_d0 => grp_DoCompute_fu_715_weightMem4_V_3_d0,
        weightMem4_V_3_q0 => weightMem4_V_3_q0,
        weightMem4_V_3_we0 => grp_DoCompute_fu_715_weightMem4_V_3_we0,
        weightMem4_V_3_address1 => grp_DoCompute_fu_715_weightMem4_V_3_address1,
        weightMem4_V_3_ce1 => grp_DoCompute_fu_715_weightMem4_V_3_ce1,
        weightMem4_V_3_d1 => grp_DoCompute_fu_715_weightMem4_V_3_d1,
        weightMem4_V_3_q1 => ap_const_lv32_0,
        weightMem4_V_3_we1 => grp_DoCompute_fu_715_weightMem4_V_3_we1,
        thresMem4_V_0_address0 => grp_DoCompute_fu_715_thresMem4_V_0_address0,
        thresMem4_V_0_ce0 => grp_DoCompute_fu_715_thresMem4_V_0_ce0,
        thresMem4_V_0_d0 => grp_DoCompute_fu_715_thresMem4_V_0_d0,
        thresMem4_V_0_q0 => thresMem4_V_0_q0,
        thresMem4_V_0_we0 => grp_DoCompute_fu_715_thresMem4_V_0_we0,
        thresMem4_V_0_address1 => grp_DoCompute_fu_715_thresMem4_V_0_address1,
        thresMem4_V_0_ce1 => grp_DoCompute_fu_715_thresMem4_V_0_ce1,
        thresMem4_V_0_d1 => grp_DoCompute_fu_715_thresMem4_V_0_d1,
        thresMem4_V_0_q1 => ap_const_lv24_0,
        thresMem4_V_0_we1 => grp_DoCompute_fu_715_thresMem4_V_0_we1,
        thresMem4_V_1_address0 => grp_DoCompute_fu_715_thresMem4_V_1_address0,
        thresMem4_V_1_ce0 => grp_DoCompute_fu_715_thresMem4_V_1_ce0,
        thresMem4_V_1_d0 => grp_DoCompute_fu_715_thresMem4_V_1_d0,
        thresMem4_V_1_q0 => thresMem4_V_1_q0,
        thresMem4_V_1_we0 => grp_DoCompute_fu_715_thresMem4_V_1_we0,
        thresMem4_V_1_address1 => grp_DoCompute_fu_715_thresMem4_V_1_address1,
        thresMem4_V_1_ce1 => grp_DoCompute_fu_715_thresMem4_V_1_ce1,
        thresMem4_V_1_d1 => grp_DoCompute_fu_715_thresMem4_V_1_d1,
        thresMem4_V_1_q1 => ap_const_lv24_0,
        thresMem4_V_1_we1 => grp_DoCompute_fu_715_thresMem4_V_1_we1,
        thresMem4_V_2_address0 => grp_DoCompute_fu_715_thresMem4_V_2_address0,
        thresMem4_V_2_ce0 => grp_DoCompute_fu_715_thresMem4_V_2_ce0,
        thresMem4_V_2_d0 => grp_DoCompute_fu_715_thresMem4_V_2_d0,
        thresMem4_V_2_q0 => thresMem4_V_2_q0,
        thresMem4_V_2_we0 => grp_DoCompute_fu_715_thresMem4_V_2_we0,
        thresMem4_V_2_address1 => grp_DoCompute_fu_715_thresMem4_V_2_address1,
        thresMem4_V_2_ce1 => grp_DoCompute_fu_715_thresMem4_V_2_ce1,
        thresMem4_V_2_d1 => grp_DoCompute_fu_715_thresMem4_V_2_d1,
        thresMem4_V_2_q1 => ap_const_lv24_0,
        thresMem4_V_2_we1 => grp_DoCompute_fu_715_thresMem4_V_2_we1,
        thresMem4_V_3_address0 => grp_DoCompute_fu_715_thresMem4_V_3_address0,
        thresMem4_V_3_ce0 => grp_DoCompute_fu_715_thresMem4_V_3_ce0,
        thresMem4_V_3_d0 => grp_DoCompute_fu_715_thresMem4_V_3_d0,
        thresMem4_V_3_q0 => thresMem4_V_3_q0,
        thresMem4_V_3_we0 => grp_DoCompute_fu_715_thresMem4_V_3_we0,
        thresMem4_V_3_address1 => grp_DoCompute_fu_715_thresMem4_V_3_address1,
        thresMem4_V_3_ce1 => grp_DoCompute_fu_715_thresMem4_V_3_ce1,
        thresMem4_V_3_d1 => grp_DoCompute_fu_715_thresMem4_V_3_d1,
        thresMem4_V_3_q1 => ap_const_lv24_0,
        thresMem4_V_3_we1 => grp_DoCompute_fu_715_thresMem4_V_3_we1,
        alphaMem4_V_0_address0 => grp_DoCompute_fu_715_alphaMem4_V_0_address0,
        alphaMem4_V_0_ce0 => grp_DoCompute_fu_715_alphaMem4_V_0_ce0,
        alphaMem4_V_0_d0 => grp_DoCompute_fu_715_alphaMem4_V_0_d0,
        alphaMem4_V_0_q0 => alphaMem4_V_0_q0,
        alphaMem4_V_0_we0 => grp_DoCompute_fu_715_alphaMem4_V_0_we0,
        alphaMem4_V_0_address1 => grp_DoCompute_fu_715_alphaMem4_V_0_address1,
        alphaMem4_V_0_ce1 => grp_DoCompute_fu_715_alphaMem4_V_0_ce1,
        alphaMem4_V_0_d1 => grp_DoCompute_fu_715_alphaMem4_V_0_d1,
        alphaMem4_V_0_q1 => ap_const_lv24_0,
        alphaMem4_V_0_we1 => grp_DoCompute_fu_715_alphaMem4_V_0_we1,
        alphaMem4_V_1_address0 => grp_DoCompute_fu_715_alphaMem4_V_1_address0,
        alphaMem4_V_1_ce0 => grp_DoCompute_fu_715_alphaMem4_V_1_ce0,
        alphaMem4_V_1_d0 => grp_DoCompute_fu_715_alphaMem4_V_1_d0,
        alphaMem4_V_1_q0 => alphaMem4_V_1_q0,
        alphaMem4_V_1_we0 => grp_DoCompute_fu_715_alphaMem4_V_1_we0,
        alphaMem4_V_1_address1 => grp_DoCompute_fu_715_alphaMem4_V_1_address1,
        alphaMem4_V_1_ce1 => grp_DoCompute_fu_715_alphaMem4_V_1_ce1,
        alphaMem4_V_1_d1 => grp_DoCompute_fu_715_alphaMem4_V_1_d1,
        alphaMem4_V_1_q1 => ap_const_lv24_0,
        alphaMem4_V_1_we1 => grp_DoCompute_fu_715_alphaMem4_V_1_we1,
        alphaMem4_V_2_address0 => grp_DoCompute_fu_715_alphaMem4_V_2_address0,
        alphaMem4_V_2_ce0 => grp_DoCompute_fu_715_alphaMem4_V_2_ce0,
        alphaMem4_V_2_d0 => grp_DoCompute_fu_715_alphaMem4_V_2_d0,
        alphaMem4_V_2_q0 => alphaMem4_V_2_q0,
        alphaMem4_V_2_we0 => grp_DoCompute_fu_715_alphaMem4_V_2_we0,
        alphaMem4_V_2_address1 => grp_DoCompute_fu_715_alphaMem4_V_2_address1,
        alphaMem4_V_2_ce1 => grp_DoCompute_fu_715_alphaMem4_V_2_ce1,
        alphaMem4_V_2_d1 => grp_DoCompute_fu_715_alphaMem4_V_2_d1,
        alphaMem4_V_2_q1 => ap_const_lv24_0,
        alphaMem4_V_2_we1 => grp_DoCompute_fu_715_alphaMem4_V_2_we1,
        alphaMem4_V_3_address0 => grp_DoCompute_fu_715_alphaMem4_V_3_address0,
        alphaMem4_V_3_ce0 => grp_DoCompute_fu_715_alphaMem4_V_3_ce0,
        alphaMem4_V_3_d0 => grp_DoCompute_fu_715_alphaMem4_V_3_d0,
        alphaMem4_V_3_q0 => alphaMem4_V_3_q0,
        alphaMem4_V_3_we0 => grp_DoCompute_fu_715_alphaMem4_V_3_we0,
        alphaMem4_V_3_address1 => grp_DoCompute_fu_715_alphaMem4_V_3_address1,
        alphaMem4_V_3_ce1 => grp_DoCompute_fu_715_alphaMem4_V_3_ce1,
        alphaMem4_V_3_d1 => grp_DoCompute_fu_715_alphaMem4_V_3_d1,
        alphaMem4_V_3_q1 => ap_const_lv24_0,
        alphaMem4_V_3_we1 => grp_DoCompute_fu_715_alphaMem4_V_3_we1,
        means_in5_V_0 => means_in5_V_0,
        means_in5_V_1 => means_in5_V_1,
        means_out5_V_0 => means_out5_V_0,
        weightMem5_V_0_address0 => grp_DoCompute_fu_715_weightMem5_V_0_address0,
        weightMem5_V_0_ce0 => grp_DoCompute_fu_715_weightMem5_V_0_ce0,
        weightMem5_V_0_d0 => grp_DoCompute_fu_715_weightMem5_V_0_d0,
        weightMem5_V_0_q0 => weightMem5_V_0_q0,
        weightMem5_V_0_we0 => grp_DoCompute_fu_715_weightMem5_V_0_we0,
        weightMem5_V_0_address1 => grp_DoCompute_fu_715_weightMem5_V_0_address1,
        weightMem5_V_0_ce1 => grp_DoCompute_fu_715_weightMem5_V_0_ce1,
        weightMem5_V_0_d1 => grp_DoCompute_fu_715_weightMem5_V_0_d1,
        weightMem5_V_0_q1 => ap_const_lv32_0,
        weightMem5_V_0_we1 => grp_DoCompute_fu_715_weightMem5_V_0_we1,
        thresMem5_V_0_address0 => grp_DoCompute_fu_715_thresMem5_V_0_address0,
        thresMem5_V_0_ce0 => grp_DoCompute_fu_715_thresMem5_V_0_ce0,
        thresMem5_V_0_d0 => grp_DoCompute_fu_715_thresMem5_V_0_d0,
        thresMem5_V_0_q0 => thresMem5_V_0_q0,
        thresMem5_V_0_we0 => grp_DoCompute_fu_715_thresMem5_V_0_we0,
        thresMem5_V_0_address1 => grp_DoCompute_fu_715_thresMem5_V_0_address1,
        thresMem5_V_0_ce1 => grp_DoCompute_fu_715_thresMem5_V_0_ce1,
        thresMem5_V_0_d1 => grp_DoCompute_fu_715_thresMem5_V_0_d1,
        thresMem5_V_0_q1 => ap_const_lv24_0,
        thresMem5_V_0_we1 => grp_DoCompute_fu_715_thresMem5_V_0_we1,
        alphaMem5_V_0_address0 => grp_DoCompute_fu_715_alphaMem5_V_0_address0,
        alphaMem5_V_0_ce0 => grp_DoCompute_fu_715_alphaMem5_V_0_ce0,
        alphaMem5_V_0_d0 => grp_DoCompute_fu_715_alphaMem5_V_0_d0,
        alphaMem5_V_0_q0 => alphaMem5_V_0_q0,
        alphaMem5_V_0_we0 => grp_DoCompute_fu_715_alphaMem5_V_0_we0,
        alphaMem5_V_0_address1 => grp_DoCompute_fu_715_alphaMem5_V_0_address1,
        alphaMem5_V_0_ce1 => grp_DoCompute_fu_715_alphaMem5_V_0_ce1,
        alphaMem5_V_0_d1 => grp_DoCompute_fu_715_alphaMem5_V_0_d1,
        alphaMem5_V_0_q1 => ap_const_lv24_0,
        alphaMem5_V_0_we1 => grp_DoCompute_fu_715_alphaMem5_V_0_we1,
        means_in6_V_0 => means_in6_V_0,
        means_in6_V_1 => means_in6_V_1,
        means_out6_V_0 => means_out6_V_0,
        weightMem6_V_0_address0 => grp_DoCompute_fu_715_weightMem6_V_0_address0,
        weightMem6_V_0_ce0 => grp_DoCompute_fu_715_weightMem6_V_0_ce0,
        weightMem6_V_0_d0 => grp_DoCompute_fu_715_weightMem6_V_0_d0,
        weightMem6_V_0_q0 => weightMem6_V_0_q0,
        weightMem6_V_0_we0 => grp_DoCompute_fu_715_weightMem6_V_0_we0,
        weightMem6_V_0_address1 => grp_DoCompute_fu_715_weightMem6_V_0_address1,
        weightMem6_V_0_ce1 => grp_DoCompute_fu_715_weightMem6_V_0_ce1,
        weightMem6_V_0_d1 => grp_DoCompute_fu_715_weightMem6_V_0_d1,
        weightMem6_V_0_q1 => ap_const_lv4_0,
        weightMem6_V_0_we1 => grp_DoCompute_fu_715_weightMem6_V_0_we1,
        thresMem6_V_0_address0 => grp_DoCompute_fu_715_thresMem6_V_0_address0,
        thresMem6_V_0_ce0 => grp_DoCompute_fu_715_thresMem6_V_0_ce0,
        thresMem6_V_0_d0 => grp_DoCompute_fu_715_thresMem6_V_0_d0,
        thresMem6_V_0_q0 => thresMem6_V_0_q0,
        thresMem6_V_0_we0 => grp_DoCompute_fu_715_thresMem6_V_0_we0,
        thresMem6_V_0_address1 => grp_DoCompute_fu_715_thresMem6_V_0_address1,
        thresMem6_V_0_ce1 => grp_DoCompute_fu_715_thresMem6_V_0_ce1,
        thresMem6_V_0_d1 => grp_DoCompute_fu_715_thresMem6_V_0_d1,
        thresMem6_V_0_q1 => ap_const_lv24_0,
        thresMem6_V_0_we1 => grp_DoCompute_fu_715_thresMem6_V_0_we1,
        alphaMem6_V_0_address0 => grp_DoCompute_fu_715_alphaMem6_V_0_address0,
        alphaMem6_V_0_ce0 => grp_DoCompute_fu_715_alphaMem6_V_0_ce0,
        alphaMem6_V_0_d0 => grp_DoCompute_fu_715_alphaMem6_V_0_d0,
        alphaMem6_V_0_q0 => alphaMem6_V_0_q0,
        alphaMem6_V_0_we0 => grp_DoCompute_fu_715_alphaMem6_V_0_we0,
        alphaMem6_V_0_address1 => grp_DoCompute_fu_715_alphaMem6_V_0_address1,
        alphaMem6_V_0_ce1 => grp_DoCompute_fu_715_alphaMem6_V_0_ce1,
        alphaMem6_V_0_d1 => grp_DoCompute_fu_715_alphaMem6_V_0_d1,
        alphaMem6_V_0_q1 => ap_const_lv24_0,
        alphaMem6_V_0_we1 => grp_DoCompute_fu_715_alphaMem6_V_0_we1,
        means_in7_V_0 => means_in7_V_0,
        means_in7_V_1 => means_in7_V_1,
        means_out7_V_0 => means_out7_V_0,
        weightMem7_V_0_address0 => grp_DoCompute_fu_715_weightMem7_V_0_address0,
        weightMem7_V_0_ce0 => grp_DoCompute_fu_715_weightMem7_V_0_ce0,
        weightMem7_V_0_d0 => grp_DoCompute_fu_715_weightMem7_V_0_d0,
        weightMem7_V_0_q0 => weightMem7_V_0_q0,
        weightMem7_V_0_we0 => grp_DoCompute_fu_715_weightMem7_V_0_we0,
        weightMem7_V_0_address1 => grp_DoCompute_fu_715_weightMem7_V_0_address1,
        weightMem7_V_0_ce1 => grp_DoCompute_fu_715_weightMem7_V_0_ce1,
        weightMem7_V_0_d1 => grp_DoCompute_fu_715_weightMem7_V_0_d1,
        weightMem7_V_0_q1 => ap_const_lv8_0,
        weightMem7_V_0_we1 => grp_DoCompute_fu_715_weightMem7_V_0_we1,
        thresMem7_V_0_address0 => grp_DoCompute_fu_715_thresMem7_V_0_address0,
        thresMem7_V_0_ce0 => grp_DoCompute_fu_715_thresMem7_V_0_ce0,
        thresMem7_V_0_d0 => grp_DoCompute_fu_715_thresMem7_V_0_d0,
        thresMem7_V_0_q0 => thresMem7_V_0_q0,
        thresMem7_V_0_we0 => grp_DoCompute_fu_715_thresMem7_V_0_we0,
        thresMem7_V_0_address1 => grp_DoCompute_fu_715_thresMem7_V_0_address1,
        thresMem7_V_0_ce1 => grp_DoCompute_fu_715_thresMem7_V_0_ce1,
        thresMem7_V_0_d1 => grp_DoCompute_fu_715_thresMem7_V_0_d1,
        thresMem7_V_0_q1 => ap_const_lv24_0,
        thresMem7_V_0_we1 => grp_DoCompute_fu_715_thresMem7_V_0_we1,
        alphaMem7_V_0_address0 => grp_DoCompute_fu_715_alphaMem7_V_0_address0,
        alphaMem7_V_0_ce0 => grp_DoCompute_fu_715_alphaMem7_V_0_ce0,
        alphaMem7_V_0_d0 => grp_DoCompute_fu_715_alphaMem7_V_0_d0,
        alphaMem7_V_0_q0 => alphaMem7_V_0_q0,
        alphaMem7_V_0_we0 => grp_DoCompute_fu_715_alphaMem7_V_0_we0,
        alphaMem7_V_0_address1 => grp_DoCompute_fu_715_alphaMem7_V_0_address1,
        alphaMem7_V_0_ce1 => grp_DoCompute_fu_715_alphaMem7_V_0_ce1,
        alphaMem7_V_0_d1 => grp_DoCompute_fu_715_alphaMem7_V_0_d1,
        alphaMem7_V_0_q1 => ap_const_lv24_0,
        alphaMem7_V_0_we1 => grp_DoCompute_fu_715_alphaMem7_V_0_we1,
        means_in8_V_0 => means_in8_V_0,
        means_in8_V_1 => means_in8_V_1,
        weightMem8_V_0_address0 => grp_DoCompute_fu_715_weightMem8_V_0_address0,
        weightMem8_V_0_ce0 => grp_DoCompute_fu_715_weightMem8_V_0_ce0,
        weightMem8_V_0_d0 => grp_DoCompute_fu_715_weightMem8_V_0_d0,
        weightMem8_V_0_q0 => weightMem8_V_0_q0,
        weightMem8_V_0_we0 => grp_DoCompute_fu_715_weightMem8_V_0_we0,
        weightMem8_V_0_address1 => grp_DoCompute_fu_715_weightMem8_V_0_address1,
        weightMem8_V_0_ce1 => grp_DoCompute_fu_715_weightMem8_V_0_ce1,
        weightMem8_V_0_d1 => grp_DoCompute_fu_715_weightMem8_V_0_d1,
        weightMem8_V_0_q1 => ap_const_lv1_0,
        weightMem8_V_0_we1 => grp_DoCompute_fu_715_weightMem8_V_0_we1,
        weightMem8_V_1_address0 => grp_DoCompute_fu_715_weightMem8_V_1_address0,
        weightMem8_V_1_ce0 => grp_DoCompute_fu_715_weightMem8_V_1_ce0,
        weightMem8_V_1_d0 => grp_DoCompute_fu_715_weightMem8_V_1_d0,
        weightMem8_V_1_q0 => weightMem8_V_1_q0,
        weightMem8_V_1_we0 => grp_DoCompute_fu_715_weightMem8_V_1_we0,
        weightMem8_V_1_address1 => grp_DoCompute_fu_715_weightMem8_V_1_address1,
        weightMem8_V_1_ce1 => grp_DoCompute_fu_715_weightMem8_V_1_ce1,
        weightMem8_V_1_d1 => grp_DoCompute_fu_715_weightMem8_V_1_d1,
        weightMem8_V_1_q1 => ap_const_lv1_0,
        weightMem8_V_1_we1 => grp_DoCompute_fu_715_weightMem8_V_1_we1,
        weightMem8_V_2_address0 => grp_DoCompute_fu_715_weightMem8_V_2_address0,
        weightMem8_V_2_ce0 => grp_DoCompute_fu_715_weightMem8_V_2_ce0,
        weightMem8_V_2_d0 => grp_DoCompute_fu_715_weightMem8_V_2_d0,
        weightMem8_V_2_q0 => weightMem8_V_2_q0,
        weightMem8_V_2_we0 => grp_DoCompute_fu_715_weightMem8_V_2_we0,
        weightMem8_V_2_address1 => grp_DoCompute_fu_715_weightMem8_V_2_address1,
        weightMem8_V_2_ce1 => grp_DoCompute_fu_715_weightMem8_V_2_ce1,
        weightMem8_V_2_d1 => grp_DoCompute_fu_715_weightMem8_V_2_d1,
        weightMem8_V_2_q1 => ap_const_lv1_0,
        weightMem8_V_2_we1 => grp_DoCompute_fu_715_weightMem8_V_2_we1,
        weightMem8_V_3_address0 => grp_DoCompute_fu_715_weightMem8_V_3_address0,
        weightMem8_V_3_ce0 => grp_DoCompute_fu_715_weightMem8_V_3_ce0,
        weightMem8_V_3_d0 => grp_DoCompute_fu_715_weightMem8_V_3_d0,
        weightMem8_V_3_q0 => weightMem8_V_3_q0,
        weightMem8_V_3_we0 => grp_DoCompute_fu_715_weightMem8_V_3_we0,
        weightMem8_V_3_address1 => grp_DoCompute_fu_715_weightMem8_V_3_address1,
        weightMem8_V_3_ce1 => grp_DoCompute_fu_715_weightMem8_V_3_ce1,
        weightMem8_V_3_d1 => grp_DoCompute_fu_715_weightMem8_V_3_d1,
        weightMem8_V_3_q1 => ap_const_lv1_0,
        weightMem8_V_3_we1 => grp_DoCompute_fu_715_weightMem8_V_3_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        in_V_offset_ap_vld => ap_const_logic_1,
        out_V_offset_ap_vld => ap_const_logic_1,
        ap_start => grp_DoCompute_fu_715_ap_start,
        means_in1_V_0_ap_vld => ap_const_logic_1,
        means_in1_V_1_ap_vld => ap_const_logic_1,
        means_out1_V_0_ap_vld => ap_const_logic_1,
        means_in2_V_0_ap_vld => ap_const_logic_1,
        means_in2_V_1_ap_vld => ap_const_logic_1,
        means_out2_V_0_ap_vld => ap_const_logic_1,
        means_in3_V_0_ap_vld => ap_const_logic_1,
        means_in3_V_1_ap_vld => ap_const_logic_1,
        means_out3_V_0_ap_vld => ap_const_logic_1,
        means_in4_V_0_ap_vld => ap_const_logic_1,
        means_in4_V_1_ap_vld => ap_const_logic_1,
        means_out4_V_0_ap_vld => ap_const_logic_1,
        means_in5_V_0_ap_vld => ap_const_logic_1,
        means_in5_V_1_ap_vld => ap_const_logic_1,
        means_out5_V_0_ap_vld => ap_const_logic_1,
        means_in6_V_0_ap_vld => ap_const_logic_1,
        means_in6_V_1_ap_vld => ap_const_logic_1,
        means_out6_V_0_ap_vld => ap_const_logic_1,
        means_in7_V_0_ap_vld => ap_const_logic_1,
        means_in7_V_1_ap_vld => ap_const_logic_1,
        means_out7_V_0_ap_vld => ap_const_logic_1,
        means_in8_V_0_ap_vld => ap_const_logic_1,
        means_in8_V_1_ap_vld => ap_const_logic_1,
        ap_done => grp_DoCompute_fu_715_ap_done,
        ap_ready => grp_DoCompute_fu_715_ap_ready,
        ap_idle => grp_DoCompute_fu_715_ap_idle,
        ap_continue => grp_DoCompute_fu_715_ap_continue);

    StgValue_43_DoMemInit_fu_1299 : component DoMemInit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => StgValue_43_DoMemInit_fu_1299_ap_start,
        ap_done => StgValue_43_DoMemInit_fu_1299_ap_done,
        ap_idle => StgValue_43_DoMemInit_fu_1299_ap_idle,
        ap_ready => StgValue_43_DoMemInit_fu_1299_ap_ready,
        targetLayer => targetLayer_read_reg_1932,
        targetMem => targetMem_read_reg_1927,
        targetInd => targetInd_read_reg_1922,
        val_V => val_V_read_reg_1917,
        weightMem5_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0,
        weightMem5_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0,
        weightMem5_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0,
        weightMem5_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_d0,
        thresMem5_V_0_address1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_address1,
        thresMem5_V_0_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1,
        thresMem5_V_0_we1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1,
        thresMem5_V_0_d1 => StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_d1,
        weightMem6_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0,
        weightMem6_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0,
        weightMem6_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0,
        weightMem6_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_d0,
        thresMem6_V_0_address1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_address1,
        thresMem6_V_0_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1,
        thresMem6_V_0_we1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1,
        thresMem6_V_0_d1 => StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_d1,
        weightMem7_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0,
        weightMem7_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0,
        weightMem7_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0,
        weightMem7_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_d0,
        thresMem7_V_0_address0 => StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0,
        thresMem7_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0,
        thresMem7_V_0_we0 => StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0,
        thresMem7_V_0_d0 => StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_d0,
        alphaMem5_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0,
        alphaMem5_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0,
        alphaMem5_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0,
        alphaMem5_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_d0,
        alphaMem6_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0,
        alphaMem6_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0,
        alphaMem6_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0,
        alphaMem6_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_d0,
        alphaMem7_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0,
        alphaMem7_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0,
        alphaMem7_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0,
        alphaMem7_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_d0,
        means_in1_V_0_i => means_in1_V_0,
        means_in1_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o,
        means_in1_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld,
        means_in1_V_1_i => means_in1_V_1,
        means_in1_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o,
        means_in1_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld,
        means_in2_V_0_i => means_in2_V_0,
        means_in2_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o,
        means_in2_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld,
        means_in2_V_1_i => means_in2_V_1,
        means_in2_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o,
        means_in2_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld,
        means_in3_V_0_i => means_in3_V_0,
        means_in3_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o,
        means_in3_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld,
        means_in3_V_1_i => means_in3_V_1,
        means_in3_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o,
        means_in3_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld,
        means_in4_V_0_i => means_in4_V_0,
        means_in4_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o,
        means_in4_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld,
        means_in4_V_1_i => means_in4_V_1,
        means_in4_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o,
        means_in4_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld,
        means_in5_V_0_i => means_in5_V_0,
        means_in5_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o,
        means_in5_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld,
        means_in5_V_1_i => means_in5_V_1,
        means_in5_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o,
        means_in5_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld,
        means_in6_V_0_i => means_in6_V_0,
        means_in6_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o,
        means_in6_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld,
        means_in6_V_1_i => means_in6_V_1,
        means_in6_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o,
        means_in6_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld,
        means_in7_V_0_i => means_in7_V_0,
        means_in7_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o,
        means_in7_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld,
        means_in7_V_1_i => means_in7_V_1,
        means_in7_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o,
        means_in7_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld,
        means_out1_V_0_i => means_out1_V_0,
        means_out1_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o,
        means_out1_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld,
        means_out2_V_0_i => means_out2_V_0,
        means_out2_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o,
        means_out2_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld,
        means_out3_V_0_i => means_out3_V_0,
        means_out3_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o,
        means_out3_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld,
        means_out4_V_0_i => means_out4_V_0,
        means_out4_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o,
        means_out4_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld,
        means_out5_V_0_i => means_out5_V_0,
        means_out5_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o,
        means_out5_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld,
        means_out6_V_0_i => means_out6_V_0,
        means_out6_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o,
        means_out6_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld,
        means_out7_V_0_i => means_out7_V_0,
        means_out7_V_0_o => StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o,
        means_out7_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld,
        means_in8_V_0_i => means_in8_V_0,
        means_in8_V_0_o => StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o,
        means_in8_V_0_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld,
        means_in8_V_1_i => means_in8_V_1,
        means_in8_V_1_o => StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o,
        means_in8_V_1_o_ap_vld => StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld,
        weightMem0_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0,
        weightMem0_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0,
        weightMem0_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0,
        weightMem0_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_d0,
        weightMem0_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0,
        weightMem0_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0,
        weightMem0_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0,
        weightMem0_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_d0,
        weightMem0_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0,
        weightMem0_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0,
        weightMem0_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0,
        weightMem0_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_d0,
        weightMem0_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0,
        weightMem0_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0,
        weightMem0_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0,
        weightMem0_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_d0,
        weightMem0_V_4_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0,
        weightMem0_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0,
        weightMem0_V_4_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0,
        weightMem0_V_4_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_d0,
        weightMem0_V_5_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0,
        weightMem0_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0,
        weightMem0_V_5_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0,
        weightMem0_V_5_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_d0,
        weightMem0_V_6_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0,
        weightMem0_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0,
        weightMem0_V_6_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0,
        weightMem0_V_6_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_d0,
        weightMem0_V_7_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0,
        weightMem0_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0,
        weightMem0_V_7_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0,
        weightMem0_V_7_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_d0,
        weightMem0_V_8_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0,
        weightMem0_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0,
        weightMem0_V_8_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0,
        weightMem0_V_8_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_d0,
        weightMem0_V_9_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0,
        weightMem0_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0,
        weightMem0_V_9_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0,
        weightMem0_V_9_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_d0,
        weightMem0_V_10_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0,
        weightMem0_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0,
        weightMem0_V_10_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0,
        weightMem0_V_10_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_d0,
        weightMem0_V_11_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0,
        weightMem0_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0,
        weightMem0_V_11_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0,
        weightMem0_V_11_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_d0,
        weightMem0_V_12_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0,
        weightMem0_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0,
        weightMem0_V_12_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0,
        weightMem0_V_12_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_d0,
        weightMem0_V_13_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0,
        weightMem0_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0,
        weightMem0_V_13_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0,
        weightMem0_V_13_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_d0,
        weightMem0_V_14_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0,
        weightMem0_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0,
        weightMem0_V_14_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0,
        weightMem0_V_14_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_d0,
        weightMem0_V_15_address0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0,
        weightMem0_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0,
        weightMem0_V_15_we0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0,
        weightMem0_V_15_d0 => StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_d0,
        thresMem0_V_0_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0,
        thresMem0_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0,
        thresMem0_V_0_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0,
        thresMem0_V_0_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_d0,
        thresMem0_V_1_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0,
        thresMem0_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0,
        thresMem0_V_1_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0,
        thresMem0_V_1_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_d0,
        thresMem0_V_2_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0,
        thresMem0_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0,
        thresMem0_V_2_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0,
        thresMem0_V_2_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_d0,
        thresMem0_V_3_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0,
        thresMem0_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0,
        thresMem0_V_3_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0,
        thresMem0_V_3_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_d0,
        thresMem0_V_4_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0,
        thresMem0_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0,
        thresMem0_V_4_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0,
        thresMem0_V_4_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_d0,
        thresMem0_V_5_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0,
        thresMem0_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0,
        thresMem0_V_5_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0,
        thresMem0_V_5_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_d0,
        thresMem0_V_6_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0,
        thresMem0_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0,
        thresMem0_V_6_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0,
        thresMem0_V_6_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_d0,
        thresMem0_V_7_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0,
        thresMem0_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0,
        thresMem0_V_7_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0,
        thresMem0_V_7_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_d0,
        thresMem0_V_8_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0,
        thresMem0_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0,
        thresMem0_V_8_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0,
        thresMem0_V_8_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_d0,
        thresMem0_V_9_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0,
        thresMem0_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0,
        thresMem0_V_9_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0,
        thresMem0_V_9_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_d0,
        thresMem0_V_10_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0,
        thresMem0_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0,
        thresMem0_V_10_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0,
        thresMem0_V_10_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_d0,
        thresMem0_V_11_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0,
        thresMem0_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0,
        thresMem0_V_11_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0,
        thresMem0_V_11_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_d0,
        thresMem0_V_12_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0,
        thresMem0_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0,
        thresMem0_V_12_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0,
        thresMem0_V_12_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_d0,
        thresMem0_V_13_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0,
        thresMem0_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0,
        thresMem0_V_13_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0,
        thresMem0_V_13_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_d0,
        thresMem0_V_14_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0,
        thresMem0_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0,
        thresMem0_V_14_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0,
        thresMem0_V_14_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_d0,
        thresMem0_V_15_address0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0,
        thresMem0_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0,
        thresMem0_V_15_we0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0,
        thresMem0_V_15_d0 => StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_d0,
        weightMem1_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0,
        weightMem1_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0,
        weightMem1_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0,
        weightMem1_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_d0,
        weightMem1_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0,
        weightMem1_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0,
        weightMem1_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0,
        weightMem1_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_d0,
        weightMem1_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0,
        weightMem1_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0,
        weightMem1_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0,
        weightMem1_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_d0,
        weightMem1_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0,
        weightMem1_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0,
        weightMem1_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0,
        weightMem1_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_d0,
        weightMem1_V_4_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0,
        weightMem1_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0,
        weightMem1_V_4_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0,
        weightMem1_V_4_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_d0,
        weightMem1_V_5_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0,
        weightMem1_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0,
        weightMem1_V_5_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0,
        weightMem1_V_5_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_d0,
        weightMem1_V_6_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0,
        weightMem1_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0,
        weightMem1_V_6_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0,
        weightMem1_V_6_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_d0,
        weightMem1_V_7_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0,
        weightMem1_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0,
        weightMem1_V_7_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0,
        weightMem1_V_7_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_d0,
        weightMem1_V_8_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0,
        weightMem1_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0,
        weightMem1_V_8_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0,
        weightMem1_V_8_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_d0,
        weightMem1_V_9_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0,
        weightMem1_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0,
        weightMem1_V_9_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0,
        weightMem1_V_9_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_d0,
        weightMem1_V_10_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0,
        weightMem1_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0,
        weightMem1_V_10_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0,
        weightMem1_V_10_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_d0,
        weightMem1_V_11_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0,
        weightMem1_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0,
        weightMem1_V_11_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0,
        weightMem1_V_11_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_d0,
        weightMem1_V_12_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0,
        weightMem1_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0,
        weightMem1_V_12_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0,
        weightMem1_V_12_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_d0,
        weightMem1_V_13_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0,
        weightMem1_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0,
        weightMem1_V_13_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0,
        weightMem1_V_13_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_d0,
        weightMem1_V_14_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0,
        weightMem1_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0,
        weightMem1_V_14_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0,
        weightMem1_V_14_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_d0,
        weightMem1_V_15_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0,
        weightMem1_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0,
        weightMem1_V_15_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0,
        weightMem1_V_15_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_d0,
        weightMem1_V_16_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0,
        weightMem1_V_16_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0,
        weightMem1_V_16_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0,
        weightMem1_V_16_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_d0,
        weightMem1_V_17_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0,
        weightMem1_V_17_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0,
        weightMem1_V_17_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0,
        weightMem1_V_17_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_d0,
        weightMem1_V_18_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0,
        weightMem1_V_18_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0,
        weightMem1_V_18_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0,
        weightMem1_V_18_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_d0,
        weightMem1_V_19_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0,
        weightMem1_V_19_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0,
        weightMem1_V_19_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0,
        weightMem1_V_19_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_d0,
        weightMem1_V_20_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0,
        weightMem1_V_20_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0,
        weightMem1_V_20_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0,
        weightMem1_V_20_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_d0,
        weightMem1_V_21_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0,
        weightMem1_V_21_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0,
        weightMem1_V_21_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0,
        weightMem1_V_21_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_d0,
        weightMem1_V_22_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0,
        weightMem1_V_22_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0,
        weightMem1_V_22_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0,
        weightMem1_V_22_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_d0,
        weightMem1_V_23_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0,
        weightMem1_V_23_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0,
        weightMem1_V_23_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0,
        weightMem1_V_23_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_d0,
        weightMem1_V_24_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0,
        weightMem1_V_24_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0,
        weightMem1_V_24_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0,
        weightMem1_V_24_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_d0,
        weightMem1_V_25_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0,
        weightMem1_V_25_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0,
        weightMem1_V_25_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0,
        weightMem1_V_25_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_d0,
        weightMem1_V_26_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0,
        weightMem1_V_26_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0,
        weightMem1_V_26_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0,
        weightMem1_V_26_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_d0,
        weightMem1_V_27_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0,
        weightMem1_V_27_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0,
        weightMem1_V_27_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0,
        weightMem1_V_27_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_d0,
        weightMem1_V_28_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0,
        weightMem1_V_28_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0,
        weightMem1_V_28_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0,
        weightMem1_V_28_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_d0,
        weightMem1_V_29_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0,
        weightMem1_V_29_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0,
        weightMem1_V_29_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0,
        weightMem1_V_29_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_d0,
        weightMem1_V_30_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0,
        weightMem1_V_30_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0,
        weightMem1_V_30_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0,
        weightMem1_V_30_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_d0,
        weightMem1_V_31_address0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0,
        weightMem1_V_31_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0,
        weightMem1_V_31_we0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0,
        weightMem1_V_31_d0 => StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_d0,
        thresMem1_V_0_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0,
        thresMem1_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0,
        thresMem1_V_0_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0,
        thresMem1_V_0_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_d0,
        thresMem1_V_1_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0,
        thresMem1_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0,
        thresMem1_V_1_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0,
        thresMem1_V_1_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_d0,
        thresMem1_V_2_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0,
        thresMem1_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0,
        thresMem1_V_2_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0,
        thresMem1_V_2_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_d0,
        thresMem1_V_3_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0,
        thresMem1_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0,
        thresMem1_V_3_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0,
        thresMem1_V_3_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_d0,
        thresMem1_V_4_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0,
        thresMem1_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0,
        thresMem1_V_4_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0,
        thresMem1_V_4_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_d0,
        thresMem1_V_5_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0,
        thresMem1_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0,
        thresMem1_V_5_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0,
        thresMem1_V_5_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_d0,
        thresMem1_V_6_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0,
        thresMem1_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0,
        thresMem1_V_6_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0,
        thresMem1_V_6_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_d0,
        thresMem1_V_7_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0,
        thresMem1_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0,
        thresMem1_V_7_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0,
        thresMem1_V_7_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_d0,
        thresMem1_V_8_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0,
        thresMem1_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0,
        thresMem1_V_8_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0,
        thresMem1_V_8_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_d0,
        thresMem1_V_9_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0,
        thresMem1_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0,
        thresMem1_V_9_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0,
        thresMem1_V_9_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_d0,
        thresMem1_V_10_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0,
        thresMem1_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0,
        thresMem1_V_10_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0,
        thresMem1_V_10_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_d0,
        thresMem1_V_11_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0,
        thresMem1_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0,
        thresMem1_V_11_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0,
        thresMem1_V_11_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_d0,
        thresMem1_V_12_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0,
        thresMem1_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0,
        thresMem1_V_12_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0,
        thresMem1_V_12_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_d0,
        thresMem1_V_13_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0,
        thresMem1_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0,
        thresMem1_V_13_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0,
        thresMem1_V_13_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_d0,
        thresMem1_V_14_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0,
        thresMem1_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0,
        thresMem1_V_14_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0,
        thresMem1_V_14_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_d0,
        thresMem1_V_15_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0,
        thresMem1_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0,
        thresMem1_V_15_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0,
        thresMem1_V_15_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_d0,
        thresMem1_V_16_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0,
        thresMem1_V_16_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0,
        thresMem1_V_16_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0,
        thresMem1_V_16_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_d0,
        thresMem1_V_17_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0,
        thresMem1_V_17_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0,
        thresMem1_V_17_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0,
        thresMem1_V_17_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_d0,
        thresMem1_V_18_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0,
        thresMem1_V_18_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0,
        thresMem1_V_18_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0,
        thresMem1_V_18_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_d0,
        thresMem1_V_19_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0,
        thresMem1_V_19_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0,
        thresMem1_V_19_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0,
        thresMem1_V_19_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_d0,
        thresMem1_V_20_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0,
        thresMem1_V_20_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0,
        thresMem1_V_20_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0,
        thresMem1_V_20_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_d0,
        thresMem1_V_21_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0,
        thresMem1_V_21_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0,
        thresMem1_V_21_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0,
        thresMem1_V_21_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_d0,
        thresMem1_V_22_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0,
        thresMem1_V_22_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0,
        thresMem1_V_22_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0,
        thresMem1_V_22_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_d0,
        thresMem1_V_23_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0,
        thresMem1_V_23_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0,
        thresMem1_V_23_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0,
        thresMem1_V_23_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_d0,
        thresMem1_V_24_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0,
        thresMem1_V_24_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0,
        thresMem1_V_24_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0,
        thresMem1_V_24_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_d0,
        thresMem1_V_25_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0,
        thresMem1_V_25_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0,
        thresMem1_V_25_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0,
        thresMem1_V_25_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_d0,
        thresMem1_V_26_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0,
        thresMem1_V_26_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0,
        thresMem1_V_26_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0,
        thresMem1_V_26_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_d0,
        thresMem1_V_27_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0,
        thresMem1_V_27_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0,
        thresMem1_V_27_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0,
        thresMem1_V_27_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_d0,
        thresMem1_V_28_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0,
        thresMem1_V_28_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0,
        thresMem1_V_28_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0,
        thresMem1_V_28_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_d0,
        thresMem1_V_29_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0,
        thresMem1_V_29_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0,
        thresMem1_V_29_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0,
        thresMem1_V_29_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_d0,
        thresMem1_V_30_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0,
        thresMem1_V_30_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0,
        thresMem1_V_30_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0,
        thresMem1_V_30_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_d0,
        thresMem1_V_31_address0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0,
        thresMem1_V_31_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0,
        thresMem1_V_31_we0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0,
        thresMem1_V_31_d0 => StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_d0,
        weightMem2_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0,
        weightMem2_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0,
        weightMem2_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0,
        weightMem2_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_d0,
        weightMem2_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0,
        weightMem2_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0,
        weightMem2_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0,
        weightMem2_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_d0,
        weightMem2_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0,
        weightMem2_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0,
        weightMem2_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0,
        weightMem2_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_d0,
        weightMem2_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0,
        weightMem2_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0,
        weightMem2_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0,
        weightMem2_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_d0,
        weightMem2_V_4_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0,
        weightMem2_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0,
        weightMem2_V_4_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0,
        weightMem2_V_4_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_d0,
        weightMem2_V_5_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0,
        weightMem2_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0,
        weightMem2_V_5_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0,
        weightMem2_V_5_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_d0,
        weightMem2_V_6_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0,
        weightMem2_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0,
        weightMem2_V_6_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0,
        weightMem2_V_6_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_d0,
        weightMem2_V_7_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0,
        weightMem2_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0,
        weightMem2_V_7_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0,
        weightMem2_V_7_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_d0,
        weightMem2_V_8_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0,
        weightMem2_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0,
        weightMem2_V_8_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0,
        weightMem2_V_8_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_d0,
        weightMem2_V_9_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0,
        weightMem2_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0,
        weightMem2_V_9_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0,
        weightMem2_V_9_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_d0,
        weightMem2_V_10_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0,
        weightMem2_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0,
        weightMem2_V_10_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0,
        weightMem2_V_10_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_d0,
        weightMem2_V_11_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0,
        weightMem2_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0,
        weightMem2_V_11_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0,
        weightMem2_V_11_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_d0,
        weightMem2_V_12_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0,
        weightMem2_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0,
        weightMem2_V_12_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0,
        weightMem2_V_12_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_d0,
        weightMem2_V_13_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0,
        weightMem2_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0,
        weightMem2_V_13_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0,
        weightMem2_V_13_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_d0,
        weightMem2_V_14_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0,
        weightMem2_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0,
        weightMem2_V_14_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0,
        weightMem2_V_14_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_d0,
        weightMem2_V_15_address0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0,
        weightMem2_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0,
        weightMem2_V_15_we0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0,
        weightMem2_V_15_d0 => StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_d0,
        thresMem2_V_0_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0,
        thresMem2_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0,
        thresMem2_V_0_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0,
        thresMem2_V_0_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_d0,
        thresMem2_V_1_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0,
        thresMem2_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0,
        thresMem2_V_1_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0,
        thresMem2_V_1_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_d0,
        thresMem2_V_2_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0,
        thresMem2_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0,
        thresMem2_V_2_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0,
        thresMem2_V_2_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_d0,
        thresMem2_V_3_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0,
        thresMem2_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0,
        thresMem2_V_3_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0,
        thresMem2_V_3_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_d0,
        thresMem2_V_4_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0,
        thresMem2_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0,
        thresMem2_V_4_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0,
        thresMem2_V_4_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_d0,
        thresMem2_V_5_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0,
        thresMem2_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0,
        thresMem2_V_5_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0,
        thresMem2_V_5_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_d0,
        thresMem2_V_6_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0,
        thresMem2_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0,
        thresMem2_V_6_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0,
        thresMem2_V_6_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_d0,
        thresMem2_V_7_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0,
        thresMem2_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0,
        thresMem2_V_7_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0,
        thresMem2_V_7_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_d0,
        thresMem2_V_8_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0,
        thresMem2_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0,
        thresMem2_V_8_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0,
        thresMem2_V_8_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_d0,
        thresMem2_V_9_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0,
        thresMem2_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0,
        thresMem2_V_9_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0,
        thresMem2_V_9_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_d0,
        thresMem2_V_10_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0,
        thresMem2_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0,
        thresMem2_V_10_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0,
        thresMem2_V_10_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_d0,
        thresMem2_V_11_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0,
        thresMem2_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0,
        thresMem2_V_11_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0,
        thresMem2_V_11_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_d0,
        thresMem2_V_12_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0,
        thresMem2_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0,
        thresMem2_V_12_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0,
        thresMem2_V_12_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_d0,
        thresMem2_V_13_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0,
        thresMem2_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0,
        thresMem2_V_13_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0,
        thresMem2_V_13_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_d0,
        thresMem2_V_14_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0,
        thresMem2_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0,
        thresMem2_V_14_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0,
        thresMem2_V_14_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_d0,
        thresMem2_V_15_address0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0,
        thresMem2_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0,
        thresMem2_V_15_we0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0,
        thresMem2_V_15_d0 => StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_d0,
        weightMem3_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0,
        weightMem3_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0,
        weightMem3_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0,
        weightMem3_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_d0,
        weightMem3_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0,
        weightMem3_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0,
        weightMem3_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0,
        weightMem3_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_d0,
        weightMem3_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0,
        weightMem3_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0,
        weightMem3_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0,
        weightMem3_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_d0,
        weightMem3_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0,
        weightMem3_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0,
        weightMem3_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0,
        weightMem3_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_d0,
        weightMem3_V_4_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0,
        weightMem3_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0,
        weightMem3_V_4_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0,
        weightMem3_V_4_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_d0,
        weightMem3_V_5_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0,
        weightMem3_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0,
        weightMem3_V_5_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0,
        weightMem3_V_5_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_d0,
        weightMem3_V_6_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0,
        weightMem3_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0,
        weightMem3_V_6_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0,
        weightMem3_V_6_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_d0,
        weightMem3_V_7_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0,
        weightMem3_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0,
        weightMem3_V_7_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0,
        weightMem3_V_7_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_d0,
        weightMem3_V_8_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0,
        weightMem3_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0,
        weightMem3_V_8_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0,
        weightMem3_V_8_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_d0,
        weightMem3_V_9_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0,
        weightMem3_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0,
        weightMem3_V_9_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0,
        weightMem3_V_9_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_d0,
        weightMem3_V_10_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0,
        weightMem3_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0,
        weightMem3_V_10_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0,
        weightMem3_V_10_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_d0,
        weightMem3_V_11_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0,
        weightMem3_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0,
        weightMem3_V_11_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0,
        weightMem3_V_11_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_d0,
        weightMem3_V_12_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0,
        weightMem3_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0,
        weightMem3_V_12_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0,
        weightMem3_V_12_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_d0,
        weightMem3_V_13_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0,
        weightMem3_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0,
        weightMem3_V_13_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0,
        weightMem3_V_13_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_d0,
        weightMem3_V_14_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0,
        weightMem3_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0,
        weightMem3_V_14_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0,
        weightMem3_V_14_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_d0,
        weightMem3_V_15_address0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0,
        weightMem3_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0,
        weightMem3_V_15_we0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0,
        weightMem3_V_15_d0 => StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_d0,
        thresMem3_V_0_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0,
        thresMem3_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0,
        thresMem3_V_0_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0,
        thresMem3_V_0_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_d0,
        thresMem3_V_1_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0,
        thresMem3_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0,
        thresMem3_V_1_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0,
        thresMem3_V_1_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_d0,
        thresMem3_V_2_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0,
        thresMem3_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0,
        thresMem3_V_2_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0,
        thresMem3_V_2_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_d0,
        thresMem3_V_3_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0,
        thresMem3_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0,
        thresMem3_V_3_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0,
        thresMem3_V_3_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_d0,
        thresMem3_V_4_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0,
        thresMem3_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0,
        thresMem3_V_4_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0,
        thresMem3_V_4_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_d0,
        thresMem3_V_5_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0,
        thresMem3_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0,
        thresMem3_V_5_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0,
        thresMem3_V_5_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_d0,
        thresMem3_V_6_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0,
        thresMem3_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0,
        thresMem3_V_6_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0,
        thresMem3_V_6_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_d0,
        thresMem3_V_7_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0,
        thresMem3_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0,
        thresMem3_V_7_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0,
        thresMem3_V_7_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_d0,
        thresMem3_V_8_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0,
        thresMem3_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0,
        thresMem3_V_8_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0,
        thresMem3_V_8_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_d0,
        thresMem3_V_9_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0,
        thresMem3_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0,
        thresMem3_V_9_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0,
        thresMem3_V_9_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_d0,
        thresMem3_V_10_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0,
        thresMem3_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0,
        thresMem3_V_10_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0,
        thresMem3_V_10_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_d0,
        thresMem3_V_11_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0,
        thresMem3_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0,
        thresMem3_V_11_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0,
        thresMem3_V_11_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_d0,
        thresMem3_V_12_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0,
        thresMem3_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0,
        thresMem3_V_12_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0,
        thresMem3_V_12_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_d0,
        thresMem3_V_13_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0,
        thresMem3_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0,
        thresMem3_V_13_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0,
        thresMem3_V_13_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_d0,
        thresMem3_V_14_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0,
        thresMem3_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0,
        thresMem3_V_14_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0,
        thresMem3_V_14_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_d0,
        thresMem3_V_15_address0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0,
        thresMem3_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0,
        thresMem3_V_15_we0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0,
        thresMem3_V_15_d0 => StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_d0,
        weightMem4_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0,
        weightMem4_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0,
        weightMem4_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0,
        weightMem4_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_d0,
        weightMem4_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0,
        weightMem4_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0,
        weightMem4_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0,
        weightMem4_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_d0,
        weightMem4_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0,
        weightMem4_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0,
        weightMem4_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0,
        weightMem4_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_d0,
        weightMem4_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0,
        weightMem4_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0,
        weightMem4_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0,
        weightMem4_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_d0,
        thresMem4_V_0_address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_address1,
        thresMem4_V_0_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1,
        thresMem4_V_0_we1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1,
        thresMem4_V_0_d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_d1,
        thresMem4_V_1_address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_address1,
        thresMem4_V_1_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1,
        thresMem4_V_1_we1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1,
        thresMem4_V_1_d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_d1,
        thresMem4_V_2_address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_address1,
        thresMem4_V_2_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1,
        thresMem4_V_2_we1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1,
        thresMem4_V_2_d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_d1,
        thresMem4_V_3_address1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_address1,
        thresMem4_V_3_ce1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1,
        thresMem4_V_3_we1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1,
        thresMem4_V_3_d1 => StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_d1,
        weightMem8_V_0_address0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0,
        weightMem8_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0,
        weightMem8_V_0_we0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0,
        weightMem8_V_0_d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_d0,
        weightMem8_V_1_address0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0,
        weightMem8_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0,
        weightMem8_V_1_we0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0,
        weightMem8_V_1_d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_d0,
        weightMem8_V_2_address0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0,
        weightMem8_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0,
        weightMem8_V_2_we0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0,
        weightMem8_V_2_d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_d0,
        weightMem8_V_3_address0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0,
        weightMem8_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0,
        weightMem8_V_3_we0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0,
        weightMem8_V_3_d0 => StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_d0,
        alphaMem0_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0,
        alphaMem0_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0,
        alphaMem0_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0,
        alphaMem0_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_d0,
        alphaMem0_V_1_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0,
        alphaMem0_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0,
        alphaMem0_V_1_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0,
        alphaMem0_V_1_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_d0,
        alphaMem0_V_2_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0,
        alphaMem0_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0,
        alphaMem0_V_2_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0,
        alphaMem0_V_2_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_d0,
        alphaMem0_V_3_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0,
        alphaMem0_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0,
        alphaMem0_V_3_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0,
        alphaMem0_V_3_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_d0,
        alphaMem0_V_4_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0,
        alphaMem0_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0,
        alphaMem0_V_4_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0,
        alphaMem0_V_4_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_d0,
        alphaMem0_V_5_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0,
        alphaMem0_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0,
        alphaMem0_V_5_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0,
        alphaMem0_V_5_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_d0,
        alphaMem0_V_6_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0,
        alphaMem0_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0,
        alphaMem0_V_6_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0,
        alphaMem0_V_6_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_d0,
        alphaMem0_V_7_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0,
        alphaMem0_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0,
        alphaMem0_V_7_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0,
        alphaMem0_V_7_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_d0,
        alphaMem0_V_8_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0,
        alphaMem0_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0,
        alphaMem0_V_8_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0,
        alphaMem0_V_8_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_d0,
        alphaMem0_V_9_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0,
        alphaMem0_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0,
        alphaMem0_V_9_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0,
        alphaMem0_V_9_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_d0,
        alphaMem0_V_10_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0,
        alphaMem0_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0,
        alphaMem0_V_10_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0,
        alphaMem0_V_10_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_d0,
        alphaMem0_V_11_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0,
        alphaMem0_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0,
        alphaMem0_V_11_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0,
        alphaMem0_V_11_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_d0,
        alphaMem0_V_12_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0,
        alphaMem0_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0,
        alphaMem0_V_12_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0,
        alphaMem0_V_12_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_d0,
        alphaMem0_V_13_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0,
        alphaMem0_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0,
        alphaMem0_V_13_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0,
        alphaMem0_V_13_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_d0,
        alphaMem0_V_14_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0,
        alphaMem0_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0,
        alphaMem0_V_14_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0,
        alphaMem0_V_14_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_d0,
        alphaMem0_V_15_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0,
        alphaMem0_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0,
        alphaMem0_V_15_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0,
        alphaMem0_V_15_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_d0,
        alphaMem1_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0,
        alphaMem1_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0,
        alphaMem1_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0,
        alphaMem1_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_d0,
        alphaMem1_V_1_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0,
        alphaMem1_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0,
        alphaMem1_V_1_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0,
        alphaMem1_V_1_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_d0,
        alphaMem1_V_2_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0,
        alphaMem1_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0,
        alphaMem1_V_2_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0,
        alphaMem1_V_2_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_d0,
        alphaMem1_V_3_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0,
        alphaMem1_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0,
        alphaMem1_V_3_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0,
        alphaMem1_V_3_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_d0,
        alphaMem1_V_4_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0,
        alphaMem1_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0,
        alphaMem1_V_4_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0,
        alphaMem1_V_4_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_d0,
        alphaMem1_V_5_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0,
        alphaMem1_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0,
        alphaMem1_V_5_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0,
        alphaMem1_V_5_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_d0,
        alphaMem1_V_6_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0,
        alphaMem1_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0,
        alphaMem1_V_6_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0,
        alphaMem1_V_6_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_d0,
        alphaMem1_V_7_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0,
        alphaMem1_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0,
        alphaMem1_V_7_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0,
        alphaMem1_V_7_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_d0,
        alphaMem1_V_8_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0,
        alphaMem1_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0,
        alphaMem1_V_8_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0,
        alphaMem1_V_8_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_d0,
        alphaMem1_V_9_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0,
        alphaMem1_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0,
        alphaMem1_V_9_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0,
        alphaMem1_V_9_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_d0,
        alphaMem1_V_10_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0,
        alphaMem1_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0,
        alphaMem1_V_10_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0,
        alphaMem1_V_10_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_d0,
        alphaMem1_V_11_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0,
        alphaMem1_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0,
        alphaMem1_V_11_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0,
        alphaMem1_V_11_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_d0,
        alphaMem1_V_12_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0,
        alphaMem1_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0,
        alphaMem1_V_12_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0,
        alphaMem1_V_12_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_d0,
        alphaMem1_V_13_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0,
        alphaMem1_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0,
        alphaMem1_V_13_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0,
        alphaMem1_V_13_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_d0,
        alphaMem1_V_14_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0,
        alphaMem1_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0,
        alphaMem1_V_14_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0,
        alphaMem1_V_14_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_d0,
        alphaMem1_V_15_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0,
        alphaMem1_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0,
        alphaMem1_V_15_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0,
        alphaMem1_V_15_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_d0,
        alphaMem1_V_16_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0,
        alphaMem1_V_16_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0,
        alphaMem1_V_16_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0,
        alphaMem1_V_16_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_d0,
        alphaMem1_V_17_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0,
        alphaMem1_V_17_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0,
        alphaMem1_V_17_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0,
        alphaMem1_V_17_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_d0,
        alphaMem1_V_18_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0,
        alphaMem1_V_18_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0,
        alphaMem1_V_18_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0,
        alphaMem1_V_18_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_d0,
        alphaMem1_V_19_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0,
        alphaMem1_V_19_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0,
        alphaMem1_V_19_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0,
        alphaMem1_V_19_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_d0,
        alphaMem1_V_20_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0,
        alphaMem1_V_20_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0,
        alphaMem1_V_20_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0,
        alphaMem1_V_20_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_d0,
        alphaMem1_V_21_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0,
        alphaMem1_V_21_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0,
        alphaMem1_V_21_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0,
        alphaMem1_V_21_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_d0,
        alphaMem1_V_22_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0,
        alphaMem1_V_22_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0,
        alphaMem1_V_22_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0,
        alphaMem1_V_22_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_d0,
        alphaMem1_V_23_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0,
        alphaMem1_V_23_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0,
        alphaMem1_V_23_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0,
        alphaMem1_V_23_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_d0,
        alphaMem1_V_24_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0,
        alphaMem1_V_24_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0,
        alphaMem1_V_24_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0,
        alphaMem1_V_24_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_d0,
        alphaMem1_V_25_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0,
        alphaMem1_V_25_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0,
        alphaMem1_V_25_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0,
        alphaMem1_V_25_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_d0,
        alphaMem1_V_26_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0,
        alphaMem1_V_26_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0,
        alphaMem1_V_26_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0,
        alphaMem1_V_26_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_d0,
        alphaMem1_V_27_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0,
        alphaMem1_V_27_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0,
        alphaMem1_V_27_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0,
        alphaMem1_V_27_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_d0,
        alphaMem1_V_28_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0,
        alphaMem1_V_28_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0,
        alphaMem1_V_28_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0,
        alphaMem1_V_28_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_d0,
        alphaMem1_V_29_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0,
        alphaMem1_V_29_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0,
        alphaMem1_V_29_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0,
        alphaMem1_V_29_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_d0,
        alphaMem1_V_30_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0,
        alphaMem1_V_30_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0,
        alphaMem1_V_30_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0,
        alphaMem1_V_30_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_d0,
        alphaMem1_V_31_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0,
        alphaMem1_V_31_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0,
        alphaMem1_V_31_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0,
        alphaMem1_V_31_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_d0,
        alphaMem2_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0,
        alphaMem2_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0,
        alphaMem2_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0,
        alphaMem2_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_d0,
        alphaMem2_V_1_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0,
        alphaMem2_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0,
        alphaMem2_V_1_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0,
        alphaMem2_V_1_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_d0,
        alphaMem2_V_2_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0,
        alphaMem2_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0,
        alphaMem2_V_2_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0,
        alphaMem2_V_2_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_d0,
        alphaMem2_V_3_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0,
        alphaMem2_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0,
        alphaMem2_V_3_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0,
        alphaMem2_V_3_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_d0,
        alphaMem2_V_4_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0,
        alphaMem2_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0,
        alphaMem2_V_4_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0,
        alphaMem2_V_4_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_d0,
        alphaMem2_V_5_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0,
        alphaMem2_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0,
        alphaMem2_V_5_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0,
        alphaMem2_V_5_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_d0,
        alphaMem2_V_6_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0,
        alphaMem2_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0,
        alphaMem2_V_6_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0,
        alphaMem2_V_6_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_d0,
        alphaMem2_V_7_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0,
        alphaMem2_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0,
        alphaMem2_V_7_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0,
        alphaMem2_V_7_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_d0,
        alphaMem2_V_8_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0,
        alphaMem2_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0,
        alphaMem2_V_8_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0,
        alphaMem2_V_8_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_d0,
        alphaMem2_V_9_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0,
        alphaMem2_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0,
        alphaMem2_V_9_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0,
        alphaMem2_V_9_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_d0,
        alphaMem2_V_10_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0,
        alphaMem2_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0,
        alphaMem2_V_10_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0,
        alphaMem2_V_10_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_d0,
        alphaMem2_V_11_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0,
        alphaMem2_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0,
        alphaMem2_V_11_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0,
        alphaMem2_V_11_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_d0,
        alphaMem2_V_12_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0,
        alphaMem2_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0,
        alphaMem2_V_12_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0,
        alphaMem2_V_12_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_d0,
        alphaMem2_V_13_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0,
        alphaMem2_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0,
        alphaMem2_V_13_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0,
        alphaMem2_V_13_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_d0,
        alphaMem2_V_14_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0,
        alphaMem2_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0,
        alphaMem2_V_14_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0,
        alphaMem2_V_14_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_d0,
        alphaMem2_V_15_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0,
        alphaMem2_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0,
        alphaMem2_V_15_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0,
        alphaMem2_V_15_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_d0,
        alphaMem3_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0,
        alphaMem3_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0,
        alphaMem3_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0,
        alphaMem3_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_d0,
        alphaMem3_V_1_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0,
        alphaMem3_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0,
        alphaMem3_V_1_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0,
        alphaMem3_V_1_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_d0,
        alphaMem3_V_2_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0,
        alphaMem3_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0,
        alphaMem3_V_2_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0,
        alphaMem3_V_2_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_d0,
        alphaMem3_V_3_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0,
        alphaMem3_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0,
        alphaMem3_V_3_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0,
        alphaMem3_V_3_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_d0,
        alphaMem3_V_4_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0,
        alphaMem3_V_4_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0,
        alphaMem3_V_4_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0,
        alphaMem3_V_4_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_d0,
        alphaMem3_V_5_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0,
        alphaMem3_V_5_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0,
        alphaMem3_V_5_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0,
        alphaMem3_V_5_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_d0,
        alphaMem3_V_6_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0,
        alphaMem3_V_6_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0,
        alphaMem3_V_6_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0,
        alphaMem3_V_6_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_d0,
        alphaMem3_V_7_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0,
        alphaMem3_V_7_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0,
        alphaMem3_V_7_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0,
        alphaMem3_V_7_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_d0,
        alphaMem3_V_8_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0,
        alphaMem3_V_8_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0,
        alphaMem3_V_8_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0,
        alphaMem3_V_8_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_d0,
        alphaMem3_V_9_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0,
        alphaMem3_V_9_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0,
        alphaMem3_V_9_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0,
        alphaMem3_V_9_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_d0,
        alphaMem3_V_10_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0,
        alphaMem3_V_10_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0,
        alphaMem3_V_10_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0,
        alphaMem3_V_10_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_d0,
        alphaMem3_V_11_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0,
        alphaMem3_V_11_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0,
        alphaMem3_V_11_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0,
        alphaMem3_V_11_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_d0,
        alphaMem3_V_12_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0,
        alphaMem3_V_12_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0,
        alphaMem3_V_12_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0,
        alphaMem3_V_12_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_d0,
        alphaMem3_V_13_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0,
        alphaMem3_V_13_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0,
        alphaMem3_V_13_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0,
        alphaMem3_V_13_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_d0,
        alphaMem3_V_14_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0,
        alphaMem3_V_14_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0,
        alphaMem3_V_14_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0,
        alphaMem3_V_14_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_d0,
        alphaMem3_V_15_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0,
        alphaMem3_V_15_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0,
        alphaMem3_V_15_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0,
        alphaMem3_V_15_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_d0,
        alphaMem4_V_0_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0,
        alphaMem4_V_0_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0,
        alphaMem4_V_0_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0,
        alphaMem4_V_0_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_d0,
        alphaMem4_V_1_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0,
        alphaMem4_V_1_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0,
        alphaMem4_V_1_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0,
        alphaMem4_V_1_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_d0,
        alphaMem4_V_2_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0,
        alphaMem4_V_2_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0,
        alphaMem4_V_2_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0,
        alphaMem4_V_2_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_d0,
        alphaMem4_V_3_address0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0,
        alphaMem4_V_3_ce0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0,
        alphaMem4_V_3_we0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0,
        alphaMem4_V_3_d0 => StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_DoCompute_fu_715_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_DoCompute_fu_715_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_sync_reg_grp_DoCompute_fu_715_ap_done <= ap_const_logic_0;
                elsif ((grp_DoCompute_fu_715_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_DoCompute_fu_715_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_DoCompute_fu_715_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= ap_const_logic_0;
                elsif ((grp_DoCompute_fu_715_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_DoCompute_fu_715_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DoCompute_fu_715_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_DoCompute_fu_715_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_sync_grp_DoCompute_fu_715_ap_ready = ap_const_logic_0) and (doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_DoCompute_fu_715_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DoCompute_fu_715_ap_ready = ap_const_logic_1)) then 
                    grp_DoCompute_fu_715_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                doInit_read_reg_1937 <= (0=>doInit, others=>'-');
                in_V1_reg_1946 <= in_V(63 downto 3);
                out_V3_reg_1941 <= out_V(63 downto 3);
                targetInd_read_reg_1922 <= targetInd;
                targetLayer_read_reg_1932 <= targetLayer;
                targetMem_read_reg_1927 <= targetMem;
                val_V_read_reg_1917 <= val_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o_ap_vld))) then
                means_in1_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in1_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o_ap_vld))) then
                means_in1_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in1_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o_ap_vld))) then
                means_in2_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in2_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o_ap_vld))) then
                means_in2_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in2_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o_ap_vld))) then
                means_in3_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in3_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o_ap_vld))) then
                means_in3_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in3_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o_ap_vld))) then
                means_in4_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in4_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o_ap_vld))) then
                means_in4_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in4_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o_ap_vld))) then
                means_in5_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in5_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o_ap_vld))) then
                means_in5_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in5_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o_ap_vld))) then
                means_in6_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in6_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o_ap_vld))) then
                means_in6_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in6_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o_ap_vld))) then
                means_in7_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in7_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o_ap_vld))) then
                means_in7_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in7_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o_ap_vld))) then
                means_in8_V_0 <= StgValue_43_DoMemInit_fu_1299_means_in8_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o_ap_vld))) then
                means_in8_V_1 <= StgValue_43_DoMemInit_fu_1299_means_in8_V_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o_ap_vld))) then
                means_out1_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out1_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o_ap_vld))) then
                means_out2_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out2_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o_ap_vld))) then
                means_out3_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out3_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o_ap_vld))) then
                means_out4_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out4_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o_ap_vld))) then
                means_out5_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out5_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o_ap_vld))) then
                means_out6_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out6_V_0_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o_ap_vld))) then
                means_out7_V_0 <= StgValue_43_DoMemInit_fu_1299_means_out7_V_0_o;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, doInit_read_read_fu_690_p2, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((doInit_read_read_fu_690_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((doInit_read_read_fu_690_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    StgValue_43_DoMemInit_fu_1299_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            StgValue_43_DoMemInit_fu_1299_ap_start <= ap_const_logic_1;
        else 
            StgValue_43_DoMemInit_fu_1299_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_0_address0 <= grp_DoCompute_fu_715_alphaMem0_V_0_address0;
        else 
            alphaMem0_V_0_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_0_ce0;
        else 
            alphaMem0_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_0_we0;
        else 
            alphaMem0_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_10_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_10_address0 <= grp_DoCompute_fu_715_alphaMem0_V_10_address0;
        else 
            alphaMem0_V_10_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_10_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_10_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_10_ce0;
        else 
            alphaMem0_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_10_we0;
        else 
            alphaMem0_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_11_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_11_address0 <= grp_DoCompute_fu_715_alphaMem0_V_11_address0;
        else 
            alphaMem0_V_11_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_11_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_11_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_11_ce0;
        else 
            alphaMem0_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_11_we0;
        else 
            alphaMem0_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_12_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_12_address0 <= grp_DoCompute_fu_715_alphaMem0_V_12_address0;
        else 
            alphaMem0_V_12_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_12_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_12_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_12_ce0;
        else 
            alphaMem0_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_12_we0;
        else 
            alphaMem0_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_13_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_13_address0 <= grp_DoCompute_fu_715_alphaMem0_V_13_address0;
        else 
            alphaMem0_V_13_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_13_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_13_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_13_ce0;
        else 
            alphaMem0_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_13_we0;
        else 
            alphaMem0_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_14_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_14_address0 <= grp_DoCompute_fu_715_alphaMem0_V_14_address0;
        else 
            alphaMem0_V_14_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_14_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_14_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_14_ce0;
        else 
            alphaMem0_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_14_we0;
        else 
            alphaMem0_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_15_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_15_address0 <= grp_DoCompute_fu_715_alphaMem0_V_15_address0;
        else 
            alphaMem0_V_15_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_15_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_15_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_15_ce0;
        else 
            alphaMem0_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_15_we0;
        else 
            alphaMem0_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_1_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_1_address0 <= grp_DoCompute_fu_715_alphaMem0_V_1_address0;
        else 
            alphaMem0_V_1_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_1_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_1_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_1_ce0;
        else 
            alphaMem0_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_1_we0;
        else 
            alphaMem0_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_2_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_2_address0 <= grp_DoCompute_fu_715_alphaMem0_V_2_address0;
        else 
            alphaMem0_V_2_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_2_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_2_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_2_ce0;
        else 
            alphaMem0_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_2_we0;
        else 
            alphaMem0_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_3_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_3_address0 <= grp_DoCompute_fu_715_alphaMem0_V_3_address0;
        else 
            alphaMem0_V_3_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_3_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_3_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_3_ce0;
        else 
            alphaMem0_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_3_we0;
        else 
            alphaMem0_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_4_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_4_address0 <= grp_DoCompute_fu_715_alphaMem0_V_4_address0;
        else 
            alphaMem0_V_4_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_4_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_4_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_4_ce0;
        else 
            alphaMem0_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_4_we0;
        else 
            alphaMem0_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_5_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_5_address0 <= grp_DoCompute_fu_715_alphaMem0_V_5_address0;
        else 
            alphaMem0_V_5_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_5_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_5_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_5_ce0;
        else 
            alphaMem0_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_5_we0;
        else 
            alphaMem0_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_6_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_6_address0 <= grp_DoCompute_fu_715_alphaMem0_V_6_address0;
        else 
            alphaMem0_V_6_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_6_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_6_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_6_ce0;
        else 
            alphaMem0_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_6_we0;
        else 
            alphaMem0_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_7_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_7_address0 <= grp_DoCompute_fu_715_alphaMem0_V_7_address0;
        else 
            alphaMem0_V_7_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_7_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_7_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_7_ce0;
        else 
            alphaMem0_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_7_we0;
        else 
            alphaMem0_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_8_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_8_address0 <= grp_DoCompute_fu_715_alphaMem0_V_8_address0;
        else 
            alphaMem0_V_8_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_8_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_8_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_8_ce0;
        else 
            alphaMem0_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_8_we0;
        else 
            alphaMem0_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_9_address0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_9_address0 <= grp_DoCompute_fu_715_alphaMem0_V_9_address0;
        else 
            alphaMem0_V_9_address0 <= "XX";
        end if; 
    end process;


    alphaMem0_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem0_V_9_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem0_V_9_ce0 <= grp_DoCompute_fu_715_alphaMem0_V_9_ce0;
        else 
            alphaMem0_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem0_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem0_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem0_V_9_we0;
        else 
            alphaMem0_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_0_address0 <= grp_DoCompute_fu_715_alphaMem1_V_0_address0;
        else 
            alphaMem1_V_0_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_0_ce0;
        else 
            alphaMem1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_0_we0;
        else 
            alphaMem1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_10_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_10_address0 <= grp_DoCompute_fu_715_alphaMem1_V_10_address0;
        else 
            alphaMem1_V_10_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_10_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_10_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_10_ce0;
        else 
            alphaMem1_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_10_we0;
        else 
            alphaMem1_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_11_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_11_address0 <= grp_DoCompute_fu_715_alphaMem1_V_11_address0;
        else 
            alphaMem1_V_11_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_11_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_11_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_11_ce0;
        else 
            alphaMem1_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_11_we0;
        else 
            alphaMem1_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_12_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_12_address0 <= grp_DoCompute_fu_715_alphaMem1_V_12_address0;
        else 
            alphaMem1_V_12_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_12_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_12_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_12_ce0;
        else 
            alphaMem1_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_12_we0;
        else 
            alphaMem1_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_13_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_13_address0 <= grp_DoCompute_fu_715_alphaMem1_V_13_address0;
        else 
            alphaMem1_V_13_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_13_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_13_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_13_ce0;
        else 
            alphaMem1_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_13_we0;
        else 
            alphaMem1_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_14_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_14_address0 <= grp_DoCompute_fu_715_alphaMem1_V_14_address0;
        else 
            alphaMem1_V_14_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_14_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_14_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_14_ce0;
        else 
            alphaMem1_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_14_we0;
        else 
            alphaMem1_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_15_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_15_address0 <= grp_DoCompute_fu_715_alphaMem1_V_15_address0;
        else 
            alphaMem1_V_15_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_15_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_15_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_15_ce0;
        else 
            alphaMem1_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_15_we0;
        else 
            alphaMem1_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_16_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_16_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_16_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_16_address0 <= grp_DoCompute_fu_715_alphaMem1_V_16_address0;
        else 
            alphaMem1_V_16_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_16_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_16_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_16_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_16_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_16_ce0;
        else 
            alphaMem1_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_16_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_16_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_16_we0;
        else 
            alphaMem1_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_17_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_17_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_17_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_17_address0 <= grp_DoCompute_fu_715_alphaMem1_V_17_address0;
        else 
            alphaMem1_V_17_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_17_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_17_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_17_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_17_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_17_ce0;
        else 
            alphaMem1_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_17_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_17_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_17_we0;
        else 
            alphaMem1_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_18_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_18_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_18_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_18_address0 <= grp_DoCompute_fu_715_alphaMem1_V_18_address0;
        else 
            alphaMem1_V_18_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_18_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_18_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_18_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_18_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_18_ce0;
        else 
            alphaMem1_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_18_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_18_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_18_we0;
        else 
            alphaMem1_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_19_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_19_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_19_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_19_address0 <= grp_DoCompute_fu_715_alphaMem1_V_19_address0;
        else 
            alphaMem1_V_19_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_19_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_19_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_19_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_19_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_19_ce0;
        else 
            alphaMem1_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_19_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_19_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_19_we0;
        else 
            alphaMem1_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_1_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_1_address0 <= grp_DoCompute_fu_715_alphaMem1_V_1_address0;
        else 
            alphaMem1_V_1_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_1_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_1_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_1_ce0;
        else 
            alphaMem1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_1_we0;
        else 
            alphaMem1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_20_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_20_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_20_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_20_address0 <= grp_DoCompute_fu_715_alphaMem1_V_20_address0;
        else 
            alphaMem1_V_20_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_20_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_20_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_20_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_20_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_20_ce0;
        else 
            alphaMem1_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_20_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_20_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_20_we0;
        else 
            alphaMem1_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_21_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_21_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_21_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_21_address0 <= grp_DoCompute_fu_715_alphaMem1_V_21_address0;
        else 
            alphaMem1_V_21_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_21_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_21_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_21_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_21_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_21_ce0;
        else 
            alphaMem1_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_21_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_21_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_21_we0;
        else 
            alphaMem1_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_22_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_22_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_22_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_22_address0 <= grp_DoCompute_fu_715_alphaMem1_V_22_address0;
        else 
            alphaMem1_V_22_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_22_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_22_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_22_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_22_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_22_ce0;
        else 
            alphaMem1_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_22_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_22_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_22_we0;
        else 
            alphaMem1_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_23_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_23_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_23_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_23_address0 <= grp_DoCompute_fu_715_alphaMem1_V_23_address0;
        else 
            alphaMem1_V_23_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_23_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_23_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_23_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_23_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_23_ce0;
        else 
            alphaMem1_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_23_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_23_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_23_we0;
        else 
            alphaMem1_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_24_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_24_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_24_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_24_address0 <= grp_DoCompute_fu_715_alphaMem1_V_24_address0;
        else 
            alphaMem1_V_24_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_24_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_24_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_24_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_24_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_24_ce0;
        else 
            alphaMem1_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_24_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_24_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_24_we0;
        else 
            alphaMem1_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_25_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_25_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_25_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_25_address0 <= grp_DoCompute_fu_715_alphaMem1_V_25_address0;
        else 
            alphaMem1_V_25_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_25_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_25_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_25_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_25_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_25_ce0;
        else 
            alphaMem1_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_25_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_25_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_25_we0;
        else 
            alphaMem1_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_26_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_26_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_26_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_26_address0 <= grp_DoCompute_fu_715_alphaMem1_V_26_address0;
        else 
            alphaMem1_V_26_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_26_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_26_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_26_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_26_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_26_ce0;
        else 
            alphaMem1_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_26_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_26_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_26_we0;
        else 
            alphaMem1_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_27_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_27_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_27_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_27_address0 <= grp_DoCompute_fu_715_alphaMem1_V_27_address0;
        else 
            alphaMem1_V_27_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_27_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_27_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_27_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_27_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_27_ce0;
        else 
            alphaMem1_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_27_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_27_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_27_we0;
        else 
            alphaMem1_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_28_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_28_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_28_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_28_address0 <= grp_DoCompute_fu_715_alphaMem1_V_28_address0;
        else 
            alphaMem1_V_28_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_28_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_28_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_28_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_28_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_28_ce0;
        else 
            alphaMem1_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_28_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_28_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_28_we0;
        else 
            alphaMem1_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_29_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_29_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_29_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_29_address0 <= grp_DoCompute_fu_715_alphaMem1_V_29_address0;
        else 
            alphaMem1_V_29_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_29_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_29_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_29_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_29_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_29_ce0;
        else 
            alphaMem1_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_29_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_29_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_29_we0;
        else 
            alphaMem1_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_2_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_2_address0 <= grp_DoCompute_fu_715_alphaMem1_V_2_address0;
        else 
            alphaMem1_V_2_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_2_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_2_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_2_ce0;
        else 
            alphaMem1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_2_we0;
        else 
            alphaMem1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_30_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_30_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_30_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_30_address0 <= grp_DoCompute_fu_715_alphaMem1_V_30_address0;
        else 
            alphaMem1_V_30_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_30_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_30_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_30_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_30_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_30_ce0;
        else 
            alphaMem1_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_30_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_30_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_30_we0;
        else 
            alphaMem1_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_31_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_31_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_31_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_31_address0 <= grp_DoCompute_fu_715_alphaMem1_V_31_address0;
        else 
            alphaMem1_V_31_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_31_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_31_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_31_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_31_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_31_ce0;
        else 
            alphaMem1_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_31_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_31_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_31_we0;
        else 
            alphaMem1_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_3_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_3_address0 <= grp_DoCompute_fu_715_alphaMem1_V_3_address0;
        else 
            alphaMem1_V_3_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_3_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_3_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_3_ce0;
        else 
            alphaMem1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_3_we0;
        else 
            alphaMem1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_4_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_4_address0 <= grp_DoCompute_fu_715_alphaMem1_V_4_address0;
        else 
            alphaMem1_V_4_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_4_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_4_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_4_ce0;
        else 
            alphaMem1_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_4_we0;
        else 
            alphaMem1_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_5_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_5_address0 <= grp_DoCompute_fu_715_alphaMem1_V_5_address0;
        else 
            alphaMem1_V_5_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_5_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_5_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_5_ce0;
        else 
            alphaMem1_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_5_we0;
        else 
            alphaMem1_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_6_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_6_address0 <= grp_DoCompute_fu_715_alphaMem1_V_6_address0;
        else 
            alphaMem1_V_6_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_6_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_6_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_6_ce0;
        else 
            alphaMem1_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_6_we0;
        else 
            alphaMem1_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_7_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_7_address0 <= grp_DoCompute_fu_715_alphaMem1_V_7_address0;
        else 
            alphaMem1_V_7_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_7_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_7_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_7_ce0;
        else 
            alphaMem1_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_7_we0;
        else 
            alphaMem1_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_8_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_8_address0 <= grp_DoCompute_fu_715_alphaMem1_V_8_address0;
        else 
            alphaMem1_V_8_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_8_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_8_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_8_ce0;
        else 
            alphaMem1_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_8_we0;
        else 
            alphaMem1_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_9_address0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_9_address0 <= grp_DoCompute_fu_715_alphaMem1_V_9_address0;
        else 
            alphaMem1_V_9_address0 <= "X";
        end if; 
    end process;


    alphaMem1_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem1_V_9_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem1_V_9_ce0 <= grp_DoCompute_fu_715_alphaMem1_V_9_ce0;
        else 
            alphaMem1_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem1_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem1_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem1_V_9_we0;
        else 
            alphaMem1_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_0_address0 <= grp_DoCompute_fu_715_alphaMem2_V_0_address0;
        else 
            alphaMem2_V_0_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_0_ce0;
        else 
            alphaMem2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_0_we0;
        else 
            alphaMem2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_10_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_10_address0 <= grp_DoCompute_fu_715_alphaMem2_V_10_address0;
        else 
            alphaMem2_V_10_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_10_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_10_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_10_ce0;
        else 
            alphaMem2_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_10_we0;
        else 
            alphaMem2_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_11_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_11_address0 <= grp_DoCompute_fu_715_alphaMem2_V_11_address0;
        else 
            alphaMem2_V_11_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_11_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_11_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_11_ce0;
        else 
            alphaMem2_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_11_we0;
        else 
            alphaMem2_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_12_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_12_address0 <= grp_DoCompute_fu_715_alphaMem2_V_12_address0;
        else 
            alphaMem2_V_12_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_12_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_12_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_12_ce0;
        else 
            alphaMem2_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_12_we0;
        else 
            alphaMem2_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_13_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_13_address0 <= grp_DoCompute_fu_715_alphaMem2_V_13_address0;
        else 
            alphaMem2_V_13_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_13_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_13_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_13_ce0;
        else 
            alphaMem2_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_13_we0;
        else 
            alphaMem2_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_14_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_14_address0 <= grp_DoCompute_fu_715_alphaMem2_V_14_address0;
        else 
            alphaMem2_V_14_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_14_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_14_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_14_ce0;
        else 
            alphaMem2_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_14_we0;
        else 
            alphaMem2_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_15_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_15_address0 <= grp_DoCompute_fu_715_alphaMem2_V_15_address0;
        else 
            alphaMem2_V_15_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_15_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_15_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_15_ce0;
        else 
            alphaMem2_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_15_we0;
        else 
            alphaMem2_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_1_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_1_address0 <= grp_DoCompute_fu_715_alphaMem2_V_1_address0;
        else 
            alphaMem2_V_1_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_1_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_1_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_1_ce0;
        else 
            alphaMem2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_1_we0;
        else 
            alphaMem2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_2_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_2_address0 <= grp_DoCompute_fu_715_alphaMem2_V_2_address0;
        else 
            alphaMem2_V_2_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_2_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_2_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_2_ce0;
        else 
            alphaMem2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_2_we0;
        else 
            alphaMem2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_3_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_3_address0 <= grp_DoCompute_fu_715_alphaMem2_V_3_address0;
        else 
            alphaMem2_V_3_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_3_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_3_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_3_ce0;
        else 
            alphaMem2_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_3_we0;
        else 
            alphaMem2_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_4_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_4_address0 <= grp_DoCompute_fu_715_alphaMem2_V_4_address0;
        else 
            alphaMem2_V_4_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_4_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_4_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_4_ce0;
        else 
            alphaMem2_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_4_we0;
        else 
            alphaMem2_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_5_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_5_address0 <= grp_DoCompute_fu_715_alphaMem2_V_5_address0;
        else 
            alphaMem2_V_5_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_5_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_5_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_5_ce0;
        else 
            alphaMem2_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_5_we0;
        else 
            alphaMem2_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_6_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_6_address0 <= grp_DoCompute_fu_715_alphaMem2_V_6_address0;
        else 
            alphaMem2_V_6_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_6_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_6_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_6_ce0;
        else 
            alphaMem2_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_6_we0;
        else 
            alphaMem2_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_7_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_7_address0 <= grp_DoCompute_fu_715_alphaMem2_V_7_address0;
        else 
            alphaMem2_V_7_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_7_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_7_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_7_ce0;
        else 
            alphaMem2_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_7_we0;
        else 
            alphaMem2_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_8_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_8_address0 <= grp_DoCompute_fu_715_alphaMem2_V_8_address0;
        else 
            alphaMem2_V_8_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_8_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_8_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_8_ce0;
        else 
            alphaMem2_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_8_we0;
        else 
            alphaMem2_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_9_address0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_9_address0 <= grp_DoCompute_fu_715_alphaMem2_V_9_address0;
        else 
            alphaMem2_V_9_address0 <= "XXX";
        end if; 
    end process;


    alphaMem2_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem2_V_9_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem2_V_9_ce0 <= grp_DoCompute_fu_715_alphaMem2_V_9_ce0;
        else 
            alphaMem2_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem2_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem2_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem2_V_9_we0;
        else 
            alphaMem2_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_0_address0 <= grp_DoCompute_fu_715_alphaMem3_V_0_address0;
        else 
            alphaMem3_V_0_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_0_ce0;
        else 
            alphaMem3_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_0_we0;
        else 
            alphaMem3_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_10_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_10_address0 <= grp_DoCompute_fu_715_alphaMem3_V_10_address0;
        else 
            alphaMem3_V_10_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_10_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_10_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_10_ce0;
        else 
            alphaMem3_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_10_we0;
        else 
            alphaMem3_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_11_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_11_address0 <= grp_DoCompute_fu_715_alphaMem3_V_11_address0;
        else 
            alphaMem3_V_11_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_11_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_11_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_11_ce0;
        else 
            alphaMem3_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_11_we0;
        else 
            alphaMem3_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_12_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_12_address0 <= grp_DoCompute_fu_715_alphaMem3_V_12_address0;
        else 
            alphaMem3_V_12_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_12_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_12_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_12_ce0;
        else 
            alphaMem3_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_12_we0;
        else 
            alphaMem3_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_13_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_13_address0 <= grp_DoCompute_fu_715_alphaMem3_V_13_address0;
        else 
            alphaMem3_V_13_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_13_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_13_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_13_ce0;
        else 
            alphaMem3_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_13_we0;
        else 
            alphaMem3_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_14_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_14_address0 <= grp_DoCompute_fu_715_alphaMem3_V_14_address0;
        else 
            alphaMem3_V_14_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_14_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_14_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_14_ce0;
        else 
            alphaMem3_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_14_we0;
        else 
            alphaMem3_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_15_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_15_address0 <= grp_DoCompute_fu_715_alphaMem3_V_15_address0;
        else 
            alphaMem3_V_15_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_15_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_15_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_15_ce0;
        else 
            alphaMem3_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_15_we0;
        else 
            alphaMem3_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_1_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_1_address0 <= grp_DoCompute_fu_715_alphaMem3_V_1_address0;
        else 
            alphaMem3_V_1_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_1_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_1_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_1_ce0;
        else 
            alphaMem3_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_1_we0;
        else 
            alphaMem3_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_2_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_2_address0 <= grp_DoCompute_fu_715_alphaMem3_V_2_address0;
        else 
            alphaMem3_V_2_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_2_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_2_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_2_ce0;
        else 
            alphaMem3_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_2_we0;
        else 
            alphaMem3_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_3_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_3_address0 <= grp_DoCompute_fu_715_alphaMem3_V_3_address0;
        else 
            alphaMem3_V_3_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_3_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_3_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_3_ce0;
        else 
            alphaMem3_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_3_we0;
        else 
            alphaMem3_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_4_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_4_address0 <= grp_DoCompute_fu_715_alphaMem3_V_4_address0;
        else 
            alphaMem3_V_4_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_4_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_4_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_4_ce0;
        else 
            alphaMem3_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_4_we0;
        else 
            alphaMem3_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_5_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_5_address0 <= grp_DoCompute_fu_715_alphaMem3_V_5_address0;
        else 
            alphaMem3_V_5_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_5_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_5_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_5_ce0;
        else 
            alphaMem3_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_5_we0;
        else 
            alphaMem3_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_6_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_6_address0 <= grp_DoCompute_fu_715_alphaMem3_V_6_address0;
        else 
            alphaMem3_V_6_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_6_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_6_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_6_ce0;
        else 
            alphaMem3_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_6_we0;
        else 
            alphaMem3_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_7_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_7_address0 <= grp_DoCompute_fu_715_alphaMem3_V_7_address0;
        else 
            alphaMem3_V_7_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_7_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_7_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_7_ce0;
        else 
            alphaMem3_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_7_we0;
        else 
            alphaMem3_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_8_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_8_address0 <= grp_DoCompute_fu_715_alphaMem3_V_8_address0;
        else 
            alphaMem3_V_8_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_8_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_8_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_8_ce0;
        else 
            alphaMem3_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_8_we0;
        else 
            alphaMem3_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_9_address0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_9_address0 <= grp_DoCompute_fu_715_alphaMem3_V_9_address0;
        else 
            alphaMem3_V_9_address0 <= "XXX";
        end if; 
    end process;


    alphaMem3_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem3_V_9_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem3_V_9_ce0 <= grp_DoCompute_fu_715_alphaMem3_V_9_ce0;
        else 
            alphaMem3_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem3_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem3_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem3_V_9_we0;
        else 
            alphaMem3_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_0_address0 <= grp_DoCompute_fu_715_alphaMem4_V_0_address0;
        else 
            alphaMem4_V_0_address0 <= "XXXXXX";
        end if; 
    end process;


    alphaMem4_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem4_V_0_ce0;
        else 
            alphaMem4_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_0_we0;
        else 
            alphaMem4_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_1_address0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_1_address0 <= grp_DoCompute_fu_715_alphaMem4_V_1_address0;
        else 
            alphaMem4_V_1_address0 <= "XXXXXX";
        end if; 
    end process;


    alphaMem4_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_1_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_1_ce0 <= grp_DoCompute_fu_715_alphaMem4_V_1_ce0;
        else 
            alphaMem4_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_1_we0;
        else 
            alphaMem4_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_2_address0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_2_address0 <= grp_DoCompute_fu_715_alphaMem4_V_2_address0;
        else 
            alphaMem4_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    alphaMem4_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_2_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_2_ce0 <= grp_DoCompute_fu_715_alphaMem4_V_2_ce0;
        else 
            alphaMem4_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_2_we0;
        else 
            alphaMem4_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_3_address0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_3_address0 <= grp_DoCompute_fu_715_alphaMem4_V_3_address0;
        else 
            alphaMem4_V_3_address0 <= "XXXXXX";
        end if; 
    end process;


    alphaMem4_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem4_V_3_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem4_V_3_ce0 <= grp_DoCompute_fu_715_alphaMem4_V_3_ce0;
        else 
            alphaMem4_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem4_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem4_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem4_V_3_we0;
        else 
            alphaMem4_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem5_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem5_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem5_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem5_V_0_address0 <= grp_DoCompute_fu_715_alphaMem5_V_0_address0;
        else 
            alphaMem5_V_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    alphaMem5_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem5_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem5_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem5_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem5_V_0_ce0;
        else 
            alphaMem5_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem5_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem5_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem5_V_0_we0;
        else 
            alphaMem5_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem6_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem6_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem6_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem6_V_0_address0 <= grp_DoCompute_fu_715_alphaMem6_V_0_address0;
        else 
            alphaMem6_V_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    alphaMem6_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem6_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem6_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem6_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem6_V_0_ce0;
        else 
            alphaMem6_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem6_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem6_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem6_V_0_we0;
        else 
            alphaMem6_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem7_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem7_V_0_address0, StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem7_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem7_V_0_address0 <= grp_DoCompute_fu_715_alphaMem7_V_0_address0;
        else 
            alphaMem7_V_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    alphaMem7_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_alphaMem7_V_0_ce0, StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem7_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            alphaMem7_V_0_ce0 <= grp_DoCompute_fu_715_alphaMem7_V_0_ce0;
        else 
            alphaMem7_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    alphaMem7_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            alphaMem7_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_alphaMem7_V_0_we0;
        else 
            alphaMem7_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state3_on_subcall_done_assign_proc : process(doInit_read_reg_1937, ap_sync_grp_DoCompute_fu_715_ap_ready, ap_sync_grp_DoCompute_fu_715_ap_done)
    begin
                ap_block_state3_on_subcall_done <= (((ap_sync_grp_DoCompute_fu_715_ap_ready and ap_sync_grp_DoCompute_fu_715_ap_done) = ap_const_logic_0) and (doInit_read_reg_1937 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_DoCompute_fu_715_ap_done <= (grp_DoCompute_fu_715_ap_done or ap_sync_reg_grp_DoCompute_fu_715_ap_done);
    ap_sync_grp_DoCompute_fu_715_ap_ready <= (grp_DoCompute_fu_715_ap_ready or ap_sync_reg_grp_DoCompute_fu_715_ap_ready);
    doInit_read_read_fu_690_p2 <= (0=>doInit, others=>'-');

    grp_DoCompute_fu_715_ap_continue_assign_proc : process(doInit_read_reg_1937, ap_CS_fsm_state3, ap_block_state3_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_DoCompute_fu_715_ap_continue <= ap_const_logic_1;
        else 
            grp_DoCompute_fu_715_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_DoCompute_fu_715_ap_start <= grp_DoCompute_fu_715_ap_start_reg;

    hostmem_ARVALID_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_m_axi_in_V_ARVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            hostmem_ARVALID <= grp_DoCompute_fu_715_m_axi_in_V_ARVALID;
        else 
            hostmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    hostmem_AWVALID_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_m_axi_in_V_AWVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            hostmem_AWVALID <= grp_DoCompute_fu_715_m_axi_in_V_AWVALID;
        else 
            hostmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    hostmem_BREADY_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_m_axi_in_V_BREADY, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            hostmem_BREADY <= grp_DoCompute_fu_715_m_axi_in_V_BREADY;
        else 
            hostmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    hostmem_RREADY_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_m_axi_in_V_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            hostmem_RREADY <= grp_DoCompute_fu_715_m_axi_in_V_RREADY;
        else 
            hostmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    hostmem_WVALID_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_m_axi_in_V_WVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            hostmem_WVALID <= grp_DoCompute_fu_715_m_axi_in_V_WVALID;
        else 
            hostmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_0_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_0_address0 <= grp_DoCompute_fu_715_thresMem0_V_0_address0;
        else 
            thresMem0_V_0_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_0_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_0_ce0 <= grp_DoCompute_fu_715_thresMem0_V_0_ce0;
        else 
            thresMem0_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_0_we0;
        else 
            thresMem0_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_10_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_10_address0 <= grp_DoCompute_fu_715_thresMem0_V_10_address0;
        else 
            thresMem0_V_10_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_10_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_10_ce0 <= grp_DoCompute_fu_715_thresMem0_V_10_ce0;
        else 
            thresMem0_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_10_we0;
        else 
            thresMem0_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_11_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_11_address0 <= grp_DoCompute_fu_715_thresMem0_V_11_address0;
        else 
            thresMem0_V_11_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_11_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_11_ce0 <= grp_DoCompute_fu_715_thresMem0_V_11_ce0;
        else 
            thresMem0_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_11_we0;
        else 
            thresMem0_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_12_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_12_address0 <= grp_DoCompute_fu_715_thresMem0_V_12_address0;
        else 
            thresMem0_V_12_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_12_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_12_ce0 <= grp_DoCompute_fu_715_thresMem0_V_12_ce0;
        else 
            thresMem0_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_12_we0;
        else 
            thresMem0_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_13_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_13_address0 <= grp_DoCompute_fu_715_thresMem0_V_13_address0;
        else 
            thresMem0_V_13_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_13_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_13_ce0 <= grp_DoCompute_fu_715_thresMem0_V_13_ce0;
        else 
            thresMem0_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_13_we0;
        else 
            thresMem0_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_14_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_14_address0 <= grp_DoCompute_fu_715_thresMem0_V_14_address0;
        else 
            thresMem0_V_14_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_14_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_14_ce0 <= grp_DoCompute_fu_715_thresMem0_V_14_ce0;
        else 
            thresMem0_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_14_we0;
        else 
            thresMem0_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_15_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_15_address0 <= grp_DoCompute_fu_715_thresMem0_V_15_address0;
        else 
            thresMem0_V_15_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_15_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_15_ce0 <= grp_DoCompute_fu_715_thresMem0_V_15_ce0;
        else 
            thresMem0_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_15_we0;
        else 
            thresMem0_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_1_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_1_address0 <= grp_DoCompute_fu_715_thresMem0_V_1_address0;
        else 
            thresMem0_V_1_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_1_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_1_ce0 <= grp_DoCompute_fu_715_thresMem0_V_1_ce0;
        else 
            thresMem0_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_1_we0;
        else 
            thresMem0_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_2_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_2_address0 <= grp_DoCompute_fu_715_thresMem0_V_2_address0;
        else 
            thresMem0_V_2_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_2_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_2_ce0 <= grp_DoCompute_fu_715_thresMem0_V_2_ce0;
        else 
            thresMem0_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_2_we0;
        else 
            thresMem0_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_3_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_3_address0 <= grp_DoCompute_fu_715_thresMem0_V_3_address0;
        else 
            thresMem0_V_3_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_3_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_3_ce0 <= grp_DoCompute_fu_715_thresMem0_V_3_ce0;
        else 
            thresMem0_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_3_we0;
        else 
            thresMem0_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_4_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_4_address0 <= grp_DoCompute_fu_715_thresMem0_V_4_address0;
        else 
            thresMem0_V_4_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_4_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_4_ce0 <= grp_DoCompute_fu_715_thresMem0_V_4_ce0;
        else 
            thresMem0_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_4_we0;
        else 
            thresMem0_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_5_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_5_address0 <= grp_DoCompute_fu_715_thresMem0_V_5_address0;
        else 
            thresMem0_V_5_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_5_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_5_ce0 <= grp_DoCompute_fu_715_thresMem0_V_5_ce0;
        else 
            thresMem0_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_5_we0;
        else 
            thresMem0_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_6_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_6_address0 <= grp_DoCompute_fu_715_thresMem0_V_6_address0;
        else 
            thresMem0_V_6_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_6_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_6_ce0 <= grp_DoCompute_fu_715_thresMem0_V_6_ce0;
        else 
            thresMem0_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_6_we0;
        else 
            thresMem0_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_7_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_7_address0 <= grp_DoCompute_fu_715_thresMem0_V_7_address0;
        else 
            thresMem0_V_7_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_7_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_7_ce0 <= grp_DoCompute_fu_715_thresMem0_V_7_ce0;
        else 
            thresMem0_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_7_we0;
        else 
            thresMem0_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_8_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_8_address0 <= grp_DoCompute_fu_715_thresMem0_V_8_address0;
        else 
            thresMem0_V_8_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_8_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_8_ce0 <= grp_DoCompute_fu_715_thresMem0_V_8_ce0;
        else 
            thresMem0_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_8_we0;
        else 
            thresMem0_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_9_address0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_9_address0 <= grp_DoCompute_fu_715_thresMem0_V_9_address0;
        else 
            thresMem0_V_9_address0 <= "XX";
        end if; 
    end process;


    thresMem0_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem0_V_9_ce0, StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem0_V_9_ce0 <= grp_DoCompute_fu_715_thresMem0_V_9_ce0;
        else 
            thresMem0_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem0_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem0_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem0_V_9_we0;
        else 
            thresMem0_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_0_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_0_address0 <= grp_DoCompute_fu_715_thresMem1_V_0_address0;
        else 
            thresMem1_V_0_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_0_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_0_ce0 <= grp_DoCompute_fu_715_thresMem1_V_0_ce0;
        else 
            thresMem1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_0_we0;
        else 
            thresMem1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_10_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_10_address0 <= grp_DoCompute_fu_715_thresMem1_V_10_address0;
        else 
            thresMem1_V_10_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_10_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_10_ce0 <= grp_DoCompute_fu_715_thresMem1_V_10_ce0;
        else 
            thresMem1_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_10_we0;
        else 
            thresMem1_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_11_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_11_address0 <= grp_DoCompute_fu_715_thresMem1_V_11_address0;
        else 
            thresMem1_V_11_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_11_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_11_ce0 <= grp_DoCompute_fu_715_thresMem1_V_11_ce0;
        else 
            thresMem1_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_11_we0;
        else 
            thresMem1_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_12_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_12_address0 <= grp_DoCompute_fu_715_thresMem1_V_12_address0;
        else 
            thresMem1_V_12_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_12_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_12_ce0 <= grp_DoCompute_fu_715_thresMem1_V_12_ce0;
        else 
            thresMem1_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_12_we0;
        else 
            thresMem1_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_13_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_13_address0 <= grp_DoCompute_fu_715_thresMem1_V_13_address0;
        else 
            thresMem1_V_13_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_13_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_13_ce0 <= grp_DoCompute_fu_715_thresMem1_V_13_ce0;
        else 
            thresMem1_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_13_we0;
        else 
            thresMem1_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_14_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_14_address0 <= grp_DoCompute_fu_715_thresMem1_V_14_address0;
        else 
            thresMem1_V_14_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_14_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_14_ce0 <= grp_DoCompute_fu_715_thresMem1_V_14_ce0;
        else 
            thresMem1_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_14_we0;
        else 
            thresMem1_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_15_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_15_address0 <= grp_DoCompute_fu_715_thresMem1_V_15_address0;
        else 
            thresMem1_V_15_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_15_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_15_ce0 <= grp_DoCompute_fu_715_thresMem1_V_15_ce0;
        else 
            thresMem1_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_15_we0;
        else 
            thresMem1_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_16_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_16_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_16_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_16_address0 <= grp_DoCompute_fu_715_thresMem1_V_16_address0;
        else 
            thresMem1_V_16_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_16_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_16_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_16_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_16_ce0 <= grp_DoCompute_fu_715_thresMem1_V_16_ce0;
        else 
            thresMem1_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_16_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_16_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_16_we0;
        else 
            thresMem1_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_17_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_17_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_17_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_17_address0 <= grp_DoCompute_fu_715_thresMem1_V_17_address0;
        else 
            thresMem1_V_17_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_17_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_17_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_17_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_17_ce0 <= grp_DoCompute_fu_715_thresMem1_V_17_ce0;
        else 
            thresMem1_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_17_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_17_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_17_we0;
        else 
            thresMem1_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_18_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_18_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_18_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_18_address0 <= grp_DoCompute_fu_715_thresMem1_V_18_address0;
        else 
            thresMem1_V_18_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_18_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_18_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_18_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_18_ce0 <= grp_DoCompute_fu_715_thresMem1_V_18_ce0;
        else 
            thresMem1_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_18_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_18_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_18_we0;
        else 
            thresMem1_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_19_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_19_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_19_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_19_address0 <= grp_DoCompute_fu_715_thresMem1_V_19_address0;
        else 
            thresMem1_V_19_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_19_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_19_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_19_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_19_ce0 <= grp_DoCompute_fu_715_thresMem1_V_19_ce0;
        else 
            thresMem1_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_19_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_19_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_19_we0;
        else 
            thresMem1_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_1_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_1_address0 <= grp_DoCompute_fu_715_thresMem1_V_1_address0;
        else 
            thresMem1_V_1_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_1_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_1_ce0 <= grp_DoCompute_fu_715_thresMem1_V_1_ce0;
        else 
            thresMem1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_1_we0;
        else 
            thresMem1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_20_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_20_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_20_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_20_address0 <= grp_DoCompute_fu_715_thresMem1_V_20_address0;
        else 
            thresMem1_V_20_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_20_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_20_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_20_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_20_ce0 <= grp_DoCompute_fu_715_thresMem1_V_20_ce0;
        else 
            thresMem1_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_20_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_20_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_20_we0;
        else 
            thresMem1_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_21_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_21_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_21_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_21_address0 <= grp_DoCompute_fu_715_thresMem1_V_21_address0;
        else 
            thresMem1_V_21_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_21_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_21_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_21_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_21_ce0 <= grp_DoCompute_fu_715_thresMem1_V_21_ce0;
        else 
            thresMem1_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_21_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_21_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_21_we0;
        else 
            thresMem1_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_22_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_22_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_22_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_22_address0 <= grp_DoCompute_fu_715_thresMem1_V_22_address0;
        else 
            thresMem1_V_22_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_22_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_22_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_22_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_22_ce0 <= grp_DoCompute_fu_715_thresMem1_V_22_ce0;
        else 
            thresMem1_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_22_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_22_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_22_we0;
        else 
            thresMem1_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_23_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_23_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_23_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_23_address0 <= grp_DoCompute_fu_715_thresMem1_V_23_address0;
        else 
            thresMem1_V_23_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_23_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_23_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_23_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_23_ce0 <= grp_DoCompute_fu_715_thresMem1_V_23_ce0;
        else 
            thresMem1_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_23_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_23_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_23_we0;
        else 
            thresMem1_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_24_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_24_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_24_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_24_address0 <= grp_DoCompute_fu_715_thresMem1_V_24_address0;
        else 
            thresMem1_V_24_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_24_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_24_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_24_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_24_ce0 <= grp_DoCompute_fu_715_thresMem1_V_24_ce0;
        else 
            thresMem1_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_24_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_24_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_24_we0;
        else 
            thresMem1_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_25_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_25_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_25_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_25_address0 <= grp_DoCompute_fu_715_thresMem1_V_25_address0;
        else 
            thresMem1_V_25_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_25_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_25_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_25_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_25_ce0 <= grp_DoCompute_fu_715_thresMem1_V_25_ce0;
        else 
            thresMem1_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_25_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_25_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_25_we0;
        else 
            thresMem1_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_26_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_26_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_26_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_26_address0 <= grp_DoCompute_fu_715_thresMem1_V_26_address0;
        else 
            thresMem1_V_26_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_26_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_26_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_26_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_26_ce0 <= grp_DoCompute_fu_715_thresMem1_V_26_ce0;
        else 
            thresMem1_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_26_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_26_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_26_we0;
        else 
            thresMem1_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_27_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_27_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_27_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_27_address0 <= grp_DoCompute_fu_715_thresMem1_V_27_address0;
        else 
            thresMem1_V_27_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_27_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_27_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_27_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_27_ce0 <= grp_DoCompute_fu_715_thresMem1_V_27_ce0;
        else 
            thresMem1_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_27_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_27_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_27_we0;
        else 
            thresMem1_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_28_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_28_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_28_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_28_address0 <= grp_DoCompute_fu_715_thresMem1_V_28_address0;
        else 
            thresMem1_V_28_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_28_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_28_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_28_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_28_ce0 <= grp_DoCompute_fu_715_thresMem1_V_28_ce0;
        else 
            thresMem1_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_28_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_28_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_28_we0;
        else 
            thresMem1_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_29_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_29_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_29_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_29_address0 <= grp_DoCompute_fu_715_thresMem1_V_29_address0;
        else 
            thresMem1_V_29_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_29_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_29_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_29_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_29_ce0 <= grp_DoCompute_fu_715_thresMem1_V_29_ce0;
        else 
            thresMem1_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_29_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_29_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_29_we0;
        else 
            thresMem1_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_2_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_2_address0 <= grp_DoCompute_fu_715_thresMem1_V_2_address0;
        else 
            thresMem1_V_2_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_2_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_2_ce0 <= grp_DoCompute_fu_715_thresMem1_V_2_ce0;
        else 
            thresMem1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_2_we0;
        else 
            thresMem1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_30_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_30_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_30_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_30_address0 <= grp_DoCompute_fu_715_thresMem1_V_30_address0;
        else 
            thresMem1_V_30_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_30_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_30_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_30_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_30_ce0 <= grp_DoCompute_fu_715_thresMem1_V_30_ce0;
        else 
            thresMem1_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_30_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_30_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_30_we0;
        else 
            thresMem1_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_31_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_31_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_31_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_31_address0 <= grp_DoCompute_fu_715_thresMem1_V_31_address0;
        else 
            thresMem1_V_31_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_31_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_31_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_31_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_31_ce0 <= grp_DoCompute_fu_715_thresMem1_V_31_ce0;
        else 
            thresMem1_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_31_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_31_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_31_we0;
        else 
            thresMem1_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_3_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_3_address0 <= grp_DoCompute_fu_715_thresMem1_V_3_address0;
        else 
            thresMem1_V_3_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_3_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_3_ce0 <= grp_DoCompute_fu_715_thresMem1_V_3_ce0;
        else 
            thresMem1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_3_we0;
        else 
            thresMem1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_4_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_4_address0 <= grp_DoCompute_fu_715_thresMem1_V_4_address0;
        else 
            thresMem1_V_4_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_4_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_4_ce0 <= grp_DoCompute_fu_715_thresMem1_V_4_ce0;
        else 
            thresMem1_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_4_we0;
        else 
            thresMem1_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_5_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_5_address0 <= grp_DoCompute_fu_715_thresMem1_V_5_address0;
        else 
            thresMem1_V_5_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_5_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_5_ce0 <= grp_DoCompute_fu_715_thresMem1_V_5_ce0;
        else 
            thresMem1_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_5_we0;
        else 
            thresMem1_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_6_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_6_address0 <= grp_DoCompute_fu_715_thresMem1_V_6_address0;
        else 
            thresMem1_V_6_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_6_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_6_ce0 <= grp_DoCompute_fu_715_thresMem1_V_6_ce0;
        else 
            thresMem1_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_6_we0;
        else 
            thresMem1_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_7_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_7_address0 <= grp_DoCompute_fu_715_thresMem1_V_7_address0;
        else 
            thresMem1_V_7_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_7_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_7_ce0 <= grp_DoCompute_fu_715_thresMem1_V_7_ce0;
        else 
            thresMem1_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_7_we0;
        else 
            thresMem1_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_8_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_8_address0 <= grp_DoCompute_fu_715_thresMem1_V_8_address0;
        else 
            thresMem1_V_8_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_8_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_8_ce0 <= grp_DoCompute_fu_715_thresMem1_V_8_ce0;
        else 
            thresMem1_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_8_we0;
        else 
            thresMem1_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_9_address0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_9_address0 <= grp_DoCompute_fu_715_thresMem1_V_9_address0;
        else 
            thresMem1_V_9_address0 <= "X";
        end if; 
    end process;


    thresMem1_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem1_V_9_ce0, StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem1_V_9_ce0 <= grp_DoCompute_fu_715_thresMem1_V_9_ce0;
        else 
            thresMem1_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem1_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem1_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem1_V_9_we0;
        else 
            thresMem1_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_0_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_0_address0 <= grp_DoCompute_fu_715_thresMem2_V_0_address0;
        else 
            thresMem2_V_0_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_0_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_0_ce0 <= grp_DoCompute_fu_715_thresMem2_V_0_ce0;
        else 
            thresMem2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_0_we0;
        else 
            thresMem2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_10_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_10_address0 <= grp_DoCompute_fu_715_thresMem2_V_10_address0;
        else 
            thresMem2_V_10_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_10_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_10_ce0 <= grp_DoCompute_fu_715_thresMem2_V_10_ce0;
        else 
            thresMem2_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_10_we0;
        else 
            thresMem2_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_11_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_11_address0 <= grp_DoCompute_fu_715_thresMem2_V_11_address0;
        else 
            thresMem2_V_11_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_11_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_11_ce0 <= grp_DoCompute_fu_715_thresMem2_V_11_ce0;
        else 
            thresMem2_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_11_we0;
        else 
            thresMem2_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_12_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_12_address0 <= grp_DoCompute_fu_715_thresMem2_V_12_address0;
        else 
            thresMem2_V_12_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_12_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_12_ce0 <= grp_DoCompute_fu_715_thresMem2_V_12_ce0;
        else 
            thresMem2_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_12_we0;
        else 
            thresMem2_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_13_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_13_address0 <= grp_DoCompute_fu_715_thresMem2_V_13_address0;
        else 
            thresMem2_V_13_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_13_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_13_ce0 <= grp_DoCompute_fu_715_thresMem2_V_13_ce0;
        else 
            thresMem2_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_13_we0;
        else 
            thresMem2_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_14_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_14_address0 <= grp_DoCompute_fu_715_thresMem2_V_14_address0;
        else 
            thresMem2_V_14_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_14_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_14_ce0 <= grp_DoCompute_fu_715_thresMem2_V_14_ce0;
        else 
            thresMem2_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_14_we0;
        else 
            thresMem2_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_15_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_15_address0 <= grp_DoCompute_fu_715_thresMem2_V_15_address0;
        else 
            thresMem2_V_15_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_15_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_15_ce0 <= grp_DoCompute_fu_715_thresMem2_V_15_ce0;
        else 
            thresMem2_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_15_we0;
        else 
            thresMem2_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_1_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_1_address0 <= grp_DoCompute_fu_715_thresMem2_V_1_address0;
        else 
            thresMem2_V_1_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_1_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_1_ce0 <= grp_DoCompute_fu_715_thresMem2_V_1_ce0;
        else 
            thresMem2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_1_we0;
        else 
            thresMem2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_2_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_2_address0 <= grp_DoCompute_fu_715_thresMem2_V_2_address0;
        else 
            thresMem2_V_2_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_2_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_2_ce0 <= grp_DoCompute_fu_715_thresMem2_V_2_ce0;
        else 
            thresMem2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_2_we0;
        else 
            thresMem2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_3_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_3_address0 <= grp_DoCompute_fu_715_thresMem2_V_3_address0;
        else 
            thresMem2_V_3_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_3_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_3_ce0 <= grp_DoCompute_fu_715_thresMem2_V_3_ce0;
        else 
            thresMem2_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_3_we0;
        else 
            thresMem2_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_4_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_4_address0 <= grp_DoCompute_fu_715_thresMem2_V_4_address0;
        else 
            thresMem2_V_4_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_4_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_4_ce0 <= grp_DoCompute_fu_715_thresMem2_V_4_ce0;
        else 
            thresMem2_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_4_we0;
        else 
            thresMem2_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_5_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_5_address0 <= grp_DoCompute_fu_715_thresMem2_V_5_address0;
        else 
            thresMem2_V_5_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_5_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_5_ce0 <= grp_DoCompute_fu_715_thresMem2_V_5_ce0;
        else 
            thresMem2_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_5_we0;
        else 
            thresMem2_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_6_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_6_address0 <= grp_DoCompute_fu_715_thresMem2_V_6_address0;
        else 
            thresMem2_V_6_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_6_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_6_ce0 <= grp_DoCompute_fu_715_thresMem2_V_6_ce0;
        else 
            thresMem2_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_6_we0;
        else 
            thresMem2_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_7_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_7_address0 <= grp_DoCompute_fu_715_thresMem2_V_7_address0;
        else 
            thresMem2_V_7_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_7_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_7_ce0 <= grp_DoCompute_fu_715_thresMem2_V_7_ce0;
        else 
            thresMem2_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_7_we0;
        else 
            thresMem2_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_8_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_8_address0 <= grp_DoCompute_fu_715_thresMem2_V_8_address0;
        else 
            thresMem2_V_8_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_8_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_8_ce0 <= grp_DoCompute_fu_715_thresMem2_V_8_ce0;
        else 
            thresMem2_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_8_we0;
        else 
            thresMem2_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_9_address0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_9_address0 <= grp_DoCompute_fu_715_thresMem2_V_9_address0;
        else 
            thresMem2_V_9_address0 <= "XXX";
        end if; 
    end process;


    thresMem2_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem2_V_9_ce0, StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem2_V_9_ce0 <= grp_DoCompute_fu_715_thresMem2_V_9_ce0;
        else 
            thresMem2_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem2_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem2_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem2_V_9_we0;
        else 
            thresMem2_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_0_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_0_address0 <= grp_DoCompute_fu_715_thresMem3_V_0_address0;
        else 
            thresMem3_V_0_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_0_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_0_ce0 <= grp_DoCompute_fu_715_thresMem3_V_0_ce0;
        else 
            thresMem3_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_0_we0;
        else 
            thresMem3_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_10_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_10_address0 <= grp_DoCompute_fu_715_thresMem3_V_10_address0;
        else 
            thresMem3_V_10_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_10_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_10_ce0 <= grp_DoCompute_fu_715_thresMem3_V_10_ce0;
        else 
            thresMem3_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_10_we0;
        else 
            thresMem3_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_11_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_11_address0 <= grp_DoCompute_fu_715_thresMem3_V_11_address0;
        else 
            thresMem3_V_11_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_11_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_11_ce0 <= grp_DoCompute_fu_715_thresMem3_V_11_ce0;
        else 
            thresMem3_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_11_we0;
        else 
            thresMem3_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_12_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_12_address0 <= grp_DoCompute_fu_715_thresMem3_V_12_address0;
        else 
            thresMem3_V_12_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_12_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_12_ce0 <= grp_DoCompute_fu_715_thresMem3_V_12_ce0;
        else 
            thresMem3_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_12_we0;
        else 
            thresMem3_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_13_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_13_address0 <= grp_DoCompute_fu_715_thresMem3_V_13_address0;
        else 
            thresMem3_V_13_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_13_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_13_ce0 <= grp_DoCompute_fu_715_thresMem3_V_13_ce0;
        else 
            thresMem3_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_13_we0;
        else 
            thresMem3_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_14_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_14_address0 <= grp_DoCompute_fu_715_thresMem3_V_14_address0;
        else 
            thresMem3_V_14_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_14_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_14_ce0 <= grp_DoCompute_fu_715_thresMem3_V_14_ce0;
        else 
            thresMem3_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_14_we0;
        else 
            thresMem3_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_15_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_15_address0 <= grp_DoCompute_fu_715_thresMem3_V_15_address0;
        else 
            thresMem3_V_15_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_15_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_15_ce0 <= grp_DoCompute_fu_715_thresMem3_V_15_ce0;
        else 
            thresMem3_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_15_we0;
        else 
            thresMem3_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_1_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_1_address0 <= grp_DoCompute_fu_715_thresMem3_V_1_address0;
        else 
            thresMem3_V_1_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_1_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_1_ce0 <= grp_DoCompute_fu_715_thresMem3_V_1_ce0;
        else 
            thresMem3_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_1_we0;
        else 
            thresMem3_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_2_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_2_address0 <= grp_DoCompute_fu_715_thresMem3_V_2_address0;
        else 
            thresMem3_V_2_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_2_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_2_ce0 <= grp_DoCompute_fu_715_thresMem3_V_2_ce0;
        else 
            thresMem3_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_2_we0;
        else 
            thresMem3_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_3_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_3_address0 <= grp_DoCompute_fu_715_thresMem3_V_3_address0;
        else 
            thresMem3_V_3_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_3_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_3_ce0 <= grp_DoCompute_fu_715_thresMem3_V_3_ce0;
        else 
            thresMem3_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_3_we0;
        else 
            thresMem3_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_4_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_4_address0 <= grp_DoCompute_fu_715_thresMem3_V_4_address0;
        else 
            thresMem3_V_4_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_4_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_4_ce0 <= grp_DoCompute_fu_715_thresMem3_V_4_ce0;
        else 
            thresMem3_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_4_we0;
        else 
            thresMem3_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_5_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_5_address0 <= grp_DoCompute_fu_715_thresMem3_V_5_address0;
        else 
            thresMem3_V_5_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_5_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_5_ce0 <= grp_DoCompute_fu_715_thresMem3_V_5_ce0;
        else 
            thresMem3_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_5_we0;
        else 
            thresMem3_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_6_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_6_address0 <= grp_DoCompute_fu_715_thresMem3_V_6_address0;
        else 
            thresMem3_V_6_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_6_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_6_ce0 <= grp_DoCompute_fu_715_thresMem3_V_6_ce0;
        else 
            thresMem3_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_6_we0;
        else 
            thresMem3_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_7_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_7_address0 <= grp_DoCompute_fu_715_thresMem3_V_7_address0;
        else 
            thresMem3_V_7_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_7_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_7_ce0 <= grp_DoCompute_fu_715_thresMem3_V_7_ce0;
        else 
            thresMem3_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_7_we0;
        else 
            thresMem3_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_8_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_8_address0 <= grp_DoCompute_fu_715_thresMem3_V_8_address0;
        else 
            thresMem3_V_8_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_8_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_8_ce0 <= grp_DoCompute_fu_715_thresMem3_V_8_ce0;
        else 
            thresMem3_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_8_we0;
        else 
            thresMem3_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_9_address0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_9_address0 <= grp_DoCompute_fu_715_thresMem3_V_9_address0;
        else 
            thresMem3_V_9_address0 <= "XXX";
        end if; 
    end process;


    thresMem3_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem3_V_9_ce0, StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem3_V_9_ce0 <= grp_DoCompute_fu_715_thresMem3_V_9_ce0;
        else 
            thresMem3_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem3_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem3_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem3_V_9_we0;
        else 
            thresMem3_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem4_V_0_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem4_V_0_ce0 <= grp_DoCompute_fu_715_thresMem4_V_0_ce0;
        else 
            thresMem4_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_0_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_0_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_ce1;
        else 
            thresMem4_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_0_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_0_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_0_we1;
        else 
            thresMem4_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem4_V_1_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem4_V_1_ce0 <= grp_DoCompute_fu_715_thresMem4_V_1_ce0;
        else 
            thresMem4_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_1_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_1_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_ce1;
        else 
            thresMem4_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_1_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_1_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_1_we1;
        else 
            thresMem4_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem4_V_2_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem4_V_2_ce0 <= grp_DoCompute_fu_715_thresMem4_V_2_ce0;
        else 
            thresMem4_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_2_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_2_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_ce1;
        else 
            thresMem4_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_2_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_2_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_2_we1;
        else 
            thresMem4_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem4_V_3_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem4_V_3_ce0 <= grp_DoCompute_fu_715_thresMem4_V_3_ce0;
        else 
            thresMem4_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_3_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_3_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_ce1;
        else 
            thresMem4_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem4_V_3_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem4_V_3_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem4_V_3_we1;
        else 
            thresMem4_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem5_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem5_V_0_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem5_V_0_ce0 <= grp_DoCompute_fu_715_thresMem5_V_0_ce0;
        else 
            thresMem5_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem5_V_0_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem5_V_0_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_ce1;
        else 
            thresMem5_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem5_V_0_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem5_V_0_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem5_V_0_we1;
        else 
            thresMem5_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem6_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem6_V_0_ce0, ap_CS_fsm_state3)
    begin
        if (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem6_V_0_ce0 <= grp_DoCompute_fu_715_thresMem6_V_0_ce0;
        else 
            thresMem6_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem6_V_0_ce1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem6_V_0_ce1 <= StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_ce1;
        else 
            thresMem6_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem6_V_0_we1_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem6_V_0_we1 <= StgValue_43_DoMemInit_fu_1299_thresMem6_V_0_we1;
        else 
            thresMem6_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem7_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem7_V_0_address0, StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem7_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem7_V_0_address0 <= grp_DoCompute_fu_715_thresMem7_V_0_address0;
        else 
            thresMem7_V_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    thresMem7_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_thresMem7_V_0_ce0, StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem7_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            thresMem7_V_0_ce0 <= grp_DoCompute_fu_715_thresMem7_V_0_ce0;
        else 
            thresMem7_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    thresMem7_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            thresMem7_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_thresMem7_V_0_we0;
        else 
            thresMem7_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_0_address0 <= grp_DoCompute_fu_715_weightMem0_V_0_address0;
        else 
            weightMem0_V_0_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_0_ce0 <= grp_DoCompute_fu_715_weightMem0_V_0_ce0;
        else 
            weightMem0_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_0_we0;
        else 
            weightMem0_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_10_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_10_address0 <= grp_DoCompute_fu_715_weightMem0_V_10_address0;
        else 
            weightMem0_V_10_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_10_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_10_ce0 <= grp_DoCompute_fu_715_weightMem0_V_10_ce0;
        else 
            weightMem0_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_10_we0;
        else 
            weightMem0_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_11_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_11_address0 <= grp_DoCompute_fu_715_weightMem0_V_11_address0;
        else 
            weightMem0_V_11_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_11_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_11_ce0 <= grp_DoCompute_fu_715_weightMem0_V_11_ce0;
        else 
            weightMem0_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_11_we0;
        else 
            weightMem0_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_12_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_12_address0 <= grp_DoCompute_fu_715_weightMem0_V_12_address0;
        else 
            weightMem0_V_12_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_12_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_12_ce0 <= grp_DoCompute_fu_715_weightMem0_V_12_ce0;
        else 
            weightMem0_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_12_we0;
        else 
            weightMem0_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_13_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_13_address0 <= grp_DoCompute_fu_715_weightMem0_V_13_address0;
        else 
            weightMem0_V_13_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_13_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_13_ce0 <= grp_DoCompute_fu_715_weightMem0_V_13_ce0;
        else 
            weightMem0_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_13_we0;
        else 
            weightMem0_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_14_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_14_address0 <= grp_DoCompute_fu_715_weightMem0_V_14_address0;
        else 
            weightMem0_V_14_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_14_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_14_ce0 <= grp_DoCompute_fu_715_weightMem0_V_14_ce0;
        else 
            weightMem0_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_14_we0;
        else 
            weightMem0_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_15_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_15_address0 <= grp_DoCompute_fu_715_weightMem0_V_15_address0;
        else 
            weightMem0_V_15_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_15_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_15_ce0 <= grp_DoCompute_fu_715_weightMem0_V_15_ce0;
        else 
            weightMem0_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_15_we0;
        else 
            weightMem0_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_1_address0 <= grp_DoCompute_fu_715_weightMem0_V_1_address0;
        else 
            weightMem0_V_1_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_1_ce0 <= grp_DoCompute_fu_715_weightMem0_V_1_ce0;
        else 
            weightMem0_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_1_we0;
        else 
            weightMem0_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_2_address0 <= grp_DoCompute_fu_715_weightMem0_V_2_address0;
        else 
            weightMem0_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_2_ce0 <= grp_DoCompute_fu_715_weightMem0_V_2_ce0;
        else 
            weightMem0_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_2_we0;
        else 
            weightMem0_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_3_address0 <= grp_DoCompute_fu_715_weightMem0_V_3_address0;
        else 
            weightMem0_V_3_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_3_ce0 <= grp_DoCompute_fu_715_weightMem0_V_3_ce0;
        else 
            weightMem0_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_3_we0;
        else 
            weightMem0_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_4_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_4_address0 <= grp_DoCompute_fu_715_weightMem0_V_4_address0;
        else 
            weightMem0_V_4_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_4_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_4_ce0 <= grp_DoCompute_fu_715_weightMem0_V_4_ce0;
        else 
            weightMem0_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_4_we0;
        else 
            weightMem0_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_5_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_5_address0 <= grp_DoCompute_fu_715_weightMem0_V_5_address0;
        else 
            weightMem0_V_5_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_5_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_5_ce0 <= grp_DoCompute_fu_715_weightMem0_V_5_ce0;
        else 
            weightMem0_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_5_we0;
        else 
            weightMem0_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_6_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_6_address0 <= grp_DoCompute_fu_715_weightMem0_V_6_address0;
        else 
            weightMem0_V_6_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_6_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_6_ce0 <= grp_DoCompute_fu_715_weightMem0_V_6_ce0;
        else 
            weightMem0_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_6_we0;
        else 
            weightMem0_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_7_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_7_address0 <= grp_DoCompute_fu_715_weightMem0_V_7_address0;
        else 
            weightMem0_V_7_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_7_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_7_ce0 <= grp_DoCompute_fu_715_weightMem0_V_7_ce0;
        else 
            weightMem0_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_7_we0;
        else 
            weightMem0_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_8_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_8_address0 <= grp_DoCompute_fu_715_weightMem0_V_8_address0;
        else 
            weightMem0_V_8_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_8_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_8_ce0 <= grp_DoCompute_fu_715_weightMem0_V_8_ce0;
        else 
            weightMem0_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_8_we0;
        else 
            weightMem0_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_9_address0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_9_address0 <= grp_DoCompute_fu_715_weightMem0_V_9_address0;
        else 
            weightMem0_V_9_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem0_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem0_V_9_ce0, StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem0_V_9_ce0 <= grp_DoCompute_fu_715_weightMem0_V_9_ce0;
        else 
            weightMem0_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem0_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem0_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem0_V_9_we0;
        else 
            weightMem0_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_0_address0 <= grp_DoCompute_fu_715_weightMem1_V_0_address0;
        else 
            weightMem1_V_0_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_0_ce0 <= grp_DoCompute_fu_715_weightMem1_V_0_ce0;
        else 
            weightMem1_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_0_we0;
        else 
            weightMem1_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_10_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_10_address0 <= grp_DoCompute_fu_715_weightMem1_V_10_address0;
        else 
            weightMem1_V_10_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_10_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_10_ce0 <= grp_DoCompute_fu_715_weightMem1_V_10_ce0;
        else 
            weightMem1_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_10_we0;
        else 
            weightMem1_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_11_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_11_address0 <= grp_DoCompute_fu_715_weightMem1_V_11_address0;
        else 
            weightMem1_V_11_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_11_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_11_ce0 <= grp_DoCompute_fu_715_weightMem1_V_11_ce0;
        else 
            weightMem1_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_11_we0;
        else 
            weightMem1_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_12_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_12_address0 <= grp_DoCompute_fu_715_weightMem1_V_12_address0;
        else 
            weightMem1_V_12_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_12_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_12_ce0 <= grp_DoCompute_fu_715_weightMem1_V_12_ce0;
        else 
            weightMem1_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_12_we0;
        else 
            weightMem1_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_13_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_13_address0 <= grp_DoCompute_fu_715_weightMem1_V_13_address0;
        else 
            weightMem1_V_13_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_13_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_13_ce0 <= grp_DoCompute_fu_715_weightMem1_V_13_ce0;
        else 
            weightMem1_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_13_we0;
        else 
            weightMem1_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_14_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_14_address0 <= grp_DoCompute_fu_715_weightMem1_V_14_address0;
        else 
            weightMem1_V_14_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_14_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_14_ce0 <= grp_DoCompute_fu_715_weightMem1_V_14_ce0;
        else 
            weightMem1_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_14_we0;
        else 
            weightMem1_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_15_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_15_address0 <= grp_DoCompute_fu_715_weightMem1_V_15_address0;
        else 
            weightMem1_V_15_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_15_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_15_ce0 <= grp_DoCompute_fu_715_weightMem1_V_15_ce0;
        else 
            weightMem1_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_15_we0;
        else 
            weightMem1_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_16_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_16_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_16_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_16_address0 <= grp_DoCompute_fu_715_weightMem1_V_16_address0;
        else 
            weightMem1_V_16_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_16_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_16_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_16_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_16_ce0 <= grp_DoCompute_fu_715_weightMem1_V_16_ce0;
        else 
            weightMem1_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_16_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_16_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_16_we0;
        else 
            weightMem1_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_17_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_17_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_17_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_17_address0 <= grp_DoCompute_fu_715_weightMem1_V_17_address0;
        else 
            weightMem1_V_17_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_17_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_17_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_17_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_17_ce0 <= grp_DoCompute_fu_715_weightMem1_V_17_ce0;
        else 
            weightMem1_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_17_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_17_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_17_we0;
        else 
            weightMem1_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_18_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_18_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_18_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_18_address0 <= grp_DoCompute_fu_715_weightMem1_V_18_address0;
        else 
            weightMem1_V_18_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_18_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_18_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_18_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_18_ce0 <= grp_DoCompute_fu_715_weightMem1_V_18_ce0;
        else 
            weightMem1_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_18_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_18_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_18_we0;
        else 
            weightMem1_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_19_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_19_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_19_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_19_address0 <= grp_DoCompute_fu_715_weightMem1_V_19_address0;
        else 
            weightMem1_V_19_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_19_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_19_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_19_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_19_ce0 <= grp_DoCompute_fu_715_weightMem1_V_19_ce0;
        else 
            weightMem1_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_19_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_19_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_19_we0;
        else 
            weightMem1_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_1_address0 <= grp_DoCompute_fu_715_weightMem1_V_1_address0;
        else 
            weightMem1_V_1_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_1_ce0 <= grp_DoCompute_fu_715_weightMem1_V_1_ce0;
        else 
            weightMem1_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_1_we0;
        else 
            weightMem1_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_20_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_20_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_20_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_20_address0 <= grp_DoCompute_fu_715_weightMem1_V_20_address0;
        else 
            weightMem1_V_20_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_20_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_20_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_20_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_20_ce0 <= grp_DoCompute_fu_715_weightMem1_V_20_ce0;
        else 
            weightMem1_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_20_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_20_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_20_we0;
        else 
            weightMem1_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_21_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_21_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_21_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_21_address0 <= grp_DoCompute_fu_715_weightMem1_V_21_address0;
        else 
            weightMem1_V_21_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_21_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_21_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_21_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_21_ce0 <= grp_DoCompute_fu_715_weightMem1_V_21_ce0;
        else 
            weightMem1_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_21_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_21_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_21_we0;
        else 
            weightMem1_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_22_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_22_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_22_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_22_address0 <= grp_DoCompute_fu_715_weightMem1_V_22_address0;
        else 
            weightMem1_V_22_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_22_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_22_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_22_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_22_ce0 <= grp_DoCompute_fu_715_weightMem1_V_22_ce0;
        else 
            weightMem1_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_22_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_22_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_22_we0;
        else 
            weightMem1_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_23_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_23_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_23_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_23_address0 <= grp_DoCompute_fu_715_weightMem1_V_23_address0;
        else 
            weightMem1_V_23_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_23_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_23_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_23_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_23_ce0 <= grp_DoCompute_fu_715_weightMem1_V_23_ce0;
        else 
            weightMem1_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_23_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_23_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_23_we0;
        else 
            weightMem1_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_24_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_24_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_24_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_24_address0 <= grp_DoCompute_fu_715_weightMem1_V_24_address0;
        else 
            weightMem1_V_24_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_24_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_24_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_24_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_24_ce0 <= grp_DoCompute_fu_715_weightMem1_V_24_ce0;
        else 
            weightMem1_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_24_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_24_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_24_we0;
        else 
            weightMem1_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_25_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_25_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_25_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_25_address0 <= grp_DoCompute_fu_715_weightMem1_V_25_address0;
        else 
            weightMem1_V_25_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_25_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_25_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_25_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_25_ce0 <= grp_DoCompute_fu_715_weightMem1_V_25_ce0;
        else 
            weightMem1_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_25_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_25_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_25_we0;
        else 
            weightMem1_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_26_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_26_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_26_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_26_address0 <= grp_DoCompute_fu_715_weightMem1_V_26_address0;
        else 
            weightMem1_V_26_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_26_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_26_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_26_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_26_ce0 <= grp_DoCompute_fu_715_weightMem1_V_26_ce0;
        else 
            weightMem1_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_26_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_26_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_26_we0;
        else 
            weightMem1_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_27_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_27_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_27_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_27_address0 <= grp_DoCompute_fu_715_weightMem1_V_27_address0;
        else 
            weightMem1_V_27_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_27_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_27_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_27_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_27_ce0 <= grp_DoCompute_fu_715_weightMem1_V_27_ce0;
        else 
            weightMem1_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_27_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_27_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_27_we0;
        else 
            weightMem1_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_28_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_28_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_28_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_28_address0 <= grp_DoCompute_fu_715_weightMem1_V_28_address0;
        else 
            weightMem1_V_28_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_28_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_28_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_28_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_28_ce0 <= grp_DoCompute_fu_715_weightMem1_V_28_ce0;
        else 
            weightMem1_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_28_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_28_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_28_we0;
        else 
            weightMem1_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_29_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_29_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_29_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_29_address0 <= grp_DoCompute_fu_715_weightMem1_V_29_address0;
        else 
            weightMem1_V_29_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_29_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_29_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_29_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_29_ce0 <= grp_DoCompute_fu_715_weightMem1_V_29_ce0;
        else 
            weightMem1_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_29_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_29_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_29_we0;
        else 
            weightMem1_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_2_address0 <= grp_DoCompute_fu_715_weightMem1_V_2_address0;
        else 
            weightMem1_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_2_ce0 <= grp_DoCompute_fu_715_weightMem1_V_2_ce0;
        else 
            weightMem1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_2_we0;
        else 
            weightMem1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_30_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_30_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_30_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_30_address0 <= grp_DoCompute_fu_715_weightMem1_V_30_address0;
        else 
            weightMem1_V_30_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_30_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_30_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_30_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_30_ce0 <= grp_DoCompute_fu_715_weightMem1_V_30_ce0;
        else 
            weightMem1_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_30_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_30_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_30_we0;
        else 
            weightMem1_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_31_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_31_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_31_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_31_address0 <= grp_DoCompute_fu_715_weightMem1_V_31_address0;
        else 
            weightMem1_V_31_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_31_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_31_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_31_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_31_ce0 <= grp_DoCompute_fu_715_weightMem1_V_31_ce0;
        else 
            weightMem1_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_31_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_31_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_31_we0;
        else 
            weightMem1_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_3_address0 <= grp_DoCompute_fu_715_weightMem1_V_3_address0;
        else 
            weightMem1_V_3_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_3_ce0 <= grp_DoCompute_fu_715_weightMem1_V_3_ce0;
        else 
            weightMem1_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_3_we0;
        else 
            weightMem1_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_4_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_4_address0 <= grp_DoCompute_fu_715_weightMem1_V_4_address0;
        else 
            weightMem1_V_4_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_4_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_4_ce0 <= grp_DoCompute_fu_715_weightMem1_V_4_ce0;
        else 
            weightMem1_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_4_we0;
        else 
            weightMem1_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_5_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_5_address0 <= grp_DoCompute_fu_715_weightMem1_V_5_address0;
        else 
            weightMem1_V_5_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_5_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_5_ce0 <= grp_DoCompute_fu_715_weightMem1_V_5_ce0;
        else 
            weightMem1_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_5_we0;
        else 
            weightMem1_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_6_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_6_address0 <= grp_DoCompute_fu_715_weightMem1_V_6_address0;
        else 
            weightMem1_V_6_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_6_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_6_ce0 <= grp_DoCompute_fu_715_weightMem1_V_6_ce0;
        else 
            weightMem1_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_6_we0;
        else 
            weightMem1_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_7_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_7_address0 <= grp_DoCompute_fu_715_weightMem1_V_7_address0;
        else 
            weightMem1_V_7_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_7_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_7_ce0 <= grp_DoCompute_fu_715_weightMem1_V_7_ce0;
        else 
            weightMem1_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_7_we0;
        else 
            weightMem1_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_8_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_8_address0 <= grp_DoCompute_fu_715_weightMem1_V_8_address0;
        else 
            weightMem1_V_8_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_8_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_8_ce0 <= grp_DoCompute_fu_715_weightMem1_V_8_ce0;
        else 
            weightMem1_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_8_we0;
        else 
            weightMem1_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_9_address0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_9_address0 <= grp_DoCompute_fu_715_weightMem1_V_9_address0;
        else 
            weightMem1_V_9_address0 <= "XXXXXX";
        end if; 
    end process;


    weightMem1_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem1_V_9_ce0, StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem1_V_9_ce0 <= grp_DoCompute_fu_715_weightMem1_V_9_ce0;
        else 
            weightMem1_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem1_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem1_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem1_V_9_we0;
        else 
            weightMem1_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_0_address0 <= grp_DoCompute_fu_715_weightMem2_V_0_address0;
        else 
            weightMem2_V_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_0_ce0 <= grp_DoCompute_fu_715_weightMem2_V_0_ce0;
        else 
            weightMem2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_0_we0;
        else 
            weightMem2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_10_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_10_address0 <= grp_DoCompute_fu_715_weightMem2_V_10_address0;
        else 
            weightMem2_V_10_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_10_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_10_ce0 <= grp_DoCompute_fu_715_weightMem2_V_10_ce0;
        else 
            weightMem2_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_10_we0;
        else 
            weightMem2_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_11_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_11_address0 <= grp_DoCompute_fu_715_weightMem2_V_11_address0;
        else 
            weightMem2_V_11_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_11_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_11_ce0 <= grp_DoCompute_fu_715_weightMem2_V_11_ce0;
        else 
            weightMem2_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_11_we0;
        else 
            weightMem2_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_12_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_12_address0 <= grp_DoCompute_fu_715_weightMem2_V_12_address0;
        else 
            weightMem2_V_12_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_12_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_12_ce0 <= grp_DoCompute_fu_715_weightMem2_V_12_ce0;
        else 
            weightMem2_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_12_we0;
        else 
            weightMem2_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_13_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_13_address0 <= grp_DoCompute_fu_715_weightMem2_V_13_address0;
        else 
            weightMem2_V_13_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_13_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_13_ce0 <= grp_DoCompute_fu_715_weightMem2_V_13_ce0;
        else 
            weightMem2_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_13_we0;
        else 
            weightMem2_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_14_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_14_address0 <= grp_DoCompute_fu_715_weightMem2_V_14_address0;
        else 
            weightMem2_V_14_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_14_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_14_ce0 <= grp_DoCompute_fu_715_weightMem2_V_14_ce0;
        else 
            weightMem2_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_14_we0;
        else 
            weightMem2_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_15_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_15_address0 <= grp_DoCompute_fu_715_weightMem2_V_15_address0;
        else 
            weightMem2_V_15_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_15_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_15_ce0 <= grp_DoCompute_fu_715_weightMem2_V_15_ce0;
        else 
            weightMem2_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_15_we0;
        else 
            weightMem2_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_1_address0 <= grp_DoCompute_fu_715_weightMem2_V_1_address0;
        else 
            weightMem2_V_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_1_ce0 <= grp_DoCompute_fu_715_weightMem2_V_1_ce0;
        else 
            weightMem2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_1_we0;
        else 
            weightMem2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_2_address0 <= grp_DoCompute_fu_715_weightMem2_V_2_address0;
        else 
            weightMem2_V_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_2_ce0 <= grp_DoCompute_fu_715_weightMem2_V_2_ce0;
        else 
            weightMem2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_2_we0;
        else 
            weightMem2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_3_address0 <= grp_DoCompute_fu_715_weightMem2_V_3_address0;
        else 
            weightMem2_V_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_3_ce0 <= grp_DoCompute_fu_715_weightMem2_V_3_ce0;
        else 
            weightMem2_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_3_we0;
        else 
            weightMem2_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_4_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_4_address0 <= grp_DoCompute_fu_715_weightMem2_V_4_address0;
        else 
            weightMem2_V_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_4_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_4_ce0 <= grp_DoCompute_fu_715_weightMem2_V_4_ce0;
        else 
            weightMem2_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_4_we0;
        else 
            weightMem2_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_5_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_5_address0 <= grp_DoCompute_fu_715_weightMem2_V_5_address0;
        else 
            weightMem2_V_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_5_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_5_ce0 <= grp_DoCompute_fu_715_weightMem2_V_5_ce0;
        else 
            weightMem2_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_5_we0;
        else 
            weightMem2_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_6_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_6_address0 <= grp_DoCompute_fu_715_weightMem2_V_6_address0;
        else 
            weightMem2_V_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_6_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_6_ce0 <= grp_DoCompute_fu_715_weightMem2_V_6_ce0;
        else 
            weightMem2_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_6_we0;
        else 
            weightMem2_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_7_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_7_address0 <= grp_DoCompute_fu_715_weightMem2_V_7_address0;
        else 
            weightMem2_V_7_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_7_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_7_ce0 <= grp_DoCompute_fu_715_weightMem2_V_7_ce0;
        else 
            weightMem2_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_7_we0;
        else 
            weightMem2_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_8_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_8_address0 <= grp_DoCompute_fu_715_weightMem2_V_8_address0;
        else 
            weightMem2_V_8_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_8_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_8_ce0 <= grp_DoCompute_fu_715_weightMem2_V_8_ce0;
        else 
            weightMem2_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_8_we0;
        else 
            weightMem2_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_9_address0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_9_address0 <= grp_DoCompute_fu_715_weightMem2_V_9_address0;
        else 
            weightMem2_V_9_address0 <= "XXXXXXXX";
        end if; 
    end process;


    weightMem2_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem2_V_9_ce0, StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem2_V_9_ce0 <= grp_DoCompute_fu_715_weightMem2_V_9_ce0;
        else 
            weightMem2_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem2_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem2_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem2_V_9_we0;
        else 
            weightMem2_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_0_address0 <= grp_DoCompute_fu_715_weightMem3_V_0_address0;
        else 
            weightMem3_V_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_0_ce0 <= grp_DoCompute_fu_715_weightMem3_V_0_ce0;
        else 
            weightMem3_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_0_we0;
        else 
            weightMem3_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_10_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_10_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_10_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_10_address0 <= grp_DoCompute_fu_715_weightMem3_V_10_address0;
        else 
            weightMem3_V_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_10_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_10_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_10_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_10_ce0 <= grp_DoCompute_fu_715_weightMem3_V_10_ce0;
        else 
            weightMem3_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_10_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_10_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_10_we0;
        else 
            weightMem3_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_11_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_11_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_11_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_11_address0 <= grp_DoCompute_fu_715_weightMem3_V_11_address0;
        else 
            weightMem3_V_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_11_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_11_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_11_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_11_ce0 <= grp_DoCompute_fu_715_weightMem3_V_11_ce0;
        else 
            weightMem3_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_11_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_11_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_11_we0;
        else 
            weightMem3_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_12_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_12_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_12_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_12_address0 <= grp_DoCompute_fu_715_weightMem3_V_12_address0;
        else 
            weightMem3_V_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_12_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_12_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_12_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_12_ce0 <= grp_DoCompute_fu_715_weightMem3_V_12_ce0;
        else 
            weightMem3_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_12_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_12_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_12_we0;
        else 
            weightMem3_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_13_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_13_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_13_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_13_address0 <= grp_DoCompute_fu_715_weightMem3_V_13_address0;
        else 
            weightMem3_V_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_13_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_13_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_13_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_13_ce0 <= grp_DoCompute_fu_715_weightMem3_V_13_ce0;
        else 
            weightMem3_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_13_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_13_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_13_we0;
        else 
            weightMem3_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_14_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_14_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_14_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_14_address0 <= grp_DoCompute_fu_715_weightMem3_V_14_address0;
        else 
            weightMem3_V_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_14_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_14_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_14_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_14_ce0 <= grp_DoCompute_fu_715_weightMem3_V_14_ce0;
        else 
            weightMem3_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_14_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_14_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_14_we0;
        else 
            weightMem3_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_15_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_15_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_15_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_15_address0 <= grp_DoCompute_fu_715_weightMem3_V_15_address0;
        else 
            weightMem3_V_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_15_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_15_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_15_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_15_ce0 <= grp_DoCompute_fu_715_weightMem3_V_15_ce0;
        else 
            weightMem3_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_15_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_15_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_15_we0;
        else 
            weightMem3_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_1_address0 <= grp_DoCompute_fu_715_weightMem3_V_1_address0;
        else 
            weightMem3_V_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_1_ce0 <= grp_DoCompute_fu_715_weightMem3_V_1_ce0;
        else 
            weightMem3_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_1_we0;
        else 
            weightMem3_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_2_address0 <= grp_DoCompute_fu_715_weightMem3_V_2_address0;
        else 
            weightMem3_V_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_2_ce0 <= grp_DoCompute_fu_715_weightMem3_V_2_ce0;
        else 
            weightMem3_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_2_we0;
        else 
            weightMem3_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_3_address0 <= grp_DoCompute_fu_715_weightMem3_V_3_address0;
        else 
            weightMem3_V_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_3_ce0 <= grp_DoCompute_fu_715_weightMem3_V_3_ce0;
        else 
            weightMem3_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_3_we0;
        else 
            weightMem3_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_4_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_4_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_4_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_4_address0 <= grp_DoCompute_fu_715_weightMem3_V_4_address0;
        else 
            weightMem3_V_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_4_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_4_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_4_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_4_ce0 <= grp_DoCompute_fu_715_weightMem3_V_4_ce0;
        else 
            weightMem3_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_4_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_4_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_4_we0;
        else 
            weightMem3_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_5_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_5_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_5_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_5_address0 <= grp_DoCompute_fu_715_weightMem3_V_5_address0;
        else 
            weightMem3_V_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_5_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_5_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_5_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_5_ce0 <= grp_DoCompute_fu_715_weightMem3_V_5_ce0;
        else 
            weightMem3_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_5_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_5_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_5_we0;
        else 
            weightMem3_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_6_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_6_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_6_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_6_address0 <= grp_DoCompute_fu_715_weightMem3_V_6_address0;
        else 
            weightMem3_V_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_6_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_6_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_6_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_6_ce0 <= grp_DoCompute_fu_715_weightMem3_V_6_ce0;
        else 
            weightMem3_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_6_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_6_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_6_we0;
        else 
            weightMem3_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_7_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_7_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_7_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_7_address0 <= grp_DoCompute_fu_715_weightMem3_V_7_address0;
        else 
            weightMem3_V_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_7_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_7_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_7_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_7_ce0 <= grp_DoCompute_fu_715_weightMem3_V_7_ce0;
        else 
            weightMem3_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_7_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_7_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_7_we0;
        else 
            weightMem3_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_8_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_8_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_8_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_8_address0 <= grp_DoCompute_fu_715_weightMem3_V_8_address0;
        else 
            weightMem3_V_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_8_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_8_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_8_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_8_ce0 <= grp_DoCompute_fu_715_weightMem3_V_8_ce0;
        else 
            weightMem3_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_8_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_8_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_8_we0;
        else 
            weightMem3_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_9_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_9_address0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_9_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_9_address0 <= grp_DoCompute_fu_715_weightMem3_V_9_address0;
        else 
            weightMem3_V_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    weightMem3_V_9_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem3_V_9_ce0, StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_9_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem3_V_9_ce0 <= grp_DoCompute_fu_715_weightMem3_V_9_ce0;
        else 
            weightMem3_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem3_V_9_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem3_V_9_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem3_V_9_we0;
        else 
            weightMem3_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_0_address0 <= grp_DoCompute_fu_715_weightMem4_V_0_address0;
        else 
            weightMem4_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weightMem4_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_0_ce0 <= grp_DoCompute_fu_715_weightMem4_V_0_ce0;
        else 
            weightMem4_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_0_we0;
        else 
            weightMem4_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_1_address0 <= grp_DoCompute_fu_715_weightMem4_V_1_address0;
        else 
            weightMem4_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weightMem4_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_1_ce0 <= grp_DoCompute_fu_715_weightMem4_V_1_ce0;
        else 
            weightMem4_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_1_we0;
        else 
            weightMem4_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_2_address0 <= grp_DoCompute_fu_715_weightMem4_V_2_address0;
        else 
            weightMem4_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weightMem4_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_2_ce0 <= grp_DoCompute_fu_715_weightMem4_V_2_ce0;
        else 
            weightMem4_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_2_we0;
        else 
            weightMem4_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_3_address0 <= grp_DoCompute_fu_715_weightMem4_V_3_address0;
        else 
            weightMem4_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weightMem4_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem4_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem4_V_3_ce0 <= grp_DoCompute_fu_715_weightMem4_V_3_ce0;
        else 
            weightMem4_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem4_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem4_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem4_V_3_we0;
        else 
            weightMem4_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem5_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem5_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem5_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem5_V_0_address0 <= grp_DoCompute_fu_715_weightMem5_V_0_address0;
        else 
            weightMem5_V_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem5_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem5_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem5_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem5_V_0_ce0 <= grp_DoCompute_fu_715_weightMem5_V_0_ce0;
        else 
            weightMem5_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem5_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem5_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem5_V_0_we0;
        else 
            weightMem5_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem6_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem6_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem6_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem6_V_0_address0 <= grp_DoCompute_fu_715_weightMem6_V_0_address0;
        else 
            weightMem6_V_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem6_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem6_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem6_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem6_V_0_ce0 <= grp_DoCompute_fu_715_weightMem6_V_0_ce0;
        else 
            weightMem6_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem6_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem6_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem6_V_0_we0;
        else 
            weightMem6_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem7_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem7_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem7_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem7_V_0_address0 <= grp_DoCompute_fu_715_weightMem7_V_0_address0;
        else 
            weightMem7_V_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem7_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem7_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem7_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem7_V_0_ce0 <= grp_DoCompute_fu_715_weightMem7_V_0_ce0;
        else 
            weightMem7_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem7_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem7_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem7_V_0_we0;
        else 
            weightMem7_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_0_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_0_address0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_0_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_0_address0 <= grp_DoCompute_fu_715_weightMem8_V_0_address0;
        else 
            weightMem8_V_0_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem8_V_0_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_0_ce0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_0_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_0_ce0 <= grp_DoCompute_fu_715_weightMem8_V_0_ce0;
        else 
            weightMem8_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_0_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_0_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_0_we0;
        else 
            weightMem8_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_1_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_1_address0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_1_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_1_address0 <= grp_DoCompute_fu_715_weightMem8_V_1_address0;
        else 
            weightMem8_V_1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem8_V_1_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_1_ce0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_1_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_1_ce0 <= grp_DoCompute_fu_715_weightMem8_V_1_ce0;
        else 
            weightMem8_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_1_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_1_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_1_we0;
        else 
            weightMem8_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_2_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_2_address0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_2_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_2_address0 <= grp_DoCompute_fu_715_weightMem8_V_2_address0;
        else 
            weightMem8_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem8_V_2_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_2_ce0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_2_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_2_ce0 <= grp_DoCompute_fu_715_weightMem8_V_2_ce0;
        else 
            weightMem8_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_2_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_2_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_2_we0;
        else 
            weightMem8_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_3_address0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_3_address0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_3_address0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_address0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_3_address0 <= grp_DoCompute_fu_715_weightMem8_V_3_address0;
        else 
            weightMem8_V_3_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weightMem8_V_3_ce0_assign_proc : process(doInit_read_reg_1937, grp_DoCompute_fu_715_weightMem8_V_3_ce0, StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_3_ce0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_ce0;
        elsif (((doInit_read_reg_1937 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            weightMem8_V_3_ce0 <= grp_DoCompute_fu_715_weightMem8_V_3_ce0;
        else 
            weightMem8_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weightMem8_V_3_we0_assign_proc : process(StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            weightMem8_V_3_we0 <= StgValue_43_DoMemInit_fu_1299_weightMem8_V_3_we0;
        else 
            weightMem8_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
