Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 22 20:23:07 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_drive_timing_summary_routed.rpt -pb vga_drive_timing_summary_routed.pb -rpx vga_drive_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_drive
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.587        0.000                      0                   38        0.180        0.000                      0                   38        7.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  vga_clk_clk_wiz_0   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  
  vga_clk_clk_wiz_0        35.587        0.000                      0                   38        0.180        0.000                      0                   38       19.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   vga_clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.587ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.204ns (28.436%)  route 3.030ns (71.564%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 38.213 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.672 r  vga_timing_ctrl_inst/v_cnt_reg[0]/Q
                         net (fo=10, routed)          1.015    -0.657    vga_timing_ctrl_inst/v_cnt[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.152    -0.505 r  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.812     0.307    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.348     0.655 f  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           0.342     0.997    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     1.121 f  vga_timing_ctrl_inst/pix_data[15]_i_3/O
                         net (fo=8, routed)           0.861     1.982    vga_timing_ctrl_inst/pix_data[15]_i_3_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.106 r  vga_timing_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.106    vga_image_gen_inst/D[4]
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.576    38.213    vga_image_gen_inst/CLK
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[9]/C
                         clock pessimism             -0.402    37.811    
                         clock uncertainty           -0.197    37.615    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.079    37.694    vga_image_gen_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                 35.587    

Slack (MET) :             35.709ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 1.204ns (29.618%)  route 2.861ns (70.382%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 38.214 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.672 r  vga_timing_ctrl_inst/v_cnt_reg[0]/Q
                         net (fo=10, routed)          1.015    -0.657    vga_timing_ctrl_inst/v_cnt[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.152    -0.505 r  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.812     0.307    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.348     0.655 f  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           0.342     0.997    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     1.121 f  vga_timing_ctrl_inst/pix_data[15]_i_3/O
                         net (fo=8, routed)           0.692     1.813    vga_timing_ctrl_inst/pix_data[15]_i_3_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124     1.937 r  vga_timing_ctrl_inst/pix_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.937    vga_image_gen_inst/D[3]
    SLICE_X41Y47         FDRE                                         r  vga_image_gen_inst/pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.577    38.214    vga_image_gen_inst/CLK
    SLICE_X41Y47         FDRE                                         r  vga_image_gen_inst/pix_data_reg[8]/C
                         clock pessimism             -0.402    37.812    
                         clock uncertainty           -0.197    37.616    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.031    37.647    vga_image_gen_inst/pix_data_reg[8]
  -------------------------------------------------------------------
                         required time                         37.647    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 35.709    

Slack (MET) :             35.816ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.244ns (31.140%)  route 2.751ns (68.860%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.610 f  vga_timing_ctrl_inst/v_cnt_reg[3]/Q
                         net (fo=8, routed)           1.047    -0.563    vga_timing_ctrl_inst/v_cnt[3]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.411 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.347    -0.065    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.326     0.261 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.502     0.763    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.887 r  vga_timing_ctrl_inst/v_cnt[9]_i_5/O
                         net (fo=10, routed)          0.856     1.743    vga_timing_ctrl_inst/v_cnt[9]_i_5_n_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.124     1.867 r  vga_timing_ctrl_inst/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_timing_ctrl_inst/v_cnt[0]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.362    37.850    
                         clock uncertainty           -0.197    37.654    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.029    37.683    vga_timing_ctrl_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.683    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 35.816    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.204ns (30.175%)  route 2.786ns (69.825%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 38.213 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.672 r  vga_timing_ctrl_inst/v_cnt_reg[0]/Q
                         net (fo=10, routed)          1.015    -0.657    vga_timing_ctrl_inst/v_cnt[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.152    -0.505 r  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.812     0.307    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_4_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.348     0.655 f  vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2/O
                         net (fo=9, routed)           0.342     0.997    vga_timing_ctrl_inst/rgb_OBUF[15]_inst_i_2_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     1.121 f  vga_timing_ctrl_inst/pix_data[15]_i_3/O
                         net (fo=8, routed)           0.617     1.738    vga_timing_ctrl_inst/pix_data[15]_i_3_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.862 r  vga_timing_ctrl_inst/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga_image_gen_inst/D[2]
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.576    38.213    vga_image_gen_inst/CLK
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[6]/C
                         clock pessimism             -0.402    37.811    
                         clock uncertainty           -0.197    37.615    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)        0.079    37.694    vga_image_gen_inst/pix_data_reg[6]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.834ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.272ns (31.619%)  route 2.751ns (68.381%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.610 f  vga_timing_ctrl_inst/v_cnt_reg[3]/Q
                         net (fo=8, routed)           1.047    -0.563    vga_timing_ctrl_inst/v_cnt[3]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.411 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.347    -0.065    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.326     0.261 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.502     0.763    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.887 r  vga_timing_ctrl_inst/v_cnt[9]_i_5/O
                         net (fo=10, routed)          0.856     1.743    vga_timing_ctrl_inst/v_cnt[9]_i_5_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.152     1.895 r  vga_timing_ctrl_inst/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    vga_timing_ctrl_inst/v_cnt[6]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/C
                         clock pessimism             -0.362    37.850    
                         clock uncertainty           -0.197    37.654    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.075    37.729    vga_timing_ctrl_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.729    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 35.834    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.244ns (31.278%)  route 2.733ns (68.722%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.752    -2.128    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -1.610 f  vga_timing_ctrl_inst/v_cnt_reg[3]/Q
                         net (fo=8, routed)           1.047    -0.563    vga_timing_ctrl_inst/v_cnt[3]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.152    -0.411 r  vga_timing_ctrl_inst/v_cnt[9]_i_8/O
                         net (fo=1, routed)           0.347    -0.065    vga_timing_ctrl_inst/v_cnt[9]_i_8_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.326     0.261 r  vga_timing_ctrl_inst/v_cnt[9]_i_7/O
                         net (fo=1, routed)           0.502     0.763    vga_timing_ctrl_inst/v_cnt[9]_i_7_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.887 r  vga_timing_ctrl_inst/v_cnt[9]_i_5/O
                         net (fo=10, routed)          0.838     1.725    vga_timing_ctrl_inst/v_cnt[9]_i_5_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.849 r  vga_timing_ctrl_inst/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_timing_ctrl_inst/v_cnt[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.362    37.850    
                         clock uncertainty           -0.197    37.654    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.031    37.685    vga_timing_ctrl_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         37.685    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.297%)  route 2.726ns (76.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.755    -2.125    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  vga_timing_ctrl_inst/h_cnt_reg[3]/Q
                         net (fo=5, routed)           1.421    -0.248    vga_timing_ctrl_inst/h_cnt[3]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124    -0.124 f  vga_timing_ctrl_inst/h_cnt[7]_i_2/O
                         net (fo=6, routed)           0.478     0.354    vga_timing_ctrl_inst/h_cnt[7]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.478 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.300     0.778    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.902 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.527     1.429    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
                         clock pessimism             -0.402    37.810    
                         clock uncertainty           -0.197    37.614    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.409    vga_timing_ctrl_inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         37.409    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.297%)  route 2.726ns (76.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.755    -2.125    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  vga_timing_ctrl_inst/h_cnt_reg[3]/Q
                         net (fo=5, routed)           1.421    -0.248    vga_timing_ctrl_inst/h_cnt[3]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124    -0.124 f  vga_timing_ctrl_inst/h_cnt[7]_i_2/O
                         net (fo=6, routed)           0.478     0.354    vga_timing_ctrl_inst/h_cnt[7]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.478 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.300     0.778    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.902 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.527     1.429    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.402    37.810    
                         clock uncertainty           -0.197    37.614    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.409    vga_timing_ctrl_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         37.409    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.297%)  route 2.726ns (76.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.755    -2.125    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  vga_timing_ctrl_inst/h_cnt_reg[3]/Q
                         net (fo=5, routed)           1.421    -0.248    vga_timing_ctrl_inst/h_cnt[3]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124    -0.124 f  vga_timing_ctrl_inst/h_cnt[7]_i_2/O
                         net (fo=6, routed)           0.478     0.354    vga_timing_ctrl_inst/h_cnt[7]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.478 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.300     0.778    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.902 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.527     1.429    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[6]/C
                         clock pessimism             -0.402    37.810    
                         clock uncertainty           -0.197    37.614    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.409    vga_timing_ctrl_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         37.409    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.297%)  route 2.726ns (76.703%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 38.212 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.387ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.735 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.981    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.880 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.755    -2.125    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  vga_timing_ctrl_inst/h_cnt_reg[3]/Q
                         net (fo=5, routed)           1.421    -0.248    vga_timing_ctrl_inst/h_cnt[3]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124    -0.124 f  vga_timing_ctrl_inst/h_cnt[7]_i_2/O
                         net (fo=6, routed)           0.478     0.354    vga_timing_ctrl_inst/h_cnt[7]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.124     0.478 r  vga_timing_ctrl_inst/v_cnt[9]_i_4/O
                         net (fo=1, routed)           0.300     0.778    vga_timing_ctrl_inst/v_cnt__32
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     0.902 r  vga_timing_ctrl_inst/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.527     1.429    vga_timing_ctrl_inst/v_cnt[9]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N18                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    34.952 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    36.546    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.637 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.575    38.212    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[7]/C
                         clock pessimism             -0.402    37.810    
                         clock uncertainty           -0.197    37.614    
    SLICE_X39Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.409    vga_timing_ctrl_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         37.409    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                 35.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.380%)  route 0.135ns (41.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  vga_timing_ctrl_inst/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.135    -0.146    vga_timing_ctrl_inst/v_cnt[0]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.048    -0.098 r  vga_timing_ctrl_inst/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    vga_timing_ctrl_inst/v_cnt[2]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -0.185    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.278    vga_timing_ctrl_inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.991%)  route 0.135ns (42.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  vga_timing_ctrl_inst/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.135    -0.146    vga_timing_ctrl_inst/v_cnt[0]
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.045    -0.101 r  vga_timing_ctrl_inst/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    vga_timing_ctrl_inst/v_cnt[1]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -0.185    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.289    vga_timing_ctrl_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  vga_timing_ctrl_inst/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.085    -0.173    vga_timing_ctrl_inst/v_cnt[4]
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.128 r  vga_timing_ctrl_inst/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    vga_timing_ctrl_inst/v_cnt[5]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -0.185    vga_timing_ctrl_inst/CLK
    SLICE_X39Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[5]/C
                         clock pessimism             -0.224    -0.409    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.092    -0.317    vga_timing_ctrl_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.252%)  route 0.108ns (36.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X40Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[0]/Q
                         net (fo=8, routed)           0.108    -0.170    vga_timing_ctrl_inst/h_cnt[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.125 r  vga_timing_ctrl_inst/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vga_timing_ctrl_inst/h_cnt[4]_i_1_n_0
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -0.182    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[4]/C
                         clock pessimism             -0.224    -0.406    
    SLICE_X41Y48         FDSE (Hold_fdse_C_D)         0.092    -0.314    vga_timing_ctrl_inst/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X40Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.147    vga_timing_ctrl_inst/h_cnt[1]
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.048    -0.099 r  vga_timing_ctrl_inst/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    vga_timing_ctrl_inst/h_cnt[3]_i_1_n_0
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -0.182    vga_timing_ctrl_inst/CLK
    SLICE_X41Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[3]/C
                         clock pessimism             -0.224    -0.406    
    SLICE_X41Y48         FDSE (Hold_fdse_C_D)         0.105    -0.301    vga_timing_ctrl_inst/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X41Y47         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[7]/Q
                         net (fo=23, routed)          0.168    -0.110    vga_timing_ctrl_inst/h_cnt[7]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  vga_timing_ctrl_inst/pix_data[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    vga_image_gen_inst/D[7]
    SLICE_X40Y47         FDRE                                         r  vga_image_gen_inst/pix_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -0.182    vga_image_gen_inst/CLK
    SLICE_X40Y47         FDRE                                         r  vga_image_gen_inst/pix_data_reg[15]/C
                         clock pessimism             -0.224    -0.406    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091    -0.315    vga_image_gen_inst/pix_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.691%)  route 0.204ns (52.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X41Y47         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[9]/Q
                         net (fo=20, routed)          0.204    -0.074    vga_timing_ctrl_inst/h_cnt[9]
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.029 r  vga_timing_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    vga_image_gen_inst/D[4]
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -0.183    vga_image_gen_inst/CLK
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[9]/C
                         clock pessimism             -0.221    -0.404    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.283    vga_image_gen_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/pix_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.447%)  route 0.206ns (52.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X41Y47         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[9]/Q
                         net (fo=20, routed)          0.206    -0.072    vga_timing_ctrl_inst/h_cnt[9]
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.027 r  vga_timing_ctrl_inst/pix_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    vga_image_gen_inst/D[2]
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -0.183    vga_image_gen_inst/CLK
    SLICE_X42Y46         FDRE                                         r  vga_image_gen_inst/pix_data_reg[6]/C
                         clock pessimism             -0.221    -0.404    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121    -0.283    vga_image_gen_inst/pix_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.422    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=11, routed)          0.197    -0.061    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.016 r  vga_timing_ctrl_inst/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    vga_timing_ctrl_inst/v_cnt[3]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -0.185    vga_timing_ctrl_inst/CLK
    SLICE_X38Y45         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[3]/C
                         clock pessimism             -0.237    -0.422    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.301    vga_timing_ctrl_inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga_timing_ctrl_inst/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_ctrl_inst/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.631%)  route 0.218ns (54.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.534 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.038    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.012 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.593    -0.419    vga_timing_ctrl_inst/CLK
    SLICE_X40Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDSE (Prop_fdse_C_Q)         0.141    -0.278 r  vga_timing_ctrl_inst/h_cnt_reg[1]/Q
                         net (fo=7, routed)           0.218    -0.060    vga_timing_ctrl_inst/h_cnt[1]
    SLICE_X40Y48         LUT4 (Prop_lut4_I1_O)        0.042    -0.018 r  vga_timing_ctrl_inst/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    vga_timing_ctrl_inst/h_cnt[2]_i_1_n_0
    SLICE_X40Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.929    vga_clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.617 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.073    vga_clk_gen_inst/clk_wiz_0_inst/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.044 r  vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -0.182    vga_timing_ctrl_inst/CLK
    SLICE_X40Y48         FDSE                                         r  vga_timing_ctrl_inst/h_cnt_reg[2]/C
                         clock pessimism             -0.237    -0.419    
    SLICE_X40Y48         FDSE (Hold_fdse_C_D)         0.107    -0.312    vga_timing_ctrl_inst/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   vga_clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y46    vga_image_gen_inst/pix_data_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X41Y46    vga_image_gen_inst/pix_data_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X40Y47    vga_image_gen_inst/pix_data_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X41Y46    vga_image_gen_inst/pix_data_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y46    vga_image_gen_inst/pix_data_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y46    vga_image_gen_inst/pix_data_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X41Y47    vga_image_gen_inst/pix_data_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X42Y46    vga_image_gen_inst/pix_data_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  vga_clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X40Y47    vga_image_gen_inst/pix_data_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X41Y47    vga_image_gen_inst/pix_data_reg[8]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y48    vga_timing_ctrl_inst/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y48    vga_timing_ctrl_inst/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y48    vga_timing_ctrl_inst/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y48    vga_timing_ctrl_inst/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y48    vga_timing_ctrl_inst/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y48    vga_timing_ctrl_inst/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X40Y48    vga_timing_ctrl_inst/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X41Y47    vga_timing_ctrl_inst/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y45    vga_timing_ctrl_inst/v_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y45    vga_timing_ctrl_inst/v_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y45    vga_timing_ctrl_inst/v_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X38Y45    vga_timing_ctrl_inst/v_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X39Y45    vga_timing_ctrl_inst/v_cnt_reg[9]/C



