// Seed: 1637048458
module module_0 (
    input wire id_0,
    input wand id_1
);
  wire  id_3;
  logic id_4;
  ;
  assign module_1.id_0 = 0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    inout wand id_4
);
  wire id_6;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  wire id_5, id_6;
endmodule
