
/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/../vpr/vpr k6_frac_N10_mem32K_40nm.xml blob_merge --route --blif_file blob_merge.pre-vpr.blif --route_chan_width 96 --cluster_seed_type timing --max_router_iterations 100 --nodisp --gen_postsynthesis_netlist off --sdc_file /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/blob_merge.sdc

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: blob_merge.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.06 seconds.
Loop for doall = 1, init_parse took 0 seconds.
Loop for doall = 1 took 0.07 seconds.
Swept away 96 nets with no fanout.
WARNING(2): logical_block top^iReadFifoData~32 #35 has no fanout.
Removing input.
WARNING(3): logical_block top^iReadFifoData~33 #36 has no fanout.
Removing input.
WARNING(4): logical_block top^iReadFifoData~34 #37 has no fanout.
Removing input.
WARNING(5): logical_block top^iReadFifoData~35 #38 has no fanout.
Removing input.
WARNING(6): logical_block top^iReadFifoData~36 #39 has no fanout.
Removing input.
WARNING(7): logical_block top^iReadFifoData~37 #40 has no fanout.
Removing input.
WARNING(8): logical_block top^iReadFifoData~38 #41 has no fanout.
Removing input.
WARNING(9): logical_block top^iReadFifoData~39 #42 has no fanout.
Removing input.
WARNING(10): logical_block top^iReadFifoData~40 #43 has no fanout.
Removing input.
WARNING(11): logical_block top^iReadFifoData~41 #44 has no fanout.
Removing input.
WARNING(12): logical_block top^iReadFifoData~42 #45 has no fanout.
Removing input.
WARNING(13): logical_block top^iReadFifoData~43 #46 has no fanout.
Removing input.
WARNING(14): logical_block top^iReadFifoData~44 #47 has no fanout.
Removing input.
WARNING(15): logical_block top^iReadFifoData~45 #48 has no fanout.
Removing input.
WARNING(16): logical_block top^iReadFifoData~46 #49 has no fanout.
Removing input.
WARNING(17): logical_block top^iReadFifoData~47 #50 has no fanout.
Removing input.
WARNING(18): logical_block top^iReadFifoData~48 #51 has no fanout.
Removing input.
WARNING(19): logical_block top^iReadFifoData~49 #52 has no fanout.
Removing input.
WARNING(20): logical_block top^iReadFifoData~50 #53 has no fanout.
Removing input.
WARNING(21): logical_block top^iReadFifoData~51 #54 has no fanout.
Removing input.
WARNING(22): logical_block top^iReadFifoData~52 #55 has no fanout.
Removing input.
WARNING(23): logical_block top^iReadFifoData~53 #56 has no fanout.
Removing input.
WARNING(24): logical_block top^iReadFifoData~54 #57 has no fanout.
Removing input.
WARNING(25): logical_block top^iReadFifoData~55 #58 has no fanout.
Removing input.
WARNING(26): logical_block top^iReadFifoData~56 #59 has no fanout.
Removing input.
WARNING(27): logical_block top^iReadFifoData~57 #60 has no fanout.
Removing input.
WARNING(28): logical_block top^iReadFifoData~58 #61 has no fanout.
Removing input.
WARNING(29): logical_block top^iReadFifoData~59 #62 has no fanout.
Removing input.
WARNING(30): logical_block top^iReadFifoData~60 #63 has no fanout.
Removing input.
WARNING(31): logical_block top^iReadFifoData~61 #64 has no fanout.
Removing input.
WARNING(32): logical_block top^iReadFifoData~62 #65 has no fanout.
Removing input.
WARNING(33): logical_block top^iReadFifoData~63 #66 has no fanout.
Removing input.
WARNING(34): logical_block top^iReadFifoData~64 #67 has no fanout.
Removing input.
WARNING(35): logical_block top^iReadFifoData~65 #68 has no fanout.
Removing input.
WARNING(36): logical_block top^iReadFifoData~66 #69 has no fanout.
Removing input.
WARNING(37): logical_block top^iReadFifoData~67 #70 has no fanout.
Removing input.
WARNING(38): logical_block top^iReadFifoData~68 #71 has no fanout.
Removing input.
WARNING(39): logical_block top^iReadFifoData~69 #72 has no fanout.
Removing input.
WARNING(40): logical_block top^iReadFifoData~70 #73 has no fanout.
Removing input.
WARNING(41): logical_block top^iReadFifoData~71 #74 has no fanout.
Removing input.
WARNING(42): logical_block top^iReadFifoData~72 #75 has no fanout.
Removing input.
WARNING(43): logical_block top^iReadFifoData~73 #76 has no fanout.
Removing input.
WARNING(44): logical_block top^iReadFifoData~74 #77 has no fanout.
Removing input.
WARNING(45): logical_block top^iReadFifoData~75 #78 has no fanout.
Removing input.
WARNING(46): logical_block top^iReadFifoData~76 #79 has no fanout.
Removing input.
WARNING(47): logical_block top^iReadFifoData~77 #80 has no fanout.
Removing input.
WARNING(48): logical_block top^iReadFifoData~78 #81 has no fanout.
Removing input.
WARNING(49): logical_block top^iReadFifoData~79 #82 has no fanout.
Removing input.
WARNING(50): logical_block top^iReadFifoData~80 #83 has no fanout.
Removing input.
WARNING(51): logical_block top^iReadFifoData~81 #84 has no fanout.
Removing input.
WARNING(52): logical_block top^iReadFifoData~82 #85 has no fanout.
Removing input.
WARNING(53): logical_block top^iReadFifoData~83 #86 has no fanout.
Removing input.
WARNING(54): logical_block top^iReadFifoData~84 #87 has no fanout.
Removing input.
WARNING(55): logical_block top^iReadFifoData~85 #88 has no fanout.
Removing input.
WARNING(56): logical_block top^iReadFifoData~86 #89 has no fanout.
Removing input.
WARNING(57): logical_block top^iReadFifoData~87 #90 has no fanout.
Removing input.
WARNING(58): logical_block top^iReadFifoData~88 #91 has no fanout.
Removing input.
WARNING(59): logical_block top^iReadFifoData~89 #92 has no fanout.
Removing input.
WARNING(60): logical_block top^iReadFifoData~90 #93 has no fanout.
Removing input.
WARNING(61): logical_block top^iReadFifoData~91 #94 has no fanout.
Removing input.
WARNING(62): logical_block top^iReadFifoData~92 #95 has no fanout.
Removing input.
WARNING(63): logical_block top^iReadFifoData~93 #96 has no fanout.
Removing input.
WARNING(64): logical_block top^iReadFifoData~94 #97 has no fanout.
Removing input.
WARNING(65): logical_block top^iReadFifoData~95 #98 has no fanout.
Removing input.
WARNING(66): logical_block top^iReadFifoData~96 #99 has no fanout.
Removing input.
WARNING(67): logical_block top^iReadFifoData~97 #100 has no fanout.
Removing input.
WARNING(68): logical_block top^iReadFifoData~98 #101 has no fanout.
Removing input.
WARNING(69): logical_block top^iReadFifoData~99 #102 has no fanout.
Removing input.
WARNING(70): logical_block top^iReadFifoData~100 #103 has no fanout.
Removing input.
WARNING(71): logical_block top^iReadFifoData~101 #104 has no fanout.
Removing input.
WARNING(72): logical_block top^iReadFifoData~102 #105 has no fanout.
Removing input.
WARNING(73): logical_block top^iReadFifoData~103 #106 has no fanout.
Removing input.
WARNING(74): logical_block top^iReadFifoData~104 #107 has no fanout.
Removing input.
WARNING(75): logical_block top^iReadFifoData~105 #108 has no fanout.
Removing input.
WARNING(76): logical_block top^iReadFifoData~106 #109 has no fanout.
Removing input.
WARNING(77): logical_block top^iReadFifoData~107 #110 has no fanout.
Removing input.
WARNING(78): logical_block top^iReadFifoData~108 #111 has no fanout.
Removing input.
WARNING(79): logical_block top^iReadFifoData~109 #112 has no fanout.
Removing input.
WARNING(80): logical_block top^iReadFifoData~110 #113 has no fanout.
Removing input.
WARNING(81): logical_block top^iReadFifoData~111 #114 has no fanout.
Removing input.
WARNING(82): logical_block top^iReadFifoData~112 #115 has no fanout.
Removing input.
WARNING(83): logical_block top^iReadFifoData~113 #116 has no fanout.
Removing input.
WARNING(84): logical_block top^iReadFifoData~114 #117 has no fanout.
Removing input.
WARNING(85): logical_block top^iReadFifoData~115 #118 has no fanout.
Removing input.
WARNING(86): logical_block top^iReadFifoData~116 #119 has no fanout.
Removing input.
WARNING(87): logical_block top^iReadFifoData~117 #120 has no fanout.
Removing input.
WARNING(88): logical_block top^iReadFifoData~118 #121 has no fanout.
Removing input.
WARNING(89): logical_block top^iReadFifoData~119 #122 has no fanout.
Removing input.
WARNING(90): logical_block top^iReadFifoData~120 #123 has no fanout.
Removing input.
WARNING(91): logical_block top^iReadFifoData~121 #124 has no fanout.
Removing input.
WARNING(92): logical_block top^iReadFifoData~122 #125 has no fanout.
Removing input.
WARNING(93): logical_block top^iReadFifoData~123 #126 has no fanout.
Removing input.
WARNING(94): logical_block top^iReadFifoData~124 #127 has no fanout.
Removing input.
WARNING(95): logical_block top^iReadFifoData~125 #128 has no fanout.
Removing input.
WARNING(96): logical_block top^iReadFifoData~126 #129 has no fanout.
Removing input.
WARNING(97): logical_block top^iReadFifoData~127 #130 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 100 LUT buffers.
Sweeped away 196 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	321 LUTs of size 2
	533 LUTs of size 3
	835 LUTs of size 4
	1678 LUTs of size 5
	2652 LUTs of size 6
	36 of type input
	100 of type output
	735 of type latch
	6019 of type names
	0 of type dual_port_ram
	0 of type single_port_ram
	0 of type multiply
Timing analysis: ON
Circuit netlist file: blob_merge.net
Circuit placement file: blob_merge.place
Circuit routing file: blob_merge.route
Circuit SDC file: /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/blob_merge.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: DISABLED
Router: ENABLED
RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 96
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 100
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'blob_merge.net'.

Netlist num_nets: 3069
Netlist num_blocks: 679
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 543.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 36
Netlist output pins: 100

Auto-sizing FPGA at x = 26 y = 26
Auto-sizing FPGA at x = 52 y = 52
Auto-sizing FPGA at x = 26 y = 26
Auto-sizing FPGA at x = 39 y = 39
Auto-sizing FPGA at x = 32 y = 32
Auto-sizing FPGA at x = 29 y = 29
Auto-sizing FPGA at x = 27 y = 27
Auto-sizing FPGA at x = 28 y = 28
Auto-sizing FPGA at x = 27 y = 27
FPGA auto-sized to x = 28 y = 28
The circuit will be mapped into a 28 x 28 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 20	blocks of type: <EMPTY>
	Netlist      136	blocks of type: io
	Architecture 896	blocks of type: io
	Netlist      543	blocks of type: clb
	Architecture 588	blocks of type: clb
	Netlist      0	blocks of type: mult_36
	Architecture 21	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 16	blocks of type: memory


SDC file '/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/blob_merge.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Build rr_graph took 0.56 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 71924, total available wire length 155904, ratio 0.461335
Critical path: 10.3374 ns
Routing iteration took 0.08 seconds.

Routing iteration: 2
Critical path: 10.3374 ns
Routing iteration took 0.09 seconds.

Routing iteration: 3
Critical path: 10.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 4
Critical path: 10.3363 ns
Routing iteration took 0.09 seconds.

Routing iteration: 5
Critical path: 10.3363 ns
Routing iteration took 0.1 seconds.

Routing iteration: 6
Critical path: 10.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 7
Critical path: 10.3363 ns
Routing iteration took 0.12 seconds.

Routing iteration: 8
Critical path: 10.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 9
Critical path: 10.3363 ns
Routing iteration took 0.12 seconds.

Routing iteration: 10
Critical path: 10.3363 ns
Routing iteration took 0.11 seconds.

Routing iteration: 11
Critical path: 10.3374 ns
Routing iteration took 0.11 seconds.

Routing iteration: 12
Critical path: 10.3374 ns
Routing iteration took 0.11 seconds.

Routing iteration: 13
Critical path: 10.3374 ns
Routing iteration took 0.11 seconds.

Routing iteration: 14
Critical path: 10.3374 ns
Routing iteration took 0.11 seconds.

Routing iteration: 15
Critical path: 10.3374 ns
Routing iteration took 0.11 seconds.

Routing iteration: 16
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1122535343
Circuit successfully routed with a channel width factor of 96.


Average number of bends per net: 3.53292  Maximum # of bends: 131

Number of routed nets (nonglobal): 3068
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 77090, average net length: 25.1271
	Maximum net length: 680

Wirelength results in terms of physical segments...
	Total wiring segments used: 19724, average wire segments per net: 6.42894
	Maximum segments used by a net: 173
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	31	16.8571  	96
1	59	32.5714  	96
2	65	37.7500  	96
3	63	41.6786  	96
4	71	44.7500  	96
5	69	47.3214  	96
6	77	53.2143  	96
7	81	56.6071  	96
8	82	55.5357  	96
9	80	56.0000  	96
10	83	57.0000  	96
11	84	60.7857  	96
12	83	57.0357  	96
13	82	58.3214  	96
14	82	59.3929  	96
15	75	55.6429  	96
16	79	57.1429  	96
17	80	57.1786  	96
18	78	56.0714  	96
19	82	57.2857  	96
20	78	56.8214  	96
21	76	54.0000  	96
22	76	49.3214  	96
23	71	50.5714  	96
24	70	45.7500  	96
25	71	42.6071  	96
26	60	35.2500  	96
27	61	30.6429  	96
28	35	17.7143  	96

Y - Directed channels: i	max occ	av_occ		capacity
0	49	22.0000  	96
1	41	19.2857  	96
2	45	19.2143  	96
3	67	36.0714  	96
4	67	44.7143  	96
5	53	34.0357  	96
6	62	41.0000  	96
7	77	57.0714  	96
8	80	62.1071  	96
9	70	52.5000  	96
10	72	54.5357  	96
11	81	66.7143  	96
12	81	67.6071  	96
13	77	59.8571  	96
14	80	59.7500  	96
15	81	67.3571  	96
16	89	69.6429  	96
17	72	56.5714  	96
18	77	55.0000  	96
19	78	62.7857  	96
20	73	58.1071  	96
21	63	45.0714  	96
22	51	41.2857  	96
23	65	51.8571  	96
24	64	50.7143  	96
25	38	25.4643  	96
26	37	26.0000  	96
27	52	32.5000  	96
28	35	13.5714  	96

Total tracks in x-direction: 2784, in y-direction: 2784

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.8774e+07
	Total used logic block area: 2.92644e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 8.01652e+06, per logic tile: 10225.2

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.457

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.457

Nets on critical path: 12 normal, 0 global.
Total logic delay: 6.76599e-09 (s), total net delay: 3.57136e-09 (s)
Final critical path: 10.3374 ns
f_max: 96.7365 MHz

Least slack in design: -10.3374 ns

Routing took 2.38 seconds.
The entire flow of VPR took 3.19 seconds.
