<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>model checker | Genetic Logic Lab</title><link>/tag/model-checker/</link><atom:link href="/tag/model-checker/index.xml" rel="self" type="application/rss+xml"/><description>model checker</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Dec 2008 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>model checker</title><link>/tag/model-checker/</link></image><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/little-analogmixed-signal-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/walter-bounded-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/walter-bounded-2007/</guid><description/></item></channel></rss>