{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612090948264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612090948264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 31 12:02:28 2021 " "Processing started: Sun Jan 31 12:02:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612090948264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090948264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090948264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612090948873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612090948873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grafic_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grafic_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grafic_gen-rtl " "Found design unit 1: grafic_gen-rtl" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960656 ""} { "Info" "ISGN_ENTITY_NAME" "1 grafic_gen " "Found entity 1: grafic_gen" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dez-rtl " "Found design unit 1: bin2dez-rtl" {  } { { "double_dabble.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/double_dabble.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960659 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dez " "Found entity 1: bin2dez" {  } { { "double_dabble.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/double_dabble.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960661 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/debounce.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-rtl " "Found design unit 1: sync-rtl" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960664 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/ch1adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ch1adc/synthesis/ch1adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ch1ADC-rtl " "Found design unit 1: Ch1ADC-rtl" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ch1ADC " "Found entity 1: Ch1ADC" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1612090960680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Ch1ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ch1adc/synthesis/submodules/ch1adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ch1adc/synthesis/submodules/ch1adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ch1ADC_adc_mega_0 " "Found entity 1: Ch1ADC_adc_mega_0" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_const_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de10_lite_const_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_const_pkg " "Found design unit 1: DE10_Lite_const_pkg" {  } { { "DE10_LITE_const_pkg.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE_const_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite-rtl " "Found design unit 1: DE10_Lite-rtl" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960714 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite " "Found entity 1: DE10_Lite" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE " "Elaborating entity \"DE10_LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612090960848 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] DE10_LITE.vhd(22) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at DE10_LITE.vhd(22)" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960850 "|DE10_LITE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce debounce:I_DEBOUNCE_KEY1 A:rtl " "Elaborating entity \"debounce\" using architecture \"A:rtl\" for hierarchy \"debounce:I_DEBOUNCE_KEY1\"" {  } { { "DE10_LITE.vhd" "I_DEBOUNCE_KEY1" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync sync:I_VGA_CONTROL A:rtl " "Elaborating entity \"sync\" using architecture \"A:rtl\" for hierarchy \"sync:I_VGA_CONTROL\"" {  } { { "DE10_LITE.vhd" "I_VGA_CONTROL" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n sync3.vhd(52) " "VHDL Process Statement warning at sync3.vhd(52): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612090960857 "|DE10_LITE|sync:I_VGA_CONTROL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n sync3.vhd(133) " "VHDL Process Statement warning at sync3.vhd(133): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612090960857 "|DE10_LITE|sync:I_VGA_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ch1ADC Ch1ADC:ADC " "Elaborating entity \"Ch1ADC\" for hierarchy \"Ch1ADC:ADC\"" {  } { { "DE10_LITE.vhd" "ADC" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ch1ADC_adc_mega_0 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0 " "Elaborating entity \"Ch1ADC_adc_mega_0\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\"" {  } { { "Ch1ADC/synthesis/Ch1ADC.vhd" "adc_mega_0" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090960918 ""}  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612090960918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090960990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090960990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090960999 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612090961002 "|DE10_LITE|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961025 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612090961025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961250 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612090961250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612090961602 ""}  } { { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612090961602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612090961663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grafic_gen grafic_gen:grafic_generator " "Elaborating entity \"grafic_gen\" for hierarchy \"grafic_gen:grafic_generator\"" {  } { { "DE10_LITE.vhd" "grafic_generator" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961669 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_n grafic_gen.vhd(42) " "VHDL Process Statement warning at grafic_gen.vhd(42): signal \"RESET_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612090961670 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GREEN_out grafic_gen.vhd(39) " "VHDL Process Statement warning at grafic_gen.vhd(39): inferring latch(es) for signal or variable \"GREEN_out\", which holds its previous value in one or more paths through the process" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612090961672 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BLUE_out grafic_gen.vhd(39) " "VHDL Process Statement warning at grafic_gen.vhd(39): inferring latch(es) for signal or variable \"BLUE_out\", which holds its previous value in one or more paths through the process" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1612090961672 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[0\] grafic_gen.vhd(39) " "Inferred latch for \"BLUE_out\[0\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[1\] grafic_gen.vhd(39) " "Inferred latch for \"BLUE_out\[1\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[2\] grafic_gen.vhd(39) " "Inferred latch for \"BLUE_out\[2\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE_out\[3\] grafic_gen.vhd(39) " "Inferred latch for \"BLUE_out\[3\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[0\] grafic_gen.vhd(39) " "Inferred latch for \"GREEN_out\[0\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[1\] grafic_gen.vhd(39) " "Inferred latch for \"GREEN_out\[1\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[2\] grafic_gen.vhd(39) " "Inferred latch for \"GREEN_out\[2\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN_out\[3\] grafic_gen.vhd(39) " "Inferred latch for \"GREEN_out\[3\]\" at grafic_gen.vhd(39)" {  } { { "grafic_gen.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/grafic_gen.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090961673 "|DE10_LITE|grafic_gen:grafic_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dez bin2dez:Anzeige " "Elaborating entity \"bin2dez\" for hierarchy \"bin2dez:Anzeige\"" {  } { { "DE10_LITE.vhd" "Anzeige" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090961681 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1612090961771 "|DE10_LITE|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 288 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090961906 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612090961906 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612090961906 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962141 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612090962141 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612090962141 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Ch1ADC:ADC\|Ch1ADC_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 118 0 0 } } { "Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_up_avalon_adv_adc.v" 179 0 0 } } { "Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/Ch1ADC_adc_mega_0.v" 58 0 0 } } { "Ch1ADC/synthesis/Ch1ADC.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/Ch1ADC.vhd" 54 0 0 } } { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 190 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090962183 "|DE10_Lite|Ch1ADC:ADC|Ch1ADC_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1612090962183 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1612090962183 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612090962859 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1612090962859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 24 -1 0 } } { "sync3.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/sync3.vhd" 25 -1 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/Ch1ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1612090962865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1612090962866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612090963058 "|DE10_Lite|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612090963058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612090963160 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1612090963732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.map.smsg " "Generated suppressed messages file C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090963817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612090963980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612090963980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE.vhd" "" { Text "C:/Users/lukas/Dropbox/TGM/TGM_4/Semesterprojekt/FPGA/ersteSchritte/DE10_LITE.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612090964090 "|DE10_Lite|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612090964090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "663 " "Implemented 663 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612090964090 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612090964090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612090964090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "530 " "Implemented 530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612090964090 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1612090964090 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612090964090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612090964090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612090964134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 31 12:02:44 2021 " "Processing ended: Sun Jan 31 12:02:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612090964134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612090964134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612090964134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612090964134 ""}
