$date
	Wed Jan 15 21:20:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module stimulus $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var reg 1 $ p $end
$var reg 1 % q $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
1!
$end
#1
0!
0$
1"
#2
1!
1$
0"
#3
0!
0$
1"
#20
1!
1%
1#
#21
0!
0%
0"
#22
1!
1%
1"
#23
0!
0%
0"
#40
1!
1$
0#
#41
0!
0$
1"
#42
1!
1$
0"
#43
0!
0$
1"
#60
1!
1%
1#
#61
0!
0%
0"
#62
1!
1%
1"
#63
0!
0%
0"
#100
