Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Aug  6 20:28:50 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/backprop_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                         Path #1                                                                         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                   |
| Path Delay                | 4.985                                                                                                                                                   |
| Logic Delay               | 4.901(99%)                                                                                                                                              |
| Net Delay                 | 0.084(1%)                                                                                                                                               |
| Clock Skew                | -0.017                                                                                                                                                  |
| Slack                     | 2.978                                                                                                                                                   |
| Clock Uncertainty         | 0.035                                                                                                                                                   |
| Clock Relationship        | Safely Timed                                                                                                                                            |
| Clock Delay Group         | Same Clock                                                                                                                                              |
| Logic Levels              | 12                                                                                                                                                      |
| Routes                    | NA                                                                                                                                                      |
| Logical Path              | DSP_ALU/CLK-(1)-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT/ALU_OUT[0] |
| Start Point Clock         | ap_clk                                                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                                                  |
| DSP Block                 | Seq                                                                                                                                                     |
| RAM Registers             | None-None                                                                                                                                               |
| IO Crossings              | 0                                                                                                                                                       |
| SLR Crossings             | 0                                                                                                                                                       |
| PBlocks                   | 0                                                                                                                                                       |
| High Fanout               | 1                                                                                                                                                       |
| Dont Touch                | 0                                                                                                                                                       |
| Mark Debug                | 0                                                                                                                                                       |
| Start Point Pin Primitive | DSP_ALU/CLK                                                                                                                                             |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[0]                                                                                                                                   |
| Start Point Pin           | DSP_ALU_INST/CLK                                                                                                                                        |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[0]                                                                                                                              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  9 |  10 | 11 |  12 |  13 | 14 | 15 | 16 |  17 | 18 | 19 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 |
+-----------------+-------------+----+-----+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 8.000ns     | 16 | 186 | 85 | 136 | 111 | 66 |  6 | 11 | 102 | 22 | 14 |  7 |  8 |  8 |  8 |  8 |  8 |  2 |  8 |  8 |  8 |  8 | 16 |  8 |  8 | 16 | 16 | 14 | 16 | 16 | 16 | 12 |  8 |  8 |  8 |  2 |
+-----------------+-------------+----+-----+----+-----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


