// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_t_e
//
// Generated
//  by:  wig
//  on:  Mon Jun 26 06:35:31 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../generic.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_t_e.v,v 1.3 2006/06/26 07:42:19 wig Exp $
// $Date: 2006/06/26 07:42:19 $
// $Log: inst_t_e.v,v $
// Revision 1.3  2006/06/26 07:42:19  wig
// Updated io, generic and mde_tests testcases
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.90 2006/06/22 07:13:21 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps



//
//
// Start of Generated Module rtl of inst_t_e
//

// No user `defines in this module


module inst_t_e
//
// Generated Module inst_t
//
	(
	);

// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for inst_a
		inst_a_e inst_a (

		);
		// End of Generated Instance Port Map for inst_a

		// Generated Instance Port Map for inst_e
		inst_e_e inst_e (

		);
		// End of Generated Instance Port Map for inst_e



endmodule
//
// End of Generated Module rtl of inst_t_e
//

//
//!End of Module/s
// --------------------------------------------------------------
