// Seed: 3279511487
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wire  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  wire  id_6,
    input  uwire id_7
);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  assign id_0 = id_8;
  wire id_12;
  module_0(
      id_9, id_0, id_8, id_5, id_6, id_5, id_5, id_3
  );
  wire id_13;
endmodule
