-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Thu Sep 19 22:09:36 2024
-- Host        : DESKTOP-FM3EGBE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_var_ultra_lux_0_0_sim_netlist.vhdl
-- Design      : design_1_var_ultra_lux_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux is
  port (
    lux_state_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tau : in STD_LOGIC_VECTOR ( 29 downto 0 );
    reset : in STD_LOGIC;
    state_freq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux is
  signal \FSM_onehot_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_100_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_101_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_102_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_103_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_104_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_105_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_118_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_119_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_120_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_121_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_122_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_123_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_124_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_125_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_126_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_127_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_128_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_129_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_130_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_131_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_132_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_133_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_19_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_20_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_22_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_23_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_24_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_25_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_26_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_27_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_28_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_29_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_31_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_32_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_33_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_34_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_35_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_36_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_37_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_38_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_40_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_41_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_42_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_43_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_44_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_45_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_46_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_47_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_52_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_53_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_54_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_55_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_56_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_57_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_58_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_59_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_61_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_62_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_63_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_64_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_65_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_66_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_67_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_68_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_81_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_82_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_83_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_84_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_85_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_86_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_87_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_88_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_90_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_91_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_92_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_93_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_94_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_95_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_96_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_97_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_98_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_99_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_39_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_39_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_39_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_51_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_51_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_51_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_60_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_60_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_60_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_60_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_80_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_80_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_80_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_80_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_89_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_89_n_1\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_89_n_2\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg[3]_i_89_n_3\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[2]\ : STD_LOGIC;
  signal counter : STD_LOGIC;
  signal counter0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter[21]_i_1_n_0\ : STD_LOGIC;
  signal \counter[22]_i_1_n_0\ : STD_LOGIC;
  signal \counter[23]_i_1_n_0\ : STD_LOGIC;
  signal \counter[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter[25]_i_1_n_0\ : STD_LOGIC;
  signal \counter[26]_i_1_n_0\ : STD_LOGIC;
  signal \counter[27]_i_1_n_0\ : STD_LOGIC;
  signal \counter[28]_i_1_n_0\ : STD_LOGIC;
  signal \counter[29]_i_1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[30]_i_1_n_0\ : STD_LOGIC;
  signal \counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \counter_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal current_state13_out : STD_LOGIC;
  signal cycles_for_total_states : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal \cycles_for_total_states[10]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[10]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[11]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[12]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[13]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[14]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[15]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[16]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[17]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[18]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[19]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[1]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[20]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[21]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[22]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[23]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[24]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[25]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[26]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[27]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_44_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_45_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_46_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_47_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_49_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_50_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_51_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_52_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_53_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_54_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_55_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_56_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_58_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_59_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_60_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_61_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_62_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_63_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_64_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_65_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_66_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_67_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_68_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_69_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_70_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_71_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_72_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[28]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[2]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[3]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[4]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[5]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[6]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_43_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[7]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[8]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_16_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_17_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_18_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_22_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_23_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_26_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_27_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_28_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_31_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_32_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_33_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_36_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_37_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_38_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_40_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_41_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_42_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states[9]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_14_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_14_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_14_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_19_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_19_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_19_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_19_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_24_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_24_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_24_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_24_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_29_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_29_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_29_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_29_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_34_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_34_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_34_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_34_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_4_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_4_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_4_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_9_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_9_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_i_9_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[23]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[24]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[25]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[26]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[27]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_12_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_21_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_39_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_3_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_48_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_i_57_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[28]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_15_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_1_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_20_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_25_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_30_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_35_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_1\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_2\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_3\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_4\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_5\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_6\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_i_5_n_7\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_for_total_states_reg[9]_P_n_0\ : STD_LOGIC;
  signal cycles_per_all_off_state : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal cycles_per_all_off_state1 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \cycles_per_all_off_state[0]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[10]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[11]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[12]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[13]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[14]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[15]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[16]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[17]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[18]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[19]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[1]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[20]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[21]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[22]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[2]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[3]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[4]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[5]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[6]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[7]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[8]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state[9]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[0]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_12_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_12_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_12_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_14_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_20_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_21_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_22_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_23_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_24_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_25_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_26_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_27_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_28_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_29_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_30_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_31_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_32_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_33_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_34_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_35_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_36_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_37_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_38_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_39_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_40_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_41_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_42_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_43_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_44_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_45_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_46_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_20_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_100_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_101_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_102_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_103_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_104_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_105_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_106_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_107_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_108_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_109_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_110_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_111_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_112_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_113_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_114_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_115_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_116_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_117_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_118_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_119_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_120_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_121_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_122_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_123_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_124_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_125_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_126_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_127_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_128_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_129_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_130_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_131_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_131_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_131_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_131_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_132_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_133_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_134_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_135_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_136_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_137_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_138_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_139_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_140_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_141_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_142_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_143_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_144_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_145_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_146_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_147_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_148_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_149_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_150_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_151_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_152_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_153_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_154_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_155_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_156_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_157_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_158_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_159_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_160_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_161_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_162_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_162_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_162_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_162_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_163_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_164_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_165_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_166_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_167_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_168_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_169_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_170_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_171_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_172_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_173_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_174_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_175_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_176_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_177_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_178_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_179_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_180_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_181_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_182_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_183_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_184_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_185_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_186_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_187_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_188_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_189_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_189_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_189_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_189_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_18_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_18_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_18_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_190_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_191_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_192_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_193_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_194_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_195_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_196_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_197_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_198_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_199_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_200_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_201_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_202_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_203_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_204_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_205_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_206_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_207_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_208_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_209_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_20_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_210_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_211_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_212_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_213_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_214_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_215_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_216_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_217_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_218_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_219_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_21_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_220_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_221_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_222_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_223_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_224_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_225_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_226_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_227_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_228_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_229_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_22_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_230_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_231_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_232_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_233_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_234_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_235_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_236_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_237_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_23_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_24_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_25_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_26_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_27_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_28_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_29_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_30_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_31_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_32_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_33_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_34_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_35_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_36_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_37_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_38_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_39_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_40_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_41_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_42_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_43_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_43_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_43_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_43_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_44_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_44_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_44_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_44_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_45_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_46_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_47_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_48_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_49_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_50_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_51_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_52_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_53_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_54_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_55_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_55_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_55_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_55_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_56_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_57_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_58_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_59_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_5_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_5_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_5_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_60_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_61_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_62_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_63_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_64_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_67_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_68_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_69_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_6_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_6_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_6_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_70_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_71_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_72_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_73_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_74_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_75_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_76_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_77_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_78_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_79_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_80_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_81_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_82_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_83_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_84_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_85_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_86_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_87_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_88_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_89_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_8_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_90_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_91_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_92_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_93_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_94_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_95_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_96_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_96_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_96_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_96_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_97_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_98_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_99_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_100_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_101_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_102_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_103_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_104_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_105_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_106_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_107_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_108_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_109_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_110_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_111_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_112_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_113_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_114_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_115_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_116_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_117_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_118_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_119_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_119_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_119_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_119_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_120_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_121_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_122_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_123_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_124_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_125_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_126_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_127_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_128_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_129_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_130_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_131_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_132_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_133_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_134_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_135_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_136_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_137_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_138_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_139_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_13_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_13_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_13_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_140_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_141_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_142_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_143_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_144_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_145_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_146_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_147_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_148_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_149_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_150_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_151_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_152_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_153_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_154_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_154_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_154_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_154_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_155_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_156_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_157_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_158_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_159_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_160_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_161_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_162_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_163_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_164_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_165_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_166_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_167_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_168_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_169_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_170_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_171_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_172_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_173_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_174_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_175_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_176_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_177_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_178_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_179_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_180_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_181_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_182_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_183_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_184_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_185_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_186_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_187_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_188_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_189_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_190_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_191_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_192_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_193_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_194_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_195_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_196_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_197_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_198_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_199_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_200_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_201_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_202_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_203_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_204_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_205_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_206_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_207_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_208_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_209_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_20_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_210_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_211_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_212_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_213_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_214_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_215_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_216_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_217_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_218_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_219_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_21_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_220_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_221_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_222_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_22_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_22_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_22_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_22_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_23_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_24_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_25_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_26_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_27_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_28_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_29_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_30_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_30_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_30_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_30_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_31_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_32_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_33_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_34_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_35_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_36_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_37_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_38_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_39_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_39_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_39_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_39_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_40_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_41_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_42_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_43_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_46_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_47_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_48_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_49_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_4_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_4_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_4_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_50_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_51_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_52_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_53_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_54_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_55_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_56_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_57_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_58_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_59_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_60_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_61_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_62_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_63_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_64_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_65_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_66_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_67_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_68_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_69_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_70_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_71_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_72_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_73_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_74_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_75_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_75_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_75_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_75_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_76_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_77_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_78_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_79_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_80_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_81_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_82_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_83_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_84_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_85_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_86_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_87_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_88_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_90_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_91_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_92_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_93_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_94_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_95_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_96_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_97_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_98_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_99_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_12_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_12_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_12_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_13_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_15_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_16_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_17_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_18_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_19_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_20_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_21_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_22_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_23_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_24_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_25_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_26_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_27_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_28_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_29_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_30_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_31_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_32_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_33_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_34_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_35_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_36_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_37_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_38_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_39_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_40_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_41_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_42_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_43_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_44_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_45_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_46_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_47_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_48_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_49_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_50_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_51_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_52_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_53_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_all_off_state_reg[9]_P_n_0\ : STD_LOGIC;
  signal cycles_per_on_state : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal cycles_per_on_state10_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cycles_per_on_state[11]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[11]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[15]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[19]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[23]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[23]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[23]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[23]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[27]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[27]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[27]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[27]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[30]_C_i_4_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[30]_C_i_5_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[30]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[30]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[3]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_11_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_12_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_13_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_14_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_6_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_7_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_8_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state[7]_C_i_9_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[0]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[10]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[11]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[12]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[13]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[14]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[15]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[16]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[17]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[18]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[19]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[1]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[20]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[21]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[22]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[23]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[24]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[25]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[26]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[27]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[28]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[29]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[2]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_2_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_i_3_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[30]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[3]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[4]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[5]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[6]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_4\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_5\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_6\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_10_n_7\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_1_n_1\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_1_n_2\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_i_1_n_3\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[7]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[8]_P_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_C_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \cycles_per_on_state_reg[9]_P_n_0\ : STD_LOGIC;
  signal \^lux_state_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[3]_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[10]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[11]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[12]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[13]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[14]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[15]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[16]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[17]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[18]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[19]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[1]_C_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[20]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[21]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[22]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[23]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[24]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[25]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[26]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[27]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[28]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[28]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[2]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[3]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[4]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[5]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[6]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[7]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[8]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_for_total_states_reg[9]_C_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_131_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_162_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_53_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_65_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_66_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_per_all_off_state_reg[22]_LDC_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_all_off_state_reg[2]_LDC_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_on_state_reg[30]_C_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cycles_per_on_state_reg[30]_C_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cycles_per_on_state_reg[30]_C_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cycles_per_on_state_reg[30]_C_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cycles_per_on_state_reg[3]_C_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_5\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[0]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[1]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[2]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[3]\ : label is "S0:0001,S1:0010,S2:0100,S3:1000";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_30\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_51\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_60\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_80\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \FSM_onehot_current_state_reg[3]_i_89\ : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_2\ : label is 35;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[10]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[11]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[14]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[15]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[18]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[19]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[22]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[23]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[23]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[24]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[24]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[25]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[25]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[26]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[26]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[27]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[27]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[28]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[28]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[2]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[3]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[6]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[7]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_for_total_states_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_for_total_states_reg[9]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[10]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[10]_LDC_i_12\ : label is 35;
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_16\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_17\ : label is "soft_lutpair4";
  attribute HLUTNM : string;
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_18\ : label is "lutpair10";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_19\ : label is "lutpair9";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_20\ : label is "lutpair8";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_21\ : label is "lutpair7";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_22\ : label is "lutpair11";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_23\ : label is "lutpair10";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_24\ : label is "lutpair9";
  attribute HLUTNM of \cycles_per_all_off_state_reg[10]_LDC_i_25\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[10]_LDC_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[10]_LDC_i_42\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[11]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[11]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[14]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[14]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[15]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[15]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[18]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[18]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[19]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[19]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[22]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_108\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_11\ : label is "lutpair21";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_12\ : label is "lutpair20";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_126\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_13\ : label is "lutpair19";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_131\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_140\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_16\ : label is "lutpair21";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_162\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_17\ : label is "lutpair20";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_171\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_189\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_27\ : label is "lutpair31";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_28\ : label is "lutpair30";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_3\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_32\ : label is "lutpair31";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_33\ : label is "lutpair30";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_44\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_45\ : label is "lutpair18";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_46\ : label is "lutpair17";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_47\ : label is "lutpair16";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_48\ : label is "lutpair15";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_49\ : label is "lutpair19";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_5\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_50\ : label is "lutpair18";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_51\ : label is "lutpair17";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_52\ : label is "lutpair16";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_53\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_67\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_7\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_79\ : label is "lutpair14";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_8\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_80\ : label is "lutpair13";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_81\ : label is "lutpair12";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_82\ : label is "lutpair11";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_83\ : label is "lutpair15";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_84\ : label is "lutpair14";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_85\ : label is "lutpair13";
  attribute HLUTNM of \cycles_per_all_off_state_reg[22]_LDC_i_86\ : label is "lutpair12";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_87\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[22]_LDC_i_96\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[2]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_118\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_119\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_120\ : label is "lutpair26";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_121\ : label is "lutpair25";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_122\ : label is "lutpair24";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_123\ : label is "lutpair23";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_124\ : label is "lutpair27";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_125\ : label is "lutpair26";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_126\ : label is "lutpair25";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_127\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_13\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_154\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_155\ : label is "lutpair22";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_156\ : label is "lutpair33";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_159\ : label is "lutpair23";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_160\ : label is "lutpair22";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_161\ : label is "lutpair33";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_30\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_4\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_47\ : label is "lutpair2";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_48\ : label is "lutpair1";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_49\ : label is "lutpair0";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_50\ : label is "lutpair32";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_51\ : label is "lutpair3";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_52\ : label is "lutpair2";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_53\ : label is "lutpair1";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_54\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[2]_LDC_i_75\ : label is 35;
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_77\ : label is "lutpair29";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_78\ : label is "lutpair28";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_79\ : label is "lutpair27";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_82\ : label is "lutpair29";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_83\ : label is "lutpair28";
  attribute HLUTNM of \cycles_per_all_off_state_reg[2]_LDC_i_94\ : label is "lutpair32";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[3]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[3]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[6]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[6]_LDC_i_12\ : label is 35;
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_14\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_18\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_19\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_20\ : label is "soft_lutpair2";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_21\ : label is "lutpair6";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_22\ : label is "lutpair5";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_23\ : label is "lutpair4";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_24\ : label is "lutpair3";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_25\ : label is "lutpair7";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_26\ : label is "lutpair6";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_27\ : label is "lutpair5";
  attribute HLUTNM of \cycles_per_all_off_state_reg[6]_LDC_i_28\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[6]_LDC_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[6]_LDC_i_49\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[7]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_all_off_state_reg[7]_LDC_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_all_off_state_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_all_off_state_reg[9]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[10]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[11]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[11]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[14]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[15]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[15]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[16]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[16]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[17]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[17]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[18]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[18]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[19]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[19]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[19]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[1]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[20]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[20]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[21]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[21]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[22]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[22]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[23]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[23]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[23]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[24]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[24]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[25]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[25]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[26]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[26]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[27]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[27]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[27]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[28]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[28]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[29]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[29]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[2]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[30]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[30]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[30]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[3]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[3]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[6]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \cycles_per_on_state_reg[7]_C_i_1\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[7]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \cycles_per_on_state_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \cycles_per_on_state_reg[9]_LDC\ : label is "VCC:GE";
begin
  lux_state_out(1 downto 0) <= \^lux_state_out\(1 downto 0);
\FSM_onehot_current_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABA"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      I1 => \^lux_state_out\(0),
      I2 => \^lux_state_out\(1),
      I3 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_current_state_reg_n_0_[0]\,
      O => \FSM_onehot_current_state[0]_i_1_n_0\
    );
\FSM_onehot_current_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      O => \FSM_onehot_current_state[1]_i_1_n_0\
    );
\FSM_onehot_current_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lux_state_out\(0),
      I1 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      I2 => \FSM_onehot_current_state_reg_n_0_[0]\,
      O => \FSM_onehot_current_state[2]_i_1_n_0\
    );
\FSM_onehot_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAAAAAEEEA"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      I1 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      I2 => \^lux_state_out\(0),
      I3 => \^lux_state_out\(1),
      I4 => current_state13_out,
      I5 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      O => \FSM_onehot_current_state[3]_i_1_n_0\
    );
\FSM_onehot_current_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[26]_C_n_0\,
      I1 => \cycles_per_on_state_reg[26]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[26]_P_n_0\,
      I3 => \cycles_per_on_state_reg[27]_C_n_0\,
      I4 => \cycles_per_on_state_reg[27]_LDC_n_0\,
      I5 => \cycles_per_on_state_reg[27]_P_n_0\,
      O => \FSM_onehot_current_state[3]_i_10_n_0\
    );
\FSM_onehot_current_state[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(2),
      I1 => \cycles_per_on_state_reg[2]_C_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_P_n_0\,
      I4 => cycles_per_on_state(3),
      I5 => cycles_per_all_off_state(3),
      O => \FSM_onehot_current_state[3]_i_100_n_0\
    );
\FSM_onehot_current_state[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(0),
      I1 => \cycles_per_on_state_reg[0]_C_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_P_n_0\,
      I4 => cycles_per_on_state(1),
      I5 => cycles_per_all_off_state(1),
      O => \FSM_onehot_current_state[3]_i_101_n_0\
    );
\FSM_onehot_current_state[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(6),
      I1 => \cycles_per_on_state_reg[6]_P_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_C_n_0\,
      I4 => cycles_per_all_off_state(7),
      I5 => cycles_per_on_state(7),
      O => \FSM_onehot_current_state[3]_i_102_n_0\
    );
\FSM_onehot_current_state[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(4),
      I1 => \cycles_per_on_state_reg[4]_P_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_C_n_0\,
      I4 => cycles_per_all_off_state(5),
      I5 => cycles_per_on_state(5),
      O => \FSM_onehot_current_state[3]_i_103_n_0\
    );
\FSM_onehot_current_state[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(2),
      I1 => \cycles_per_on_state_reg[2]_P_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_C_n_0\,
      I4 => cycles_per_all_off_state(3),
      I5 => cycles_per_on_state(3),
      O => \FSM_onehot_current_state[3]_i_104_n_0\
    );
\FSM_onehot_current_state[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(0),
      I1 => \cycles_per_on_state_reg[0]_P_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_C_n_0\,
      I4 => cycles_per_all_off_state(1),
      I5 => cycles_per_on_state(1),
      O => \FSM_onehot_current_state[3]_i_105_n_0\
    );
\FSM_onehot_current_state[3]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      O => cycles_per_all_off_state(14)
    );
\FSM_onehot_current_state[3]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[15]_P_n_0\,
      I1 => \cycles_per_on_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[15]_C_n_0\,
      O => cycles_per_on_state(15)
    );
\FSM_onehot_current_state[3]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[15]_C_n_0\,
      O => cycles_per_all_off_state(15)
    );
\FSM_onehot_current_state[3]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      O => cycles_per_all_off_state(12)
    );
\FSM_onehot_current_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[24]_C_n_0\,
      I1 => \cycles_per_on_state_reg[24]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[24]_P_n_0\,
      I3 => \cycles_per_on_state_reg[25]_C_n_0\,
      I4 => \cycles_per_on_state_reg[25]_LDC_n_0\,
      I5 => \cycles_per_on_state_reg[25]_P_n_0\,
      O => \FSM_onehot_current_state[3]_i_11_n_0\
    );
\FSM_onehot_current_state[3]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[13]_P_n_0\,
      I1 => \cycles_per_on_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[13]_C_n_0\,
      O => cycles_per_on_state(13)
    );
\FSM_onehot_current_state[3]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[13]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[13]_C_n_0\,
      O => cycles_per_all_off_state(13)
    );
\FSM_onehot_current_state[3]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      O => cycles_per_all_off_state(10)
    );
\FSM_onehot_current_state[3]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[11]_P_n_0\,
      I1 => \cycles_per_on_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[11]_C_n_0\,
      O => cycles_per_on_state(11)
    );
\FSM_onehot_current_state[3]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[11]_C_n_0\,
      O => cycles_per_all_off_state(11)
    );
\FSM_onehot_current_state[3]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      O => cycles_per_all_off_state(8)
    );
\FSM_onehot_current_state[3]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[9]_P_n_0\,
      I1 => \cycles_per_on_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[9]_C_n_0\,
      O => cycles_per_on_state(9)
    );
\FSM_onehot_current_state[3]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[9]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[9]_C_n_0\,
      O => cycles_per_all_off_state(9)
    );
\FSM_onehot_current_state[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_on_state_reg[6]_C_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_P_n_0\,
      I4 => cycles_per_on_state(7),
      I5 => \counter_reg_n_0_[7]\,
      O => \FSM_onehot_current_state[3]_i_118_n_0\
    );
\FSM_onehot_current_state[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_on_state_reg[4]_C_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_P_n_0\,
      I4 => cycles_per_on_state(5),
      I5 => \counter_reg_n_0_[5]\,
      O => \FSM_onehot_current_state[3]_i_119_n_0\
    );
\FSM_onehot_current_state[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_on_state_reg[2]_C_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_P_n_0\,
      I4 => cycles_per_on_state(3),
      I5 => \counter_reg_n_0_[3]\,
      O => \FSM_onehot_current_state[3]_i_120_n_0\
    );
\FSM_onehot_current_state[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_on_state_reg[0]_C_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_P_n_0\,
      I4 => cycles_per_on_state(1),
      I5 => \counter_reg_n_0_[1]\,
      O => \FSM_onehot_current_state[3]_i_121_n_0\
    );
\FSM_onehot_current_state[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_on_state_reg[6]_P_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_C_n_0\,
      I4 => \counter_reg_n_0_[7]\,
      I5 => cycles_per_on_state(7),
      O => \FSM_onehot_current_state[3]_i_122_n_0\
    );
\FSM_onehot_current_state[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_on_state_reg[4]_P_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_C_n_0\,
      I4 => \counter_reg_n_0_[5]\,
      I5 => cycles_per_on_state(5),
      O => \FSM_onehot_current_state[3]_i_123_n_0\
    );
\FSM_onehot_current_state[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_on_state_reg[2]_P_n_0\,
      I2 => \cycles_per_on_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[2]_C_n_0\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cycles_per_on_state(3),
      O => \FSM_onehot_current_state[3]_i_124_n_0\
    );
\FSM_onehot_current_state[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \cycles_per_on_state_reg[0]_P_n_0\,
      I2 => \cycles_per_on_state_reg[0]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[0]_C_n_0\,
      I4 => \counter_reg_n_0_[1]\,
      I5 => cycles_per_on_state(1),
      O => \FSM_onehot_current_state[3]_i_125_n_0\
    );
\FSM_onehot_current_state[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I4 => cycles_per_all_off_state(7),
      I5 => \counter_reg_n_0_[7]\,
      O => \FSM_onehot_current_state[3]_i_126_n_0\
    );
\FSM_onehot_current_state[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I4 => cycles_per_all_off_state(5),
      I5 => \counter_reg_n_0_[5]\,
      O => \FSM_onehot_current_state[3]_i_127_n_0\
    );
\FSM_onehot_current_state[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I4 => cycles_per_all_off_state(3),
      I5 => \counter_reg_n_0_[3]\,
      O => \FSM_onehot_current_state[3]_i_128_n_0\
    );
\FSM_onehot_current_state[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => cycles_per_all_off_state(0),
      I2 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      I3 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I4 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      I5 => \counter_reg_n_0_[1]\,
      O => \FSM_onehot_current_state[3]_i_129_n_0\
    );
\FSM_onehot_current_state[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \cycles_per_on_state_reg[30]_C_n_0\,
      I2 => \cycles_per_on_state_reg[30]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[30]_P_n_0\,
      I4 => \counter_reg_n_0_[31]\,
      O => \FSM_onehot_current_state[3]_i_13_n_0\
    );
\FSM_onehot_current_state[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I4 => \counter_reg_n_0_[7]\,
      I5 => cycles_per_all_off_state(7),
      O => \FSM_onehot_current_state[3]_i_130_n_0\
    );
\FSM_onehot_current_state[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I4 => \counter_reg_n_0_[5]\,
      I5 => cycles_per_all_off_state(5),
      O => \FSM_onehot_current_state[3]_i_131_n_0\
    );
\FSM_onehot_current_state[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cycles_per_all_off_state(3),
      O => \FSM_onehot_current_state[3]_i_132_n_0\
    );
\FSM_onehot_current_state[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => cycles_per_all_off_state(0),
      I2 => \counter_reg_n_0_[1]\,
      I3 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      I4 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I5 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      O => \FSM_onehot_current_state[3]_i_133_n_0\
    );
\FSM_onehot_current_state[3]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      O => cycles_per_all_off_state(6)
    );
\FSM_onehot_current_state[3]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[7]_P_n_0\,
      I1 => \cycles_per_on_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[7]_C_n_0\,
      O => cycles_per_on_state(7)
    );
\FSM_onehot_current_state[3]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[7]_C_n_0\,
      O => cycles_per_all_off_state(7)
    );
\FSM_onehot_current_state[3]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      O => cycles_per_all_off_state(4)
    );
\FSM_onehot_current_state[3]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[5]_P_n_0\,
      I1 => \cycles_per_on_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[5]_C_n_0\,
      O => cycles_per_on_state(5)
    );
\FSM_onehot_current_state[3]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[5]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[5]_C_n_0\,
      O => cycles_per_all_off_state(5)
    );
\FSM_onehot_current_state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \cycles_per_on_state_reg[28]_C_n_0\,
      I2 => \cycles_per_on_state_reg[28]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[28]_P_n_0\,
      I4 => cycles_per_on_state(29),
      I5 => \counter_reg_n_0_[29]\,
      O => \FSM_onehot_current_state[3]_i_14_n_0\
    );
\FSM_onehot_current_state[3]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      O => cycles_per_all_off_state(2)
    );
\FSM_onehot_current_state[3]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[3]_P_n_0\,
      I1 => \cycles_per_on_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[3]_C_n_0\,
      O => cycles_per_on_state(3)
    );
\FSM_onehot_current_state[3]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[3]_C_n_0\,
      O => cycles_per_all_off_state(3)
    );
\FSM_onehot_current_state[3]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      O => cycles_per_all_off_state(0)
    );
\FSM_onehot_current_state[3]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[1]_P_n_0\,
      I1 => \cycles_per_on_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[1]_C_n_0\,
      O => cycles_per_on_state(1)
    );
\FSM_onehot_current_state[3]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      O => cycles_per_all_off_state(1)
    );
\FSM_onehot_current_state[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_on_state_reg[26]_C_n_0\,
      I2 => \cycles_per_on_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[26]_P_n_0\,
      I4 => cycles_per_on_state(27),
      I5 => \counter_reg_n_0_[27]\,
      O => \FSM_onehot_current_state[3]_i_15_n_0\
    );
\FSM_onehot_current_state[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_on_state_reg[24]_C_n_0\,
      I2 => \cycles_per_on_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[24]_P_n_0\,
      I4 => cycles_per_on_state(25),
      I5 => \counter_reg_n_0_[25]\,
      O => \FSM_onehot_current_state[3]_i_16_n_0\
    );
\FSM_onehot_current_state[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \cycles_per_on_state_reg[30]_P_n_0\,
      I2 => \cycles_per_on_state_reg[30]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_n_0\,
      I4 => \counter_reg_n_0_[31]\,
      O => \FSM_onehot_current_state[3]_i_17_n_0\
    );
\FSM_onehot_current_state[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \cycles_per_on_state_reg[28]_P_n_0\,
      I2 => \cycles_per_on_state_reg[28]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[28]_C_n_0\,
      I4 => \counter_reg_n_0_[29]\,
      I5 => cycles_per_on_state(29),
      O => \FSM_onehot_current_state[3]_i_18_n_0\
    );
\FSM_onehot_current_state[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \cycles_per_on_state_reg[26]_P_n_0\,
      I2 => \cycles_per_on_state_reg[26]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[26]_C_n_0\,
      I4 => \counter_reg_n_0_[27]\,
      I5 => cycles_per_on_state(27),
      O => \FSM_onehot_current_state[3]_i_19_n_0\
    );
\FSM_onehot_current_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => \^lux_state_out\(0),
      O => \FSM_onehot_current_state[3]_i_2_n_0\
    );
\FSM_onehot_current_state[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \cycles_per_on_state_reg[24]_P_n_0\,
      I2 => \cycles_per_on_state_reg[24]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[24]_C_n_0\,
      I4 => \counter_reg_n_0_[25]\,
      I5 => cycles_per_on_state(25),
      O => \FSM_onehot_current_state[3]_i_20_n_0\
    );
\FSM_onehot_current_state[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \FSM_onehot_current_state[3]_i_22_n_0\
    );
\FSM_onehot_current_state[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \FSM_onehot_current_state[3]_i_23_n_0\
    );
\FSM_onehot_current_state[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \FSM_onehot_current_state[3]_i_24_n_0\
    );
\FSM_onehot_current_state[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \FSM_onehot_current_state[3]_i_25_n_0\
    );
\FSM_onehot_current_state[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \FSM_onehot_current_state[3]_i_26_n_0\
    );
\FSM_onehot_current_state[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \FSM_onehot_current_state[3]_i_27_n_0\
    );
\FSM_onehot_current_state[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \FSM_onehot_current_state[3]_i_28_n_0\
    );
\FSM_onehot_current_state[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \FSM_onehot_current_state[3]_i_29_n_0\
    );
\FSM_onehot_current_state[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004700"
    )
        port map (
      I0 => \cycles_per_on_state_reg[22]_P_n_0\,
      I1 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[22]_C_n_0\,
      I3 => cycles_per_all_off_state(22),
      I4 => cycles_per_on_state(23),
      O => \FSM_onehot_current_state[3]_i_31_n_0\
    );
\FSM_onehot_current_state[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(20),
      I1 => \cycles_per_on_state_reg[20]_C_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_P_n_0\,
      I4 => cycles_per_on_state(21),
      I5 => cycles_per_all_off_state(21),
      O => \FSM_onehot_current_state[3]_i_32_n_0\
    );
\FSM_onehot_current_state[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(18),
      I1 => \cycles_per_on_state_reg[18]_C_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_P_n_0\,
      I4 => cycles_per_on_state(19),
      I5 => cycles_per_all_off_state(19),
      O => \FSM_onehot_current_state[3]_i_33_n_0\
    );
\FSM_onehot_current_state[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(16),
      I1 => \cycles_per_on_state_reg[16]_C_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_P_n_0\,
      I4 => cycles_per_on_state(17),
      I5 => cycles_per_all_off_state(17),
      O => \FSM_onehot_current_state[3]_i_34_n_0\
    );
\FSM_onehot_current_state[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(22),
      I1 => \cycles_per_on_state_reg[22]_P_n_0\,
      I2 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[22]_C_n_0\,
      I4 => cycles_per_on_state(23),
      O => \FSM_onehot_current_state[3]_i_35_n_0\
    );
\FSM_onehot_current_state[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(20),
      I1 => \cycles_per_on_state_reg[20]_P_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_C_n_0\,
      I4 => cycles_per_all_off_state(21),
      I5 => cycles_per_on_state(21),
      O => \FSM_onehot_current_state[3]_i_36_n_0\
    );
\FSM_onehot_current_state[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(18),
      I1 => \cycles_per_on_state_reg[18]_P_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_C_n_0\,
      I4 => cycles_per_all_off_state(19),
      I5 => cycles_per_on_state(19),
      O => \FSM_onehot_current_state[3]_i_37_n_0\
    );
\FSM_onehot_current_state[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(16),
      I1 => \cycles_per_on_state_reg[16]_P_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_C_n_0\,
      I4 => cycles_per_all_off_state(17),
      I5 => cycles_per_on_state(17),
      O => \FSM_onehot_current_state[3]_i_38_n_0\
    );
\FSM_onehot_current_state[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_on_state_reg[22]_C_n_0\,
      I2 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[22]_P_n_0\,
      I4 => cycles_per_on_state(23),
      I5 => \counter_reg_n_0_[23]\,
      O => \FSM_onehot_current_state[3]_i_40_n_0\
    );
\FSM_onehot_current_state[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_on_state_reg[20]_C_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_P_n_0\,
      I4 => cycles_per_on_state(21),
      I5 => \counter_reg_n_0_[21]\,
      O => \FSM_onehot_current_state[3]_i_41_n_0\
    );
\FSM_onehot_current_state[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_on_state_reg[18]_C_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_P_n_0\,
      I4 => cycles_per_on_state(19),
      I5 => \counter_reg_n_0_[19]\,
      O => \FSM_onehot_current_state[3]_i_42_n_0\
    );
\FSM_onehot_current_state[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_on_state_reg[16]_C_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_P_n_0\,
      I4 => cycles_per_on_state(17),
      I5 => \counter_reg_n_0_[17]\,
      O => \FSM_onehot_current_state[3]_i_43_n_0\
    );
\FSM_onehot_current_state[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_on_state_reg[22]_P_n_0\,
      I2 => \cycles_per_on_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[22]_C_n_0\,
      I4 => \counter_reg_n_0_[23]\,
      I5 => cycles_per_on_state(23),
      O => \FSM_onehot_current_state[3]_i_44_n_0\
    );
\FSM_onehot_current_state[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_on_state_reg[20]_P_n_0\,
      I2 => \cycles_per_on_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[20]_C_n_0\,
      I4 => \counter_reg_n_0_[21]\,
      I5 => cycles_per_on_state(21),
      O => \FSM_onehot_current_state[3]_i_45_n_0\
    );
\FSM_onehot_current_state[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_on_state_reg[18]_P_n_0\,
      I2 => \cycles_per_on_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[18]_C_n_0\,
      I4 => \counter_reg_n_0_[19]\,
      I5 => cycles_per_on_state(19),
      O => \FSM_onehot_current_state[3]_i_46_n_0\
    );
\FSM_onehot_current_state[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_on_state_reg[16]_P_n_0\,
      I2 => \cycles_per_on_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[16]_C_n_0\,
      I4 => \counter_reg_n_0_[17]\,
      I5 => cycles_per_on_state(17),
      O => \FSM_onehot_current_state[3]_i_47_n_0\
    );
\FSM_onehot_current_state[3]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[29]_P_n_0\,
      I1 => \cycles_per_on_state_reg[29]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[29]_C_n_0\,
      O => cycles_per_on_state(29)
    );
\FSM_onehot_current_state[3]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[27]_P_n_0\,
      I1 => \cycles_per_on_state_reg[27]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[27]_C_n_0\,
      O => cycles_per_on_state(27)
    );
\FSM_onehot_current_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_current_state_reg_n_0_[2]\,
      O => current_state13_out
    );
\FSM_onehot_current_state[3]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[25]_P_n_0\,
      I1 => \cycles_per_on_state_reg[25]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[25]_C_n_0\,
      O => cycles_per_on_state(25)
    );
\FSM_onehot_current_state[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I4 => \counter_reg_n_0_[23]\,
      O => \FSM_onehot_current_state[3]_i_52_n_0\
    );
\FSM_onehot_current_state[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I4 => cycles_per_all_off_state(21),
      I5 => \counter_reg_n_0_[21]\,
      O => \FSM_onehot_current_state[3]_i_53_n_0\
    );
\FSM_onehot_current_state[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I4 => cycles_per_all_off_state(19),
      I5 => \counter_reg_n_0_[19]\,
      O => \FSM_onehot_current_state[3]_i_54_n_0\
    );
\FSM_onehot_current_state[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I4 => cycles_per_all_off_state(17),
      I5 => \counter_reg_n_0_[17]\,
      O => \FSM_onehot_current_state[3]_i_55_n_0\
    );
\FSM_onehot_current_state[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I4 => \counter_reg_n_0_[23]\,
      O => \FSM_onehot_current_state[3]_i_56_n_0\
    );
\FSM_onehot_current_state[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I4 => \counter_reg_n_0_[21]\,
      I5 => cycles_per_all_off_state(21),
      O => \FSM_onehot_current_state[3]_i_57_n_0\
    );
\FSM_onehot_current_state[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I4 => \counter_reg_n_0_[19]\,
      I5 => cycles_per_all_off_state(19),
      O => \FSM_onehot_current_state[3]_i_58_n_0\
    );
\FSM_onehot_current_state[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I4 => \counter_reg_n_0_[17]\,
      I5 => cycles_per_all_off_state(17),
      O => \FSM_onehot_current_state[3]_i_59_n_0\
    );
\FSM_onehot_current_state[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(14),
      I1 => \cycles_per_on_state_reg[14]_C_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_P_n_0\,
      I4 => cycles_per_on_state(15),
      I5 => cycles_per_all_off_state(15),
      O => \FSM_onehot_current_state[3]_i_61_n_0\
    );
\FSM_onehot_current_state[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(12),
      I1 => \cycles_per_on_state_reg[12]_C_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_P_n_0\,
      I4 => cycles_per_on_state(13),
      I5 => cycles_per_all_off_state(13),
      O => \FSM_onehot_current_state[3]_i_62_n_0\
    );
\FSM_onehot_current_state[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(10),
      I1 => \cycles_per_on_state_reg[10]_C_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_P_n_0\,
      I4 => cycles_per_on_state(11),
      I5 => cycles_per_all_off_state(11),
      O => \FSM_onehot_current_state[3]_i_63_n_0\
    );
\FSM_onehot_current_state[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(8),
      I1 => \cycles_per_on_state_reg[8]_C_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_P_n_0\,
      I4 => cycles_per_on_state(9),
      I5 => cycles_per_all_off_state(9),
      O => \FSM_onehot_current_state[3]_i_64_n_0\
    );
\FSM_onehot_current_state[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(14),
      I1 => \cycles_per_on_state_reg[14]_P_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_C_n_0\,
      I4 => cycles_per_all_off_state(15),
      I5 => cycles_per_on_state(15),
      O => \FSM_onehot_current_state[3]_i_65_n_0\
    );
\FSM_onehot_current_state[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(12),
      I1 => \cycles_per_on_state_reg[12]_P_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_C_n_0\,
      I4 => cycles_per_all_off_state(13),
      I5 => cycles_per_on_state(13),
      O => \FSM_onehot_current_state[3]_i_66_n_0\
    );
\FSM_onehot_current_state[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(10),
      I1 => \cycles_per_on_state_reg[10]_P_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_C_n_0\,
      I4 => cycles_per_all_off_state(11),
      I5 => cycles_per_on_state(11),
      O => \FSM_onehot_current_state[3]_i_67_n_0\
    );
\FSM_onehot_current_state[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => cycles_per_all_off_state(8),
      I1 => \cycles_per_on_state_reg[8]_P_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_C_n_0\,
      I4 => cycles_per_all_off_state(9),
      I5 => cycles_per_on_state(9),
      O => \FSM_onehot_current_state[3]_i_68_n_0\
    );
\FSM_onehot_current_state[3]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      O => cycles_per_all_off_state(22)
    );
\FSM_onehot_current_state[3]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[23]_P_n_0\,
      I1 => \cycles_per_on_state_reg[23]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[23]_C_n_0\,
      O => cycles_per_on_state(23)
    );
\FSM_onehot_current_state[3]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      O => cycles_per_all_off_state(20)
    );
\FSM_onehot_current_state[3]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[21]_P_n_0\,
      I1 => \cycles_per_on_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[21]_C_n_0\,
      O => cycles_per_on_state(21)
    );
\FSM_onehot_current_state[3]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[21]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[21]_C_n_0\,
      O => cycles_per_all_off_state(21)
    );
\FSM_onehot_current_state[3]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      O => cycles_per_all_off_state(18)
    );
\FSM_onehot_current_state[3]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[19]_P_n_0\,
      I1 => \cycles_per_on_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[19]_C_n_0\,
      O => cycles_per_on_state(19)
    );
\FSM_onehot_current_state[3]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[19]_C_n_0\,
      O => cycles_per_all_off_state(19)
    );
\FSM_onehot_current_state[3]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      O => cycles_per_all_off_state(16)
    );
\FSM_onehot_current_state[3]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_on_state_reg[17]_P_n_0\,
      I1 => \cycles_per_on_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[17]_C_n_0\,
      O => cycles_per_on_state(17)
    );
\FSM_onehot_current_state[3]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[17]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[17]_C_n_0\,
      O => cycles_per_all_off_state(17)
    );
\FSM_onehot_current_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[30]_C_n_0\,
      I1 => \cycles_per_on_state_reg[30]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[30]_P_n_0\,
      O => \FSM_onehot_current_state[3]_i_8_n_0\
    );
\FSM_onehot_current_state[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_on_state_reg[14]_C_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_P_n_0\,
      I4 => cycles_per_on_state(15),
      I5 => \counter_reg_n_0_[15]\,
      O => \FSM_onehot_current_state[3]_i_81_n_0\
    );
\FSM_onehot_current_state[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_on_state_reg[12]_C_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_P_n_0\,
      I4 => cycles_per_on_state(13),
      I5 => \counter_reg_n_0_[13]\,
      O => \FSM_onehot_current_state[3]_i_82_n_0\
    );
\FSM_onehot_current_state[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_on_state_reg[10]_C_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_P_n_0\,
      I4 => cycles_per_on_state(11),
      I5 => \counter_reg_n_0_[11]\,
      O => \FSM_onehot_current_state[3]_i_83_n_0\
    );
\FSM_onehot_current_state[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_on_state_reg[8]_C_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_P_n_0\,
      I4 => cycles_per_on_state(9),
      I5 => \counter_reg_n_0_[9]\,
      O => \FSM_onehot_current_state[3]_i_84_n_0\
    );
\FSM_onehot_current_state[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_on_state_reg[14]_P_n_0\,
      I2 => \cycles_per_on_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[14]_C_n_0\,
      I4 => \counter_reg_n_0_[15]\,
      I5 => cycles_per_on_state(15),
      O => \FSM_onehot_current_state[3]_i_85_n_0\
    );
\FSM_onehot_current_state[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_on_state_reg[12]_P_n_0\,
      I2 => \cycles_per_on_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[12]_C_n_0\,
      I4 => \counter_reg_n_0_[13]\,
      I5 => cycles_per_on_state(13),
      O => \FSM_onehot_current_state[3]_i_86_n_0\
    );
\FSM_onehot_current_state[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_on_state_reg[10]_P_n_0\,
      I2 => \cycles_per_on_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[10]_C_n_0\,
      I4 => \counter_reg_n_0_[11]\,
      I5 => cycles_per_on_state(11),
      O => \FSM_onehot_current_state[3]_i_87_n_0\
    );
\FSM_onehot_current_state[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_on_state_reg[8]_P_n_0\,
      I2 => \cycles_per_on_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[8]_C_n_0\,
      I4 => \counter_reg_n_0_[9]\,
      I5 => cycles_per_on_state(9),
      O => \FSM_onehot_current_state[3]_i_88_n_0\
    );
\FSM_onehot_current_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001D1D1D001D"
    )
        port map (
      I0 => \cycles_per_on_state_reg[28]_C_n_0\,
      I1 => \cycles_per_on_state_reg[28]_LDC_n_0\,
      I2 => \cycles_per_on_state_reg[28]_P_n_0\,
      I3 => \cycles_per_on_state_reg[29]_C_n_0\,
      I4 => \cycles_per_on_state_reg[29]_LDC_n_0\,
      I5 => \cycles_per_on_state_reg[29]_P_n_0\,
      O => \FSM_onehot_current_state[3]_i_9_n_0\
    );
\FSM_onehot_current_state[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I4 => cycles_per_all_off_state(15),
      I5 => \counter_reg_n_0_[15]\,
      O => \FSM_onehot_current_state[3]_i_90_n_0\
    );
\FSM_onehot_current_state[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I4 => cycles_per_all_off_state(13),
      I5 => \counter_reg_n_0_[13]\,
      O => \FSM_onehot_current_state[3]_i_91_n_0\
    );
\FSM_onehot_current_state[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I4 => cycles_per_all_off_state(11),
      I5 => \counter_reg_n_0_[11]\,
      O => \FSM_onehot_current_state[3]_i_92_n_0\
    );
\FSM_onehot_current_state[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I4 => cycles_per_all_off_state(9),
      I5 => \counter_reg_n_0_[9]\,
      O => \FSM_onehot_current_state[3]_i_93_n_0\
    );
\FSM_onehot_current_state[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I4 => \counter_reg_n_0_[15]\,
      I5 => cycles_per_all_off_state(15),
      O => \FSM_onehot_current_state[3]_i_94_n_0\
    );
\FSM_onehot_current_state[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I4 => \counter_reg_n_0_[13]\,
      I5 => cycles_per_all_off_state(13),
      O => \FSM_onehot_current_state[3]_i_95_n_0\
    );
\FSM_onehot_current_state[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I4 => \counter_reg_n_0_[11]\,
      I5 => cycles_per_all_off_state(11),
      O => \FSM_onehot_current_state[3]_i_96_n_0\
    );
\FSM_onehot_current_state[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I3 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I4 => \counter_reg_n_0_[9]\,
      I5 => cycles_per_all_off_state(9),
      O => \FSM_onehot_current_state[3]_i_97_n_0\
    );
\FSM_onehot_current_state[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(6),
      I1 => \cycles_per_on_state_reg[6]_C_n_0\,
      I2 => \cycles_per_on_state_reg[6]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[6]_P_n_0\,
      I4 => cycles_per_on_state(7),
      I5 => cycles_per_all_off_state(7),
      O => \FSM_onehot_current_state[3]_i_98_n_0\
    );
\FSM_onehot_current_state[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => cycles_per_all_off_state(4),
      I1 => \cycles_per_on_state_reg[4]_C_n_0\,
      I2 => \cycles_per_on_state_reg[4]_LDC_n_0\,
      I3 => \cycles_per_on_state_reg[4]_P_n_0\,
      I4 => cycles_per_on_state(5),
      I5 => cycles_per_all_off_state(5),
      O => \FSM_onehot_current_state[3]_i_99_n_0\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      D => \FSM_onehot_current_state[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_current_state_reg_n_0_[0]\
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[1]_i_1_n_0\,
      Q => \^lux_state_out\(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[2]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[2]\
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_current_state[3]_i_2_n_0\,
      Q => \^lux_state_out\(1)
    );
\FSM_onehot_current_state_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_39_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_12_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_12_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_12_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_40_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_41_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_42_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_43_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_44_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_45_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_46_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_47_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_51_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_21_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_21_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_21_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_52_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_53_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_54_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_55_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_56_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_57_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_58_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_59_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_7_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_3_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_3_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_8_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_9_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_10_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_11_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_60_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_30_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_30_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_30_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_61_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_62_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_63_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_64_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_65_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_66_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_67_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_68_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_80_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_39_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_39_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_39_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_81_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_82_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_83_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_84_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_85_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_86_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_87_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_88_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_12_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_4_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_4_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_13_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_14_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_15_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_16_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_17_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_18_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_19_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_20_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_89_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_51_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_51_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_51_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_90_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_91_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_92_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_93_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_94_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_95_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_96_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_97_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_21_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_6_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_6_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_22_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_23_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_24_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_25_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_26_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_27_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_28_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_29_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_current_state_reg[3]_i_60_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_60_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_60_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_60_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_onehot_current_state[3]_i_98_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_99_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_100_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_101_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_102_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_103_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_104_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_105_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \FSM_onehot_current_state_reg[3]_i_30_n_0\,
      CO(3) => \FSM_onehot_current_state_reg[3]_i_7_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_7_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_7_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \FSM_onehot_current_state[3]_i_31_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_32_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_33_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_34_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_35_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_36_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_37_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_38_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_current_state_reg[3]_i_80_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_80_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_80_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_80_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_onehot_current_state[3]_i_118_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_119_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_120_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_121_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_122_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_123_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_124_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_125_n_0\
    );
\FSM_onehot_current_state_reg[3]_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \FSM_onehot_current_state_reg[3]_i_89_n_0\,
      CO(2) => \FSM_onehot_current_state_reg[3]_i_89_n_1\,
      CO(1) => \FSM_onehot_current_state_reg[3]_i_89_n_2\,
      CO(0) => \FSM_onehot_current_state_reg[3]_i_89_n_3\,
      CYINIT => '1',
      DI(3) => \FSM_onehot_current_state[3]_i_126_n_0\,
      DI(2) => \FSM_onehot_current_state[3]_i_127_n_0\,
      DI(1) => \FSM_onehot_current_state[3]_i_128_n_0\,
      DI(0) => \FSM_onehot_current_state[3]_i_129_n_0\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[3]_i_89_O_UNCONNECTED\(3 downto 0),
      S(3) => \FSM_onehot_current_state[3]_i_130_n_0\,
      S(2) => \FSM_onehot_current_state[3]_i_131_n_0\,
      S(1) => \FSM_onehot_current_state[3]_i_132_n_0\,
      S(0) => \FSM_onehot_current_state[3]_i_133_n_0\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540057"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => \counter_reg_n_0_[0]\,
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[0]_i_1_n_0\
    );
\counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(10),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[10]_i_1_n_0\
    );
\counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(11),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[11]_i_1_n_0\
    );
\counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(12),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[12]_i_1_n_0\
    );
\counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(13),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[13]_i_1_n_0\
    );
\counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(14),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[14]_i_1_n_0\
    );
\counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(15),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[15]_i_1_n_0\
    );
\counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(16),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[16]_i_1_n_0\
    );
\counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(17),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[17]_i_1_n_0\
    );
\counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(18),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[18]_i_1_n_0\
    );
\counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(19),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[19]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(1),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[1]_i_1_n_0\
    );
\counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(20),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[20]_i_1_n_0\
    );
\counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(21),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[21]_i_1_n_0\
    );
\counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(22),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[22]_i_1_n_0\
    );
\counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(23),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[23]_i_1_n_0\
    );
\counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(24),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[24]_i_1_n_0\
    );
\counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(25),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[25]_i_1_n_0\
    );
\counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(26),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[26]_i_1_n_0\
    );
\counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(27),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[27]_i_1_n_0\
    );
\counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(28),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[28]_i_1_n_0\
    );
\counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(29),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[29]_i_1_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(2),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[2]_i_1_n_0\
    );
\counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(30),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[30]_i_1_n_0\
    );
\counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^lux_state_out\(0),
      I1 => \^lux_state_out\(1),
      I2 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_current_state_reg[3]_i_3_n_0\,
      O => counter
    );
\counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(31),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[31]_i_2_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(3),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(4),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(5),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(6),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(7),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[7]_i_1_n_0\
    );
\counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(8),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[8]_i_1_n_0\
    );
\counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54005700"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg[3]_i_6_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I3 => counter0(9),
      I4 => \FSM_onehot_current_state_reg[3]_i_4_n_0\,
      O => \counter[9]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[0]_i_1_n_0\,
      Q => \counter_reg_n_0_[0]\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[10]_i_1_n_0\,
      Q => \counter_reg_n_0_[10]\
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[11]_i_1_n_0\,
      Q => \counter_reg_n_0_[11]\
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[12]_i_1_n_0\,
      Q => \counter_reg_n_0_[12]\
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2) => \counter_reg[12]_i_2_n_1\,
      CO(1) => \counter_reg[12]_i_2_n_2\,
      CO(0) => \counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[13]_i_1_n_0\,
      Q => \counter_reg_n_0_[13]\
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[14]_i_1_n_0\,
      Q => \counter_reg_n_0_[14]\
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[15]_i_1_n_0\,
      Q => \counter_reg_n_0_[15]\
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[16]_i_1_n_0\,
      Q => \counter_reg_n_0_[16]\
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3) => \counter_reg[16]_i_2_n_0\,
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[17]_i_1_n_0\,
      Q => \counter_reg_n_0_[17]\
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[18]_i_1_n_0\,
      Q => \counter_reg_n_0_[18]\
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[19]_i_1_n_0\,
      Q => \counter_reg_n_0_[19]\
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[1]_i_1_n_0\,
      Q => \counter_reg_n_0_[1]\
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[20]_i_1_n_0\,
      Q => \counter_reg_n_0_[20]\
    );
\counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2_n_0\,
      CO(3) => \counter_reg[20]_i_2_n_0\,
      CO(2) => \counter_reg[20]_i_2_n_1\,
      CO(1) => \counter_reg[20]_i_2_n_2\,
      CO(0) => \counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(20 downto 17),
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[21]_i_1_n_0\,
      Q => \counter_reg_n_0_[21]\
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[22]_i_1_n_0\,
      Q => \counter_reg_n_0_[22]\
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[23]_i_1_n_0\,
      Q => \counter_reg_n_0_[23]\
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[24]_i_1_n_0\,
      Q => \counter_reg_n_0_[24]\
    );
\counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_2_n_0\,
      CO(3) => \counter_reg[24]_i_2_n_0\,
      CO(2) => \counter_reg[24]_i_2_n_1\,
      CO(1) => \counter_reg[24]_i_2_n_2\,
      CO(0) => \counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(24 downto 21),
      S(3) => \counter_reg_n_0_[24]\,
      S(2) => \counter_reg_n_0_[23]\,
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[25]_i_1_n_0\,
      Q => \counter_reg_n_0_[25]\
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[26]_i_1_n_0\,
      Q => \counter_reg_n_0_[26]\
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[27]_i_1_n_0\,
      Q => \counter_reg_n_0_[27]\
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[28]_i_1_n_0\,
      Q => \counter_reg_n_0_[28]\
    );
\counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_2_n_0\,
      CO(3) => \counter_reg[28]_i_2_n_0\,
      CO(2) => \counter_reg[28]_i_2_n_1\,
      CO(1) => \counter_reg[28]_i_2_n_2\,
      CO(0) => \counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(28 downto 25),
      S(3) => \counter_reg_n_0_[28]\,
      S(2) => \counter_reg_n_0_[27]\,
      S(1) => \counter_reg_n_0_[26]\,
      S(0) => \counter_reg_n_0_[25]\
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[29]_i_1_n_0\,
      Q => \counter_reg_n_0_[29]\
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[2]_i_1_n_0\,
      Q => \counter_reg_n_0_[2]\
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[30]_i_1_n_0\,
      Q => \counter_reg_n_0_[30]\
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[31]_i_2_n_0\,
      Q => \counter_reg_n_0_[31]\
    );
\counter_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[31]_i_3_n_2\,
      CO(0) => \counter_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => counter0(31 downto 29),
      S(3) => '0',
      S(2) => \counter_reg_n_0_[31]\,
      S(1) => \counter_reg_n_0_[30]\,
      S(0) => \counter_reg_n_0_[29]\
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[3]_i_1_n_0\,
      Q => \counter_reg_n_0_[3]\
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[4]_i_1_n_0\,
      Q => \counter_reg_n_0_[4]\
    );
\counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2_n_0\,
      CO(2) => \counter_reg[4]_i_2_n_1\,
      CO(1) => \counter_reg[4]_i_2_n_2\,
      CO(0) => \counter_reg[4]_i_2_n_3\,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[5]_i_1_n_0\,
      Q => \counter_reg_n_0_[5]\
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[6]_i_1_n_0\,
      Q => \counter_reg_n_0_[6]\
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[7]_i_1_n_0\,
      Q => \counter_reg_n_0_[7]\
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[8]_i_1_n_0\,
      Q => \counter_reg_n_0_[8]\
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2) => \counter_reg[8]_i_2_n_1\,
      CO(1) => \counter_reg[8]_i_2_n_2\,
      CO(0) => \counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => counter0(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => counter,
      CLR => reset,
      D => \counter[9]_i_1_n_0\,
      Q => \counter_reg_n_0_[9]\
    );
\cycles_for_total_states[10]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      O => \cycles_for_total_states[10]_C_i_11_n_0\
    );
\cycles_for_total_states[10]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      O => \cycles_for_total_states[10]_C_i_12_n_0\
    );
\cycles_for_total_states[10]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      O => \cycles_for_total_states[10]_C_i_13_n_0\
    );
\cycles_for_total_states[10]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O => \cycles_for_total_states[10]_C_i_14_n_0\
    );
\cycles_for_total_states[10]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      O => \cycles_for_total_states[10]_C_i_16_n_0\
    );
\cycles_for_total_states[10]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      O => \cycles_for_total_states[10]_C_i_17_n_0\
    );
\cycles_for_total_states[10]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      O => \cycles_for_total_states[10]_C_i_18_n_0\
    );
\cycles_for_total_states[10]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O => \cycles_for_total_states[10]_C_i_19_n_0\
    );
\cycles_for_total_states[10]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      O => \cycles_for_total_states[10]_C_i_21_n_0\
    );
\cycles_for_total_states[10]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      O => \cycles_for_total_states[10]_C_i_22_n_0\
    );
\cycles_for_total_states[10]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      O => \cycles_for_total_states[10]_C_i_23_n_0\
    );
\cycles_for_total_states[10]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O => \cycles_for_total_states[10]_C_i_24_n_0\
    );
\cycles_for_total_states[10]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      O => \cycles_for_total_states[10]_C_i_26_n_0\
    );
\cycles_for_total_states[10]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      O => \cycles_for_total_states[10]_C_i_27_n_0\
    );
\cycles_for_total_states[10]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      O => \cycles_for_total_states[10]_C_i_28_n_0\
    );
\cycles_for_total_states[10]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O => \cycles_for_total_states[10]_C_i_29_n_0\
    );
\cycles_for_total_states[10]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => \cycles_for_total_states_reg[11]_C_i_1_n_7\,
      O => \cycles_for_total_states[10]_C_i_3_n_0\
    );
\cycles_for_total_states[10]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      O => \cycles_for_total_states[10]_C_i_31_n_0\
    );
\cycles_for_total_states[10]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      O => \cycles_for_total_states[10]_C_i_32_n_0\
    );
\cycles_for_total_states[10]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      O => \cycles_for_total_states[10]_C_i_33_n_0\
    );
\cycles_for_total_states[10]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O => \cycles_for_total_states[10]_C_i_34_n_0\
    );
\cycles_for_total_states[10]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      O => \cycles_for_total_states[10]_C_i_36_n_0\
    );
\cycles_for_total_states[10]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      O => \cycles_for_total_states[10]_C_i_37_n_0\
    );
\cycles_for_total_states[10]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      O => \cycles_for_total_states[10]_C_i_38_n_0\
    );
\cycles_for_total_states[10]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O => \cycles_for_total_states[10]_C_i_39_n_0\
    );
\cycles_for_total_states[10]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O => \cycles_for_total_states[10]_C_i_4_n_0\
    );
\cycles_for_total_states[10]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states[10]_C_i_40_n_0\
    );
\cycles_for_total_states[10]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      O => \cycles_for_total_states[10]_C_i_41_n_0\
    );
\cycles_for_total_states[10]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      O => \cycles_for_total_states[10]_C_i_42_n_0\
    );
\cycles_for_total_states[10]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states[10]_C_i_43_n_0\
    );
\cycles_for_total_states[10]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      O => \cycles_for_total_states[10]_C_i_6_n_0\
    );
\cycles_for_total_states[10]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      O => \cycles_for_total_states[10]_C_i_7_n_0\
    );
\cycles_for_total_states[10]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      O => \cycles_for_total_states[10]_C_i_8_n_0\
    );
\cycles_for_total_states[10]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O => \cycles_for_total_states[10]_C_i_9_n_0\
    );
\cycles_for_total_states[11]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      O => \cycles_for_total_states[11]_C_i_11_n_0\
    );
\cycles_for_total_states[11]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      O => \cycles_for_total_states[11]_C_i_12_n_0\
    );
\cycles_for_total_states[11]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      O => \cycles_for_total_states[11]_C_i_13_n_0\
    );
\cycles_for_total_states[11]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O => \cycles_for_total_states[11]_C_i_14_n_0\
    );
\cycles_for_total_states[11]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      O => \cycles_for_total_states[11]_C_i_16_n_0\
    );
\cycles_for_total_states[11]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      O => \cycles_for_total_states[11]_C_i_17_n_0\
    );
\cycles_for_total_states[11]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      O => \cycles_for_total_states[11]_C_i_18_n_0\
    );
\cycles_for_total_states[11]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O => \cycles_for_total_states[11]_C_i_19_n_0\
    );
\cycles_for_total_states[11]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      O => \cycles_for_total_states[11]_C_i_21_n_0\
    );
\cycles_for_total_states[11]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      O => \cycles_for_total_states[11]_C_i_22_n_0\
    );
\cycles_for_total_states[11]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      O => \cycles_for_total_states[11]_C_i_23_n_0\
    );
\cycles_for_total_states[11]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O => \cycles_for_total_states[11]_C_i_24_n_0\
    );
\cycles_for_total_states[11]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      O => \cycles_for_total_states[11]_C_i_26_n_0\
    );
\cycles_for_total_states[11]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      O => \cycles_for_total_states[11]_C_i_27_n_0\
    );
\cycles_for_total_states[11]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      O => \cycles_for_total_states[11]_C_i_28_n_0\
    );
\cycles_for_total_states[11]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O => \cycles_for_total_states[11]_C_i_29_n_0\
    );
\cycles_for_total_states[11]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => \cycles_for_total_states_reg[12]_C_i_1_n_7\,
      O => \cycles_for_total_states[11]_C_i_3_n_0\
    );
\cycles_for_total_states[11]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      O => \cycles_for_total_states[11]_C_i_31_n_0\
    );
\cycles_for_total_states[11]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      O => \cycles_for_total_states[11]_C_i_32_n_0\
    );
\cycles_for_total_states[11]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      O => \cycles_for_total_states[11]_C_i_33_n_0\
    );
\cycles_for_total_states[11]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O => \cycles_for_total_states[11]_C_i_34_n_0\
    );
\cycles_for_total_states[11]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      O => \cycles_for_total_states[11]_C_i_36_n_0\
    );
\cycles_for_total_states[11]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      O => \cycles_for_total_states[11]_C_i_37_n_0\
    );
\cycles_for_total_states[11]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      O => \cycles_for_total_states[11]_C_i_38_n_0\
    );
\cycles_for_total_states[11]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O => \cycles_for_total_states[11]_C_i_39_n_0\
    );
\cycles_for_total_states[11]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O => \cycles_for_total_states[11]_C_i_4_n_0\
    );
\cycles_for_total_states[11]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states[11]_C_i_40_n_0\
    );
\cycles_for_total_states[11]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      O => \cycles_for_total_states[11]_C_i_41_n_0\
    );
\cycles_for_total_states[11]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      O => \cycles_for_total_states[11]_C_i_42_n_0\
    );
\cycles_for_total_states[11]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states[11]_C_i_43_n_0\
    );
\cycles_for_total_states[11]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      O => \cycles_for_total_states[11]_C_i_6_n_0\
    );
\cycles_for_total_states[11]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      O => \cycles_for_total_states[11]_C_i_7_n_0\
    );
\cycles_for_total_states[11]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      O => \cycles_for_total_states[11]_C_i_8_n_0\
    );
\cycles_for_total_states[11]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O => \cycles_for_total_states[11]_C_i_9_n_0\
    );
\cycles_for_total_states[12]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      O => \cycles_for_total_states[12]_C_i_11_n_0\
    );
\cycles_for_total_states[12]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      O => \cycles_for_total_states[12]_C_i_12_n_0\
    );
\cycles_for_total_states[12]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      O => \cycles_for_total_states[12]_C_i_13_n_0\
    );
\cycles_for_total_states[12]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O => \cycles_for_total_states[12]_C_i_14_n_0\
    );
\cycles_for_total_states[12]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      O => \cycles_for_total_states[12]_C_i_16_n_0\
    );
\cycles_for_total_states[12]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      O => \cycles_for_total_states[12]_C_i_17_n_0\
    );
\cycles_for_total_states[12]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      O => \cycles_for_total_states[12]_C_i_18_n_0\
    );
\cycles_for_total_states[12]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O => \cycles_for_total_states[12]_C_i_19_n_0\
    );
\cycles_for_total_states[12]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      O => \cycles_for_total_states[12]_C_i_21_n_0\
    );
\cycles_for_total_states[12]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      O => \cycles_for_total_states[12]_C_i_22_n_0\
    );
\cycles_for_total_states[12]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      O => \cycles_for_total_states[12]_C_i_23_n_0\
    );
\cycles_for_total_states[12]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O => \cycles_for_total_states[12]_C_i_24_n_0\
    );
\cycles_for_total_states[12]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      O => \cycles_for_total_states[12]_C_i_26_n_0\
    );
\cycles_for_total_states[12]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      O => \cycles_for_total_states[12]_C_i_27_n_0\
    );
\cycles_for_total_states[12]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      O => \cycles_for_total_states[12]_C_i_28_n_0\
    );
\cycles_for_total_states[12]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O => \cycles_for_total_states[12]_C_i_29_n_0\
    );
\cycles_for_total_states[12]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => \cycles_for_total_states_reg[13]_C_i_1_n_7\,
      O => \cycles_for_total_states[12]_C_i_3_n_0\
    );
\cycles_for_total_states[12]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      O => \cycles_for_total_states[12]_C_i_31_n_0\
    );
\cycles_for_total_states[12]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      O => \cycles_for_total_states[12]_C_i_32_n_0\
    );
\cycles_for_total_states[12]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      O => \cycles_for_total_states[12]_C_i_33_n_0\
    );
\cycles_for_total_states[12]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O => \cycles_for_total_states[12]_C_i_34_n_0\
    );
\cycles_for_total_states[12]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      O => \cycles_for_total_states[12]_C_i_36_n_0\
    );
\cycles_for_total_states[12]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      O => \cycles_for_total_states[12]_C_i_37_n_0\
    );
\cycles_for_total_states[12]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      O => \cycles_for_total_states[12]_C_i_38_n_0\
    );
\cycles_for_total_states[12]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O => \cycles_for_total_states[12]_C_i_39_n_0\
    );
\cycles_for_total_states[12]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O => \cycles_for_total_states[12]_C_i_4_n_0\
    );
\cycles_for_total_states[12]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states[12]_C_i_40_n_0\
    );
\cycles_for_total_states[12]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      O => \cycles_for_total_states[12]_C_i_41_n_0\
    );
\cycles_for_total_states[12]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      O => \cycles_for_total_states[12]_C_i_42_n_0\
    );
\cycles_for_total_states[12]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states[12]_C_i_43_n_0\
    );
\cycles_for_total_states[12]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      O => \cycles_for_total_states[12]_C_i_6_n_0\
    );
\cycles_for_total_states[12]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      O => \cycles_for_total_states[12]_C_i_7_n_0\
    );
\cycles_for_total_states[12]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      O => \cycles_for_total_states[12]_C_i_8_n_0\
    );
\cycles_for_total_states[12]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O => \cycles_for_total_states[12]_C_i_9_n_0\
    );
\cycles_for_total_states[13]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      O => \cycles_for_total_states[13]_C_i_11_n_0\
    );
\cycles_for_total_states[13]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      O => \cycles_for_total_states[13]_C_i_12_n_0\
    );
\cycles_for_total_states[13]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      O => \cycles_for_total_states[13]_C_i_13_n_0\
    );
\cycles_for_total_states[13]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O => \cycles_for_total_states[13]_C_i_14_n_0\
    );
\cycles_for_total_states[13]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      O => \cycles_for_total_states[13]_C_i_16_n_0\
    );
\cycles_for_total_states[13]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      O => \cycles_for_total_states[13]_C_i_17_n_0\
    );
\cycles_for_total_states[13]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      O => \cycles_for_total_states[13]_C_i_18_n_0\
    );
\cycles_for_total_states[13]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O => \cycles_for_total_states[13]_C_i_19_n_0\
    );
\cycles_for_total_states[13]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      O => \cycles_for_total_states[13]_C_i_21_n_0\
    );
\cycles_for_total_states[13]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      O => \cycles_for_total_states[13]_C_i_22_n_0\
    );
\cycles_for_total_states[13]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      O => \cycles_for_total_states[13]_C_i_23_n_0\
    );
\cycles_for_total_states[13]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O => \cycles_for_total_states[13]_C_i_24_n_0\
    );
\cycles_for_total_states[13]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      O => \cycles_for_total_states[13]_C_i_26_n_0\
    );
\cycles_for_total_states[13]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      O => \cycles_for_total_states[13]_C_i_27_n_0\
    );
\cycles_for_total_states[13]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      O => \cycles_for_total_states[13]_C_i_28_n_0\
    );
\cycles_for_total_states[13]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O => \cycles_for_total_states[13]_C_i_29_n_0\
    );
\cycles_for_total_states[13]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => \cycles_for_total_states_reg[14]_C_i_1_n_7\,
      O => \cycles_for_total_states[13]_C_i_3_n_0\
    );
\cycles_for_total_states[13]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      O => \cycles_for_total_states[13]_C_i_31_n_0\
    );
\cycles_for_total_states[13]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      O => \cycles_for_total_states[13]_C_i_32_n_0\
    );
\cycles_for_total_states[13]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      O => \cycles_for_total_states[13]_C_i_33_n_0\
    );
\cycles_for_total_states[13]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O => \cycles_for_total_states[13]_C_i_34_n_0\
    );
\cycles_for_total_states[13]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      O => \cycles_for_total_states[13]_C_i_36_n_0\
    );
\cycles_for_total_states[13]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      O => \cycles_for_total_states[13]_C_i_37_n_0\
    );
\cycles_for_total_states[13]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      O => \cycles_for_total_states[13]_C_i_38_n_0\
    );
\cycles_for_total_states[13]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O => \cycles_for_total_states[13]_C_i_39_n_0\
    );
\cycles_for_total_states[13]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O => \cycles_for_total_states[13]_C_i_4_n_0\
    );
\cycles_for_total_states[13]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      O => \cycles_for_total_states[13]_C_i_40_n_0\
    );
\cycles_for_total_states[13]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      O => \cycles_for_total_states[13]_C_i_41_n_0\
    );
\cycles_for_total_states[13]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(14),
      O => \cycles_for_total_states[13]_C_i_42_n_0\
    );
\cycles_for_total_states[13]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      O => \cycles_for_total_states[13]_C_i_6_n_0\
    );
\cycles_for_total_states[13]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      O => \cycles_for_total_states[13]_C_i_7_n_0\
    );
\cycles_for_total_states[13]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      O => \cycles_for_total_states[13]_C_i_8_n_0\
    );
\cycles_for_total_states[13]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O => \cycles_for_total_states[13]_C_i_9_n_0\
    );
\cycles_for_total_states[14]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      O => \cycles_for_total_states[14]_C_i_11_n_0\
    );
\cycles_for_total_states[14]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      O => \cycles_for_total_states[14]_C_i_12_n_0\
    );
\cycles_for_total_states[14]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      O => \cycles_for_total_states[14]_C_i_13_n_0\
    );
\cycles_for_total_states[14]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O => \cycles_for_total_states[14]_C_i_14_n_0\
    );
\cycles_for_total_states[14]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      O => \cycles_for_total_states[14]_C_i_16_n_0\
    );
\cycles_for_total_states[14]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      O => \cycles_for_total_states[14]_C_i_17_n_0\
    );
\cycles_for_total_states[14]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      O => \cycles_for_total_states[14]_C_i_18_n_0\
    );
\cycles_for_total_states[14]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O => \cycles_for_total_states[14]_C_i_19_n_0\
    );
\cycles_for_total_states[14]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      O => \cycles_for_total_states[14]_C_i_21_n_0\
    );
\cycles_for_total_states[14]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      O => \cycles_for_total_states[14]_C_i_22_n_0\
    );
\cycles_for_total_states[14]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      O => \cycles_for_total_states[14]_C_i_23_n_0\
    );
\cycles_for_total_states[14]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O => \cycles_for_total_states[14]_C_i_24_n_0\
    );
\cycles_for_total_states[14]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      O => \cycles_for_total_states[14]_C_i_26_n_0\
    );
\cycles_for_total_states[14]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      O => \cycles_for_total_states[14]_C_i_27_n_0\
    );
\cycles_for_total_states[14]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      O => \cycles_for_total_states[14]_C_i_28_n_0\
    );
\cycles_for_total_states[14]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O => \cycles_for_total_states[14]_C_i_29_n_0\
    );
\cycles_for_total_states[14]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => \cycles_for_total_states_reg[15]_C_i_1_n_7\,
      O => \cycles_for_total_states[14]_C_i_3_n_0\
    );
\cycles_for_total_states[14]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      O => \cycles_for_total_states[14]_C_i_31_n_0\
    );
\cycles_for_total_states[14]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      O => \cycles_for_total_states[14]_C_i_32_n_0\
    );
\cycles_for_total_states[14]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      O => \cycles_for_total_states[14]_C_i_33_n_0\
    );
\cycles_for_total_states[14]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O => \cycles_for_total_states[14]_C_i_34_n_0\
    );
\cycles_for_total_states[14]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      O => \cycles_for_total_states[14]_C_i_36_n_0\
    );
\cycles_for_total_states[14]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      O => \cycles_for_total_states[14]_C_i_37_n_0\
    );
\cycles_for_total_states[14]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      O => \cycles_for_total_states[14]_C_i_38_n_0\
    );
\cycles_for_total_states[14]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O => \cycles_for_total_states[14]_C_i_39_n_0\
    );
\cycles_for_total_states[14]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O => \cycles_for_total_states[14]_C_i_4_n_0\
    );
\cycles_for_total_states[14]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states[14]_C_i_40_n_0\
    );
\cycles_for_total_states[14]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      O => \cycles_for_total_states[14]_C_i_41_n_0\
    );
\cycles_for_total_states[14]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      O => \cycles_for_total_states[14]_C_i_42_n_0\
    );
\cycles_for_total_states[14]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states[14]_C_i_43_n_0\
    );
\cycles_for_total_states[14]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      O => \cycles_for_total_states[14]_C_i_6_n_0\
    );
\cycles_for_total_states[14]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      O => \cycles_for_total_states[14]_C_i_7_n_0\
    );
\cycles_for_total_states[14]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      O => \cycles_for_total_states[14]_C_i_8_n_0\
    );
\cycles_for_total_states[14]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O => \cycles_for_total_states[14]_C_i_9_n_0\
    );
\cycles_for_total_states[15]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      O => \cycles_for_total_states[15]_C_i_11_n_0\
    );
\cycles_for_total_states[15]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      O => \cycles_for_total_states[15]_C_i_12_n_0\
    );
\cycles_for_total_states[15]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      O => \cycles_for_total_states[15]_C_i_13_n_0\
    );
\cycles_for_total_states[15]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O => \cycles_for_total_states[15]_C_i_14_n_0\
    );
\cycles_for_total_states[15]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      O => \cycles_for_total_states[15]_C_i_16_n_0\
    );
\cycles_for_total_states[15]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      O => \cycles_for_total_states[15]_C_i_17_n_0\
    );
\cycles_for_total_states[15]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      O => \cycles_for_total_states[15]_C_i_18_n_0\
    );
\cycles_for_total_states[15]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O => \cycles_for_total_states[15]_C_i_19_n_0\
    );
\cycles_for_total_states[15]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      O => \cycles_for_total_states[15]_C_i_21_n_0\
    );
\cycles_for_total_states[15]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      O => \cycles_for_total_states[15]_C_i_22_n_0\
    );
\cycles_for_total_states[15]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      O => \cycles_for_total_states[15]_C_i_23_n_0\
    );
\cycles_for_total_states[15]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O => \cycles_for_total_states[15]_C_i_24_n_0\
    );
\cycles_for_total_states[15]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      O => \cycles_for_total_states[15]_C_i_26_n_0\
    );
\cycles_for_total_states[15]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      O => \cycles_for_total_states[15]_C_i_27_n_0\
    );
\cycles_for_total_states[15]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      O => \cycles_for_total_states[15]_C_i_28_n_0\
    );
\cycles_for_total_states[15]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O => \cycles_for_total_states[15]_C_i_29_n_0\
    );
\cycles_for_total_states[15]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => \cycles_for_total_states_reg[16]_C_i_1_n_7\,
      O => \cycles_for_total_states[15]_C_i_3_n_0\
    );
\cycles_for_total_states[15]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      O => \cycles_for_total_states[15]_C_i_31_n_0\
    );
\cycles_for_total_states[15]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      O => \cycles_for_total_states[15]_C_i_32_n_0\
    );
\cycles_for_total_states[15]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      O => \cycles_for_total_states[15]_C_i_33_n_0\
    );
\cycles_for_total_states[15]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O => \cycles_for_total_states[15]_C_i_34_n_0\
    );
\cycles_for_total_states[15]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      O => \cycles_for_total_states[15]_C_i_36_n_0\
    );
\cycles_for_total_states[15]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      O => \cycles_for_total_states[15]_C_i_37_n_0\
    );
\cycles_for_total_states[15]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      O => \cycles_for_total_states[15]_C_i_38_n_0\
    );
\cycles_for_total_states[15]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O => \cycles_for_total_states[15]_C_i_39_n_0\
    );
\cycles_for_total_states[15]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O => \cycles_for_total_states[15]_C_i_4_n_0\
    );
\cycles_for_total_states[15]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      O => \cycles_for_total_states[15]_C_i_40_n_0\
    );
\cycles_for_total_states[15]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      O => \cycles_for_total_states[15]_C_i_41_n_0\
    );
\cycles_for_total_states[15]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(16),
      O => \cycles_for_total_states[15]_C_i_42_n_0\
    );
\cycles_for_total_states[15]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      O => \cycles_for_total_states[15]_C_i_6_n_0\
    );
\cycles_for_total_states[15]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      O => \cycles_for_total_states[15]_C_i_7_n_0\
    );
\cycles_for_total_states[15]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      O => \cycles_for_total_states[15]_C_i_8_n_0\
    );
\cycles_for_total_states[15]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O => \cycles_for_total_states[15]_C_i_9_n_0\
    );
\cycles_for_total_states[16]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      O => \cycles_for_total_states[16]_C_i_11_n_0\
    );
\cycles_for_total_states[16]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      O => \cycles_for_total_states[16]_C_i_12_n_0\
    );
\cycles_for_total_states[16]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      O => \cycles_for_total_states[16]_C_i_13_n_0\
    );
\cycles_for_total_states[16]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O => \cycles_for_total_states[16]_C_i_14_n_0\
    );
\cycles_for_total_states[16]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      O => \cycles_for_total_states[16]_C_i_16_n_0\
    );
\cycles_for_total_states[16]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      O => \cycles_for_total_states[16]_C_i_17_n_0\
    );
\cycles_for_total_states[16]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      O => \cycles_for_total_states[16]_C_i_18_n_0\
    );
\cycles_for_total_states[16]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O => \cycles_for_total_states[16]_C_i_19_n_0\
    );
\cycles_for_total_states[16]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      O => \cycles_for_total_states[16]_C_i_21_n_0\
    );
\cycles_for_total_states[16]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      O => \cycles_for_total_states[16]_C_i_22_n_0\
    );
\cycles_for_total_states[16]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      O => \cycles_for_total_states[16]_C_i_23_n_0\
    );
\cycles_for_total_states[16]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O => \cycles_for_total_states[16]_C_i_24_n_0\
    );
\cycles_for_total_states[16]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      O => \cycles_for_total_states[16]_C_i_26_n_0\
    );
\cycles_for_total_states[16]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      O => \cycles_for_total_states[16]_C_i_27_n_0\
    );
\cycles_for_total_states[16]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      O => \cycles_for_total_states[16]_C_i_28_n_0\
    );
\cycles_for_total_states[16]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O => \cycles_for_total_states[16]_C_i_29_n_0\
    );
\cycles_for_total_states[16]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => \cycles_for_total_states_reg[17]_C_i_1_n_7\,
      O => \cycles_for_total_states[16]_C_i_3_n_0\
    );
\cycles_for_total_states[16]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      O => \cycles_for_total_states[16]_C_i_31_n_0\
    );
\cycles_for_total_states[16]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      O => \cycles_for_total_states[16]_C_i_32_n_0\
    );
\cycles_for_total_states[16]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      O => \cycles_for_total_states[16]_C_i_33_n_0\
    );
\cycles_for_total_states[16]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O => \cycles_for_total_states[16]_C_i_34_n_0\
    );
\cycles_for_total_states[16]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      O => \cycles_for_total_states[16]_C_i_36_n_0\
    );
\cycles_for_total_states[16]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      O => \cycles_for_total_states[16]_C_i_37_n_0\
    );
\cycles_for_total_states[16]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      O => \cycles_for_total_states[16]_C_i_38_n_0\
    );
\cycles_for_total_states[16]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O => \cycles_for_total_states[16]_C_i_39_n_0\
    );
\cycles_for_total_states[16]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O => \cycles_for_total_states[16]_C_i_4_n_0\
    );
\cycles_for_total_states[16]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      O => \cycles_for_total_states[16]_C_i_40_n_0\
    );
\cycles_for_total_states[16]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      O => \cycles_for_total_states[16]_C_i_41_n_0\
    );
\cycles_for_total_states[16]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(17),
      O => \cycles_for_total_states[16]_C_i_42_n_0\
    );
\cycles_for_total_states[16]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      O => \cycles_for_total_states[16]_C_i_6_n_0\
    );
\cycles_for_total_states[16]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      O => \cycles_for_total_states[16]_C_i_7_n_0\
    );
\cycles_for_total_states[16]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      O => \cycles_for_total_states[16]_C_i_8_n_0\
    );
\cycles_for_total_states[16]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O => \cycles_for_total_states[16]_C_i_9_n_0\
    );
\cycles_for_total_states[17]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      O => \cycles_for_total_states[17]_C_i_11_n_0\
    );
\cycles_for_total_states[17]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      O => \cycles_for_total_states[17]_C_i_12_n_0\
    );
\cycles_for_total_states[17]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      O => \cycles_for_total_states[17]_C_i_13_n_0\
    );
\cycles_for_total_states[17]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O => \cycles_for_total_states[17]_C_i_14_n_0\
    );
\cycles_for_total_states[17]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      O => \cycles_for_total_states[17]_C_i_16_n_0\
    );
\cycles_for_total_states[17]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      O => \cycles_for_total_states[17]_C_i_17_n_0\
    );
\cycles_for_total_states[17]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      O => \cycles_for_total_states[17]_C_i_18_n_0\
    );
\cycles_for_total_states[17]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O => \cycles_for_total_states[17]_C_i_19_n_0\
    );
\cycles_for_total_states[17]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      O => \cycles_for_total_states[17]_C_i_21_n_0\
    );
\cycles_for_total_states[17]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      O => \cycles_for_total_states[17]_C_i_22_n_0\
    );
\cycles_for_total_states[17]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      O => \cycles_for_total_states[17]_C_i_23_n_0\
    );
\cycles_for_total_states[17]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O => \cycles_for_total_states[17]_C_i_24_n_0\
    );
\cycles_for_total_states[17]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      O => \cycles_for_total_states[17]_C_i_26_n_0\
    );
\cycles_for_total_states[17]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      O => \cycles_for_total_states[17]_C_i_27_n_0\
    );
\cycles_for_total_states[17]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      O => \cycles_for_total_states[17]_C_i_28_n_0\
    );
\cycles_for_total_states[17]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O => \cycles_for_total_states[17]_C_i_29_n_0\
    );
\cycles_for_total_states[17]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => \cycles_for_total_states_reg[18]_C_i_1_n_7\,
      O => \cycles_for_total_states[17]_C_i_3_n_0\
    );
\cycles_for_total_states[17]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      O => \cycles_for_total_states[17]_C_i_31_n_0\
    );
\cycles_for_total_states[17]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      O => \cycles_for_total_states[17]_C_i_32_n_0\
    );
\cycles_for_total_states[17]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      O => \cycles_for_total_states[17]_C_i_33_n_0\
    );
\cycles_for_total_states[17]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O => \cycles_for_total_states[17]_C_i_34_n_0\
    );
\cycles_for_total_states[17]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      O => \cycles_for_total_states[17]_C_i_36_n_0\
    );
\cycles_for_total_states[17]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      O => \cycles_for_total_states[17]_C_i_37_n_0\
    );
\cycles_for_total_states[17]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      O => \cycles_for_total_states[17]_C_i_38_n_0\
    );
\cycles_for_total_states[17]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O => \cycles_for_total_states[17]_C_i_39_n_0\
    );
\cycles_for_total_states[17]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O => \cycles_for_total_states[17]_C_i_4_n_0\
    );
\cycles_for_total_states[17]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states[17]_C_i_40_n_0\
    );
\cycles_for_total_states[17]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      O => \cycles_for_total_states[17]_C_i_41_n_0\
    );
\cycles_for_total_states[17]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      O => \cycles_for_total_states[17]_C_i_42_n_0\
    );
\cycles_for_total_states[17]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states[17]_C_i_43_n_0\
    );
\cycles_for_total_states[17]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      O => \cycles_for_total_states[17]_C_i_6_n_0\
    );
\cycles_for_total_states[17]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      O => \cycles_for_total_states[17]_C_i_7_n_0\
    );
\cycles_for_total_states[17]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      O => \cycles_for_total_states[17]_C_i_8_n_0\
    );
\cycles_for_total_states[17]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O => \cycles_for_total_states[17]_C_i_9_n_0\
    );
\cycles_for_total_states[18]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      O => \cycles_for_total_states[18]_C_i_11_n_0\
    );
\cycles_for_total_states[18]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      O => \cycles_for_total_states[18]_C_i_12_n_0\
    );
\cycles_for_total_states[18]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      O => \cycles_for_total_states[18]_C_i_13_n_0\
    );
\cycles_for_total_states[18]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O => \cycles_for_total_states[18]_C_i_14_n_0\
    );
\cycles_for_total_states[18]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      O => \cycles_for_total_states[18]_C_i_16_n_0\
    );
\cycles_for_total_states[18]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      O => \cycles_for_total_states[18]_C_i_17_n_0\
    );
\cycles_for_total_states[18]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      O => \cycles_for_total_states[18]_C_i_18_n_0\
    );
\cycles_for_total_states[18]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O => \cycles_for_total_states[18]_C_i_19_n_0\
    );
\cycles_for_total_states[18]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      O => \cycles_for_total_states[18]_C_i_21_n_0\
    );
\cycles_for_total_states[18]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      O => \cycles_for_total_states[18]_C_i_22_n_0\
    );
\cycles_for_total_states[18]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      O => \cycles_for_total_states[18]_C_i_23_n_0\
    );
\cycles_for_total_states[18]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O => \cycles_for_total_states[18]_C_i_24_n_0\
    );
\cycles_for_total_states[18]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      O => \cycles_for_total_states[18]_C_i_26_n_0\
    );
\cycles_for_total_states[18]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      O => \cycles_for_total_states[18]_C_i_27_n_0\
    );
\cycles_for_total_states[18]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      O => \cycles_for_total_states[18]_C_i_28_n_0\
    );
\cycles_for_total_states[18]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O => \cycles_for_total_states[18]_C_i_29_n_0\
    );
\cycles_for_total_states[18]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => \cycles_for_total_states_reg[19]_C_i_1_n_7\,
      O => \cycles_for_total_states[18]_C_i_3_n_0\
    );
\cycles_for_total_states[18]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      O => \cycles_for_total_states[18]_C_i_31_n_0\
    );
\cycles_for_total_states[18]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      O => \cycles_for_total_states[18]_C_i_32_n_0\
    );
\cycles_for_total_states[18]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      O => \cycles_for_total_states[18]_C_i_33_n_0\
    );
\cycles_for_total_states[18]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O => \cycles_for_total_states[18]_C_i_34_n_0\
    );
\cycles_for_total_states[18]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      O => \cycles_for_total_states[18]_C_i_36_n_0\
    );
\cycles_for_total_states[18]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      O => \cycles_for_total_states[18]_C_i_37_n_0\
    );
\cycles_for_total_states[18]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      O => \cycles_for_total_states[18]_C_i_38_n_0\
    );
\cycles_for_total_states[18]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O => \cycles_for_total_states[18]_C_i_39_n_0\
    );
\cycles_for_total_states[18]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O => \cycles_for_total_states[18]_C_i_4_n_0\
    );
\cycles_for_total_states[18]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states[18]_C_i_40_n_0\
    );
\cycles_for_total_states[18]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      O => \cycles_for_total_states[18]_C_i_41_n_0\
    );
\cycles_for_total_states[18]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      O => \cycles_for_total_states[18]_C_i_42_n_0\
    );
\cycles_for_total_states[18]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states[18]_C_i_43_n_0\
    );
\cycles_for_total_states[18]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      O => \cycles_for_total_states[18]_C_i_6_n_0\
    );
\cycles_for_total_states[18]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      O => \cycles_for_total_states[18]_C_i_7_n_0\
    );
\cycles_for_total_states[18]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      O => \cycles_for_total_states[18]_C_i_8_n_0\
    );
\cycles_for_total_states[18]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O => \cycles_for_total_states[18]_C_i_9_n_0\
    );
\cycles_for_total_states[19]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      O => \cycles_for_total_states[19]_C_i_11_n_0\
    );
\cycles_for_total_states[19]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      O => \cycles_for_total_states[19]_C_i_12_n_0\
    );
\cycles_for_total_states[19]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      O => \cycles_for_total_states[19]_C_i_13_n_0\
    );
\cycles_for_total_states[19]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O => \cycles_for_total_states[19]_C_i_14_n_0\
    );
\cycles_for_total_states[19]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      O => \cycles_for_total_states[19]_C_i_16_n_0\
    );
\cycles_for_total_states[19]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      O => \cycles_for_total_states[19]_C_i_17_n_0\
    );
\cycles_for_total_states[19]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      O => \cycles_for_total_states[19]_C_i_18_n_0\
    );
\cycles_for_total_states[19]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O => \cycles_for_total_states[19]_C_i_19_n_0\
    );
\cycles_for_total_states[19]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      O => \cycles_for_total_states[19]_C_i_21_n_0\
    );
\cycles_for_total_states[19]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      O => \cycles_for_total_states[19]_C_i_22_n_0\
    );
\cycles_for_total_states[19]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      O => \cycles_for_total_states[19]_C_i_23_n_0\
    );
\cycles_for_total_states[19]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O => \cycles_for_total_states[19]_C_i_24_n_0\
    );
\cycles_for_total_states[19]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      O => \cycles_for_total_states[19]_C_i_26_n_0\
    );
\cycles_for_total_states[19]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      O => \cycles_for_total_states[19]_C_i_27_n_0\
    );
\cycles_for_total_states[19]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      O => \cycles_for_total_states[19]_C_i_28_n_0\
    );
\cycles_for_total_states[19]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O => \cycles_for_total_states[19]_C_i_29_n_0\
    );
\cycles_for_total_states[19]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => \cycles_for_total_states_reg[20]_C_i_1_n_7\,
      O => \cycles_for_total_states[19]_C_i_3_n_0\
    );
\cycles_for_total_states[19]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      O => \cycles_for_total_states[19]_C_i_31_n_0\
    );
\cycles_for_total_states[19]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      O => \cycles_for_total_states[19]_C_i_32_n_0\
    );
\cycles_for_total_states[19]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      O => \cycles_for_total_states[19]_C_i_33_n_0\
    );
\cycles_for_total_states[19]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O => \cycles_for_total_states[19]_C_i_34_n_0\
    );
\cycles_for_total_states[19]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      O => \cycles_for_total_states[19]_C_i_36_n_0\
    );
\cycles_for_total_states[19]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      O => \cycles_for_total_states[19]_C_i_37_n_0\
    );
\cycles_for_total_states[19]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      O => \cycles_for_total_states[19]_C_i_38_n_0\
    );
\cycles_for_total_states[19]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O => \cycles_for_total_states[19]_C_i_39_n_0\
    );
\cycles_for_total_states[19]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O => \cycles_for_total_states[19]_C_i_4_n_0\
    );
\cycles_for_total_states[19]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states[19]_C_i_40_n_0\
    );
\cycles_for_total_states[19]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      O => \cycles_for_total_states[19]_C_i_41_n_0\
    );
\cycles_for_total_states[19]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      O => \cycles_for_total_states[19]_C_i_42_n_0\
    );
\cycles_for_total_states[19]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states[19]_C_i_43_n_0\
    );
\cycles_for_total_states[19]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      O => \cycles_for_total_states[19]_C_i_6_n_0\
    );
\cycles_for_total_states[19]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      O => \cycles_for_total_states[19]_C_i_7_n_0\
    );
\cycles_for_total_states[19]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      O => \cycles_for_total_states[19]_C_i_8_n_0\
    );
\cycles_for_total_states[19]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O => \cycles_for_total_states[19]_C_i_9_n_0\
    );
\cycles_for_total_states[1]_C_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      O => \cycles_for_total_states[1]_C_i_10_n_0\
    );
\cycles_for_total_states[1]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      O => \cycles_for_total_states[1]_C_i_11_n_0\
    );
\cycles_for_total_states[1]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      O => \cycles_for_total_states[1]_C_i_12_n_0\
    );
\cycles_for_total_states[1]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      O => \cycles_for_total_states[1]_C_i_13_n_0\
    );
\cycles_for_total_states[1]_C_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      O => \cycles_for_total_states[1]_C_i_15_n_0\
    );
\cycles_for_total_states[1]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      O => \cycles_for_total_states[1]_C_i_16_n_0\
    );
\cycles_for_total_states[1]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      O => \cycles_for_total_states[1]_C_i_17_n_0\
    );
\cycles_for_total_states[1]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      O => \cycles_for_total_states[1]_C_i_18_n_0\
    );
\cycles_for_total_states[1]_C_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      O => \cycles_for_total_states[1]_C_i_20_n_0\
    );
\cycles_for_total_states[1]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      O => \cycles_for_total_states[1]_C_i_21_n_0\
    );
\cycles_for_total_states[1]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      O => \cycles_for_total_states[1]_C_i_22_n_0\
    );
\cycles_for_total_states[1]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      O => \cycles_for_total_states[1]_C_i_23_n_0\
    );
\cycles_for_total_states[1]_C_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      O => \cycles_for_total_states[1]_C_i_25_n_0\
    );
\cycles_for_total_states[1]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      O => \cycles_for_total_states[1]_C_i_26_n_0\
    );
\cycles_for_total_states[1]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      O => \cycles_for_total_states[1]_C_i_27_n_0\
    );
\cycles_for_total_states[1]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      O => \cycles_for_total_states[1]_C_i_28_n_0\
    );
\cycles_for_total_states[1]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => \cycles_for_total_states_reg[2]_C_i_1_n_7\,
      O => \cycles_for_total_states[1]_C_i_3_n_0\
    );
\cycles_for_total_states[1]_C_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      O => \cycles_for_total_states[1]_C_i_30_n_0\
    );
\cycles_for_total_states[1]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      O => \cycles_for_total_states[1]_C_i_31_n_0\
    );
\cycles_for_total_states[1]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      O => \cycles_for_total_states[1]_C_i_32_n_0\
    );
\cycles_for_total_states[1]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      O => \cycles_for_total_states[1]_C_i_33_n_0\
    );
\cycles_for_total_states[1]_C_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      O => \cycles_for_total_states[1]_C_i_35_n_0\
    );
\cycles_for_total_states[1]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      O => \cycles_for_total_states[1]_C_i_36_n_0\
    );
\cycles_for_total_states[1]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      O => \cycles_for_total_states[1]_C_i_37_n_0\
    );
\cycles_for_total_states[1]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      O => \cycles_for_total_states[1]_C_i_38_n_0\
    );
\cycles_for_total_states[1]_C_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states[1]_C_i_39_n_0\
    );
\cycles_for_total_states[1]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      O => \cycles_for_total_states[1]_C_i_40_n_0\
    );
\cycles_for_total_states[1]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      O => \cycles_for_total_states[1]_C_i_41_n_0\
    );
\cycles_for_total_states[1]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      O => \cycles_for_total_states[1]_C_i_42_n_0\
    );
\cycles_for_total_states[1]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states[1]_C_i_43_n_0\
    );
\cycles_for_total_states[1]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      O => \cycles_for_total_states[1]_C_i_5_n_0\
    );
\cycles_for_total_states[1]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      O => \cycles_for_total_states[1]_C_i_6_n_0\
    );
\cycles_for_total_states[1]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      O => \cycles_for_total_states[1]_C_i_7_n_0\
    );
\cycles_for_total_states[1]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      O => \cycles_for_total_states[1]_C_i_8_n_0\
    );
\cycles_for_total_states[20]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      O => \cycles_for_total_states[20]_C_i_11_n_0\
    );
\cycles_for_total_states[20]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      O => \cycles_for_total_states[20]_C_i_12_n_0\
    );
\cycles_for_total_states[20]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      O => \cycles_for_total_states[20]_C_i_13_n_0\
    );
\cycles_for_total_states[20]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O => \cycles_for_total_states[20]_C_i_14_n_0\
    );
\cycles_for_total_states[20]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      O => \cycles_for_total_states[20]_C_i_16_n_0\
    );
\cycles_for_total_states[20]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      O => \cycles_for_total_states[20]_C_i_17_n_0\
    );
\cycles_for_total_states[20]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      O => \cycles_for_total_states[20]_C_i_18_n_0\
    );
\cycles_for_total_states[20]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O => \cycles_for_total_states[20]_C_i_19_n_0\
    );
\cycles_for_total_states[20]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      O => \cycles_for_total_states[20]_C_i_21_n_0\
    );
\cycles_for_total_states[20]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      O => \cycles_for_total_states[20]_C_i_22_n_0\
    );
\cycles_for_total_states[20]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      O => \cycles_for_total_states[20]_C_i_23_n_0\
    );
\cycles_for_total_states[20]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O => \cycles_for_total_states[20]_C_i_24_n_0\
    );
\cycles_for_total_states[20]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      O => \cycles_for_total_states[20]_C_i_26_n_0\
    );
\cycles_for_total_states[20]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      O => \cycles_for_total_states[20]_C_i_27_n_0\
    );
\cycles_for_total_states[20]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      O => \cycles_for_total_states[20]_C_i_28_n_0\
    );
\cycles_for_total_states[20]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O => \cycles_for_total_states[20]_C_i_29_n_0\
    );
\cycles_for_total_states[20]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => \cycles_for_total_states_reg[21]_C_i_1_n_7\,
      O => \cycles_for_total_states[20]_C_i_3_n_0\
    );
\cycles_for_total_states[20]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      O => \cycles_for_total_states[20]_C_i_31_n_0\
    );
\cycles_for_total_states[20]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      O => \cycles_for_total_states[20]_C_i_32_n_0\
    );
\cycles_for_total_states[20]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      O => \cycles_for_total_states[20]_C_i_33_n_0\
    );
\cycles_for_total_states[20]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O => \cycles_for_total_states[20]_C_i_34_n_0\
    );
\cycles_for_total_states[20]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      O => \cycles_for_total_states[20]_C_i_36_n_0\
    );
\cycles_for_total_states[20]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      O => \cycles_for_total_states[20]_C_i_37_n_0\
    );
\cycles_for_total_states[20]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      O => \cycles_for_total_states[20]_C_i_38_n_0\
    );
\cycles_for_total_states[20]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O => \cycles_for_total_states[20]_C_i_39_n_0\
    );
\cycles_for_total_states[20]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O => \cycles_for_total_states[20]_C_i_4_n_0\
    );
\cycles_for_total_states[20]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states[20]_C_i_40_n_0\
    );
\cycles_for_total_states[20]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      O => \cycles_for_total_states[20]_C_i_41_n_0\
    );
\cycles_for_total_states[20]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      O => \cycles_for_total_states[20]_C_i_42_n_0\
    );
\cycles_for_total_states[20]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states[20]_C_i_43_n_0\
    );
\cycles_for_total_states[20]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      O => \cycles_for_total_states[20]_C_i_6_n_0\
    );
\cycles_for_total_states[20]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      O => \cycles_for_total_states[20]_C_i_7_n_0\
    );
\cycles_for_total_states[20]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      O => \cycles_for_total_states[20]_C_i_8_n_0\
    );
\cycles_for_total_states[20]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O => \cycles_for_total_states[20]_C_i_9_n_0\
    );
\cycles_for_total_states[21]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      O => \cycles_for_total_states[21]_C_i_11_n_0\
    );
\cycles_for_total_states[21]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      O => \cycles_for_total_states[21]_C_i_12_n_0\
    );
\cycles_for_total_states[21]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      O => \cycles_for_total_states[21]_C_i_13_n_0\
    );
\cycles_for_total_states[21]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O => \cycles_for_total_states[21]_C_i_14_n_0\
    );
\cycles_for_total_states[21]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      O => \cycles_for_total_states[21]_C_i_16_n_0\
    );
\cycles_for_total_states[21]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      O => \cycles_for_total_states[21]_C_i_17_n_0\
    );
\cycles_for_total_states[21]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      O => \cycles_for_total_states[21]_C_i_18_n_0\
    );
\cycles_for_total_states[21]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O => \cycles_for_total_states[21]_C_i_19_n_0\
    );
\cycles_for_total_states[21]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      O => \cycles_for_total_states[21]_C_i_21_n_0\
    );
\cycles_for_total_states[21]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      O => \cycles_for_total_states[21]_C_i_22_n_0\
    );
\cycles_for_total_states[21]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      O => \cycles_for_total_states[21]_C_i_23_n_0\
    );
\cycles_for_total_states[21]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O => \cycles_for_total_states[21]_C_i_24_n_0\
    );
\cycles_for_total_states[21]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      O => \cycles_for_total_states[21]_C_i_26_n_0\
    );
\cycles_for_total_states[21]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      O => \cycles_for_total_states[21]_C_i_27_n_0\
    );
\cycles_for_total_states[21]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      O => \cycles_for_total_states[21]_C_i_28_n_0\
    );
\cycles_for_total_states[21]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O => \cycles_for_total_states[21]_C_i_29_n_0\
    );
\cycles_for_total_states[21]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => \cycles_for_total_states_reg[22]_C_i_1_n_7\,
      O => \cycles_for_total_states[21]_C_i_3_n_0\
    );
\cycles_for_total_states[21]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      O => \cycles_for_total_states[21]_C_i_31_n_0\
    );
\cycles_for_total_states[21]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      O => \cycles_for_total_states[21]_C_i_32_n_0\
    );
\cycles_for_total_states[21]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      O => \cycles_for_total_states[21]_C_i_33_n_0\
    );
\cycles_for_total_states[21]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O => \cycles_for_total_states[21]_C_i_34_n_0\
    );
\cycles_for_total_states[21]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      O => \cycles_for_total_states[21]_C_i_36_n_0\
    );
\cycles_for_total_states[21]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      O => \cycles_for_total_states[21]_C_i_37_n_0\
    );
\cycles_for_total_states[21]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      O => \cycles_for_total_states[21]_C_i_38_n_0\
    );
\cycles_for_total_states[21]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O => \cycles_for_total_states[21]_C_i_39_n_0\
    );
\cycles_for_total_states[21]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O => \cycles_for_total_states[21]_C_i_4_n_0\
    );
\cycles_for_total_states[21]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      O => \cycles_for_total_states[21]_C_i_40_n_0\
    );
\cycles_for_total_states[21]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      O => \cycles_for_total_states[21]_C_i_41_n_0\
    );
\cycles_for_total_states[21]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(22),
      O => \cycles_for_total_states[21]_C_i_42_n_0\
    );
\cycles_for_total_states[21]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      O => \cycles_for_total_states[21]_C_i_6_n_0\
    );
\cycles_for_total_states[21]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      O => \cycles_for_total_states[21]_C_i_7_n_0\
    );
\cycles_for_total_states[21]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      O => \cycles_for_total_states[21]_C_i_8_n_0\
    );
\cycles_for_total_states[21]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O => \cycles_for_total_states[21]_C_i_9_n_0\
    );
\cycles_for_total_states[22]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      O => \cycles_for_total_states[22]_C_i_11_n_0\
    );
\cycles_for_total_states[22]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      O => \cycles_for_total_states[22]_C_i_12_n_0\
    );
\cycles_for_total_states[22]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      O => \cycles_for_total_states[22]_C_i_13_n_0\
    );
\cycles_for_total_states[22]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O => \cycles_for_total_states[22]_C_i_14_n_0\
    );
\cycles_for_total_states[22]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      O => \cycles_for_total_states[22]_C_i_16_n_0\
    );
\cycles_for_total_states[22]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      O => \cycles_for_total_states[22]_C_i_17_n_0\
    );
\cycles_for_total_states[22]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      O => \cycles_for_total_states[22]_C_i_18_n_0\
    );
\cycles_for_total_states[22]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O => \cycles_for_total_states[22]_C_i_19_n_0\
    );
\cycles_for_total_states[22]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      O => \cycles_for_total_states[22]_C_i_21_n_0\
    );
\cycles_for_total_states[22]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      O => \cycles_for_total_states[22]_C_i_22_n_0\
    );
\cycles_for_total_states[22]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      O => \cycles_for_total_states[22]_C_i_23_n_0\
    );
\cycles_for_total_states[22]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O => \cycles_for_total_states[22]_C_i_24_n_0\
    );
\cycles_for_total_states[22]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      O => \cycles_for_total_states[22]_C_i_26_n_0\
    );
\cycles_for_total_states[22]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      O => \cycles_for_total_states[22]_C_i_27_n_0\
    );
\cycles_for_total_states[22]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      O => \cycles_for_total_states[22]_C_i_28_n_0\
    );
\cycles_for_total_states[22]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O => \cycles_for_total_states[22]_C_i_29_n_0\
    );
\cycles_for_total_states[22]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => \cycles_for_total_states_reg[23]_C_i_1_n_7\,
      O => \cycles_for_total_states[22]_C_i_3_n_0\
    );
\cycles_for_total_states[22]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      O => \cycles_for_total_states[22]_C_i_31_n_0\
    );
\cycles_for_total_states[22]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      O => \cycles_for_total_states[22]_C_i_32_n_0\
    );
\cycles_for_total_states[22]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      O => \cycles_for_total_states[22]_C_i_33_n_0\
    );
\cycles_for_total_states[22]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O => \cycles_for_total_states[22]_C_i_34_n_0\
    );
\cycles_for_total_states[22]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      O => \cycles_for_total_states[22]_C_i_36_n_0\
    );
\cycles_for_total_states[22]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      O => \cycles_for_total_states[22]_C_i_37_n_0\
    );
\cycles_for_total_states[22]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      O => \cycles_for_total_states[22]_C_i_38_n_0\
    );
\cycles_for_total_states[22]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O => \cycles_for_total_states[22]_C_i_39_n_0\
    );
\cycles_for_total_states[22]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O => \cycles_for_total_states[22]_C_i_4_n_0\
    );
\cycles_for_total_states[22]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      O => \cycles_for_total_states[22]_C_i_40_n_0\
    );
\cycles_for_total_states[22]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      O => \cycles_for_total_states[22]_C_i_41_n_0\
    );
\cycles_for_total_states[22]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(23),
      O => \cycles_for_total_states[22]_C_i_42_n_0\
    );
\cycles_for_total_states[22]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      O => \cycles_for_total_states[22]_C_i_6_n_0\
    );
\cycles_for_total_states[22]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      O => \cycles_for_total_states[22]_C_i_7_n_0\
    );
\cycles_for_total_states[22]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      O => \cycles_for_total_states[22]_C_i_8_n_0\
    );
\cycles_for_total_states[22]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O => \cycles_for_total_states[22]_C_i_9_n_0\
    );
\cycles_for_total_states[23]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      O => \cycles_for_total_states[23]_C_i_11_n_0\
    );
\cycles_for_total_states[23]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      O => \cycles_for_total_states[23]_C_i_12_n_0\
    );
\cycles_for_total_states[23]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      O => \cycles_for_total_states[23]_C_i_13_n_0\
    );
\cycles_for_total_states[23]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O => \cycles_for_total_states[23]_C_i_14_n_0\
    );
\cycles_for_total_states[23]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      O => \cycles_for_total_states[23]_C_i_16_n_0\
    );
\cycles_for_total_states[23]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      O => \cycles_for_total_states[23]_C_i_17_n_0\
    );
\cycles_for_total_states[23]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      O => \cycles_for_total_states[23]_C_i_18_n_0\
    );
\cycles_for_total_states[23]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O => \cycles_for_total_states[23]_C_i_19_n_0\
    );
\cycles_for_total_states[23]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      O => \cycles_for_total_states[23]_C_i_21_n_0\
    );
\cycles_for_total_states[23]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      O => \cycles_for_total_states[23]_C_i_22_n_0\
    );
\cycles_for_total_states[23]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      O => \cycles_for_total_states[23]_C_i_23_n_0\
    );
\cycles_for_total_states[23]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O => \cycles_for_total_states[23]_C_i_24_n_0\
    );
\cycles_for_total_states[23]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      O => \cycles_for_total_states[23]_C_i_26_n_0\
    );
\cycles_for_total_states[23]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      O => \cycles_for_total_states[23]_C_i_27_n_0\
    );
\cycles_for_total_states[23]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      O => \cycles_for_total_states[23]_C_i_28_n_0\
    );
\cycles_for_total_states[23]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O => \cycles_for_total_states[23]_C_i_29_n_0\
    );
\cycles_for_total_states[23]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => \cycles_for_total_states_reg[24]_C_i_1_n_7\,
      O => \cycles_for_total_states[23]_C_i_3_n_0\
    );
\cycles_for_total_states[23]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      O => \cycles_for_total_states[23]_C_i_31_n_0\
    );
\cycles_for_total_states[23]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      O => \cycles_for_total_states[23]_C_i_32_n_0\
    );
\cycles_for_total_states[23]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      O => \cycles_for_total_states[23]_C_i_33_n_0\
    );
\cycles_for_total_states[23]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O => \cycles_for_total_states[23]_C_i_34_n_0\
    );
\cycles_for_total_states[23]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      O => \cycles_for_total_states[23]_C_i_36_n_0\
    );
\cycles_for_total_states[23]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      O => \cycles_for_total_states[23]_C_i_37_n_0\
    );
\cycles_for_total_states[23]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      O => \cycles_for_total_states[23]_C_i_38_n_0\
    );
\cycles_for_total_states[23]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O => \cycles_for_total_states[23]_C_i_39_n_0\
    );
\cycles_for_total_states[23]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O => \cycles_for_total_states[23]_C_i_4_n_0\
    );
\cycles_for_total_states[23]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      O => \cycles_for_total_states[23]_C_i_40_n_0\
    );
\cycles_for_total_states[23]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      O => \cycles_for_total_states[23]_C_i_41_n_0\
    );
\cycles_for_total_states[23]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(24),
      O => \cycles_for_total_states[23]_C_i_42_n_0\
    );
\cycles_for_total_states[23]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      O => \cycles_for_total_states[23]_C_i_6_n_0\
    );
\cycles_for_total_states[23]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      O => \cycles_for_total_states[23]_C_i_7_n_0\
    );
\cycles_for_total_states[23]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      O => \cycles_for_total_states[23]_C_i_8_n_0\
    );
\cycles_for_total_states[23]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O => \cycles_for_total_states[23]_C_i_9_n_0\
    );
\cycles_for_total_states[24]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      O => \cycles_for_total_states[24]_C_i_11_n_0\
    );
\cycles_for_total_states[24]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      O => \cycles_for_total_states[24]_C_i_12_n_0\
    );
\cycles_for_total_states[24]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      O => \cycles_for_total_states[24]_C_i_13_n_0\
    );
\cycles_for_total_states[24]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O => \cycles_for_total_states[24]_C_i_14_n_0\
    );
\cycles_for_total_states[24]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      O => \cycles_for_total_states[24]_C_i_16_n_0\
    );
\cycles_for_total_states[24]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      O => \cycles_for_total_states[24]_C_i_17_n_0\
    );
\cycles_for_total_states[24]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      O => \cycles_for_total_states[24]_C_i_18_n_0\
    );
\cycles_for_total_states[24]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O => \cycles_for_total_states[24]_C_i_19_n_0\
    );
\cycles_for_total_states[24]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      O => \cycles_for_total_states[24]_C_i_21_n_0\
    );
\cycles_for_total_states[24]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      O => \cycles_for_total_states[24]_C_i_22_n_0\
    );
\cycles_for_total_states[24]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      O => \cycles_for_total_states[24]_C_i_23_n_0\
    );
\cycles_for_total_states[24]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O => \cycles_for_total_states[24]_C_i_24_n_0\
    );
\cycles_for_total_states[24]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      O => \cycles_for_total_states[24]_C_i_26_n_0\
    );
\cycles_for_total_states[24]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      O => \cycles_for_total_states[24]_C_i_27_n_0\
    );
\cycles_for_total_states[24]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      O => \cycles_for_total_states[24]_C_i_28_n_0\
    );
\cycles_for_total_states[24]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O => \cycles_for_total_states[24]_C_i_29_n_0\
    );
\cycles_for_total_states[24]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => \cycles_for_total_states_reg[25]_C_i_1_n_7\,
      O => \cycles_for_total_states[24]_C_i_3_n_0\
    );
\cycles_for_total_states[24]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      O => \cycles_for_total_states[24]_C_i_31_n_0\
    );
\cycles_for_total_states[24]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      O => \cycles_for_total_states[24]_C_i_32_n_0\
    );
\cycles_for_total_states[24]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      O => \cycles_for_total_states[24]_C_i_33_n_0\
    );
\cycles_for_total_states[24]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O => \cycles_for_total_states[24]_C_i_34_n_0\
    );
\cycles_for_total_states[24]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      O => \cycles_for_total_states[24]_C_i_36_n_0\
    );
\cycles_for_total_states[24]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      O => \cycles_for_total_states[24]_C_i_37_n_0\
    );
\cycles_for_total_states[24]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      O => \cycles_for_total_states[24]_C_i_38_n_0\
    );
\cycles_for_total_states[24]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O => \cycles_for_total_states[24]_C_i_39_n_0\
    );
\cycles_for_total_states[24]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O => \cycles_for_total_states[24]_C_i_4_n_0\
    );
\cycles_for_total_states[24]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      O => \cycles_for_total_states[24]_C_i_40_n_0\
    );
\cycles_for_total_states[24]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      O => \cycles_for_total_states[24]_C_i_41_n_0\
    );
\cycles_for_total_states[24]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(25),
      O => \cycles_for_total_states[24]_C_i_42_n_0\
    );
\cycles_for_total_states[24]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      O => \cycles_for_total_states[24]_C_i_6_n_0\
    );
\cycles_for_total_states[24]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      O => \cycles_for_total_states[24]_C_i_7_n_0\
    );
\cycles_for_total_states[24]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      O => \cycles_for_total_states[24]_C_i_8_n_0\
    );
\cycles_for_total_states[24]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O => \cycles_for_total_states[24]_C_i_9_n_0\
    );
\cycles_for_total_states[25]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      O => \cycles_for_total_states[25]_C_i_11_n_0\
    );
\cycles_for_total_states[25]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      O => \cycles_for_total_states[25]_C_i_12_n_0\
    );
\cycles_for_total_states[25]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      O => \cycles_for_total_states[25]_C_i_13_n_0\
    );
\cycles_for_total_states[25]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O => \cycles_for_total_states[25]_C_i_14_n_0\
    );
\cycles_for_total_states[25]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      O => \cycles_for_total_states[25]_C_i_16_n_0\
    );
\cycles_for_total_states[25]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      O => \cycles_for_total_states[25]_C_i_17_n_0\
    );
\cycles_for_total_states[25]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      O => \cycles_for_total_states[25]_C_i_18_n_0\
    );
\cycles_for_total_states[25]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O => \cycles_for_total_states[25]_C_i_19_n_0\
    );
\cycles_for_total_states[25]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      O => \cycles_for_total_states[25]_C_i_21_n_0\
    );
\cycles_for_total_states[25]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      O => \cycles_for_total_states[25]_C_i_22_n_0\
    );
\cycles_for_total_states[25]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      O => \cycles_for_total_states[25]_C_i_23_n_0\
    );
\cycles_for_total_states[25]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O => \cycles_for_total_states[25]_C_i_24_n_0\
    );
\cycles_for_total_states[25]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      O => \cycles_for_total_states[25]_C_i_26_n_0\
    );
\cycles_for_total_states[25]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      O => \cycles_for_total_states[25]_C_i_27_n_0\
    );
\cycles_for_total_states[25]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      O => \cycles_for_total_states[25]_C_i_28_n_0\
    );
\cycles_for_total_states[25]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O => \cycles_for_total_states[25]_C_i_29_n_0\
    );
\cycles_for_total_states[25]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => \cycles_for_total_states_reg[26]_C_i_1_n_7\,
      O => \cycles_for_total_states[25]_C_i_3_n_0\
    );
\cycles_for_total_states[25]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      O => \cycles_for_total_states[25]_C_i_31_n_0\
    );
\cycles_for_total_states[25]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      O => \cycles_for_total_states[25]_C_i_32_n_0\
    );
\cycles_for_total_states[25]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      O => \cycles_for_total_states[25]_C_i_33_n_0\
    );
\cycles_for_total_states[25]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O => \cycles_for_total_states[25]_C_i_34_n_0\
    );
\cycles_for_total_states[25]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      O => \cycles_for_total_states[25]_C_i_36_n_0\
    );
\cycles_for_total_states[25]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      O => \cycles_for_total_states[25]_C_i_37_n_0\
    );
\cycles_for_total_states[25]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      O => \cycles_for_total_states[25]_C_i_38_n_0\
    );
\cycles_for_total_states[25]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O => \cycles_for_total_states[25]_C_i_39_n_0\
    );
\cycles_for_total_states[25]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O => \cycles_for_total_states[25]_C_i_4_n_0\
    );
\cycles_for_total_states[25]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states[25]_C_i_40_n_0\
    );
\cycles_for_total_states[25]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      O => \cycles_for_total_states[25]_C_i_41_n_0\
    );
\cycles_for_total_states[25]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      O => \cycles_for_total_states[25]_C_i_42_n_0\
    );
\cycles_for_total_states[25]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states[25]_C_i_43_n_0\
    );
\cycles_for_total_states[25]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      O => \cycles_for_total_states[25]_C_i_6_n_0\
    );
\cycles_for_total_states[25]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      O => \cycles_for_total_states[25]_C_i_7_n_0\
    );
\cycles_for_total_states[25]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      O => \cycles_for_total_states[25]_C_i_8_n_0\
    );
\cycles_for_total_states[25]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O => \cycles_for_total_states[25]_C_i_9_n_0\
    );
\cycles_for_total_states[26]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      O => \cycles_for_total_states[26]_C_i_11_n_0\
    );
\cycles_for_total_states[26]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      O => \cycles_for_total_states[26]_C_i_12_n_0\
    );
\cycles_for_total_states[26]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      O => \cycles_for_total_states[26]_C_i_13_n_0\
    );
\cycles_for_total_states[26]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O => \cycles_for_total_states[26]_C_i_14_n_0\
    );
\cycles_for_total_states[26]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      O => \cycles_for_total_states[26]_C_i_16_n_0\
    );
\cycles_for_total_states[26]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      O => \cycles_for_total_states[26]_C_i_17_n_0\
    );
\cycles_for_total_states[26]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      O => \cycles_for_total_states[26]_C_i_18_n_0\
    );
\cycles_for_total_states[26]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O => \cycles_for_total_states[26]_C_i_19_n_0\
    );
\cycles_for_total_states[26]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      O => \cycles_for_total_states[26]_C_i_21_n_0\
    );
\cycles_for_total_states[26]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      O => \cycles_for_total_states[26]_C_i_22_n_0\
    );
\cycles_for_total_states[26]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      O => \cycles_for_total_states[26]_C_i_23_n_0\
    );
\cycles_for_total_states[26]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O => \cycles_for_total_states[26]_C_i_24_n_0\
    );
\cycles_for_total_states[26]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      O => \cycles_for_total_states[26]_C_i_26_n_0\
    );
\cycles_for_total_states[26]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      O => \cycles_for_total_states[26]_C_i_27_n_0\
    );
\cycles_for_total_states[26]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      O => \cycles_for_total_states[26]_C_i_28_n_0\
    );
\cycles_for_total_states[26]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O => \cycles_for_total_states[26]_C_i_29_n_0\
    );
\cycles_for_total_states[26]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => \cycles_for_total_states_reg[27]_C_i_1_n_7\,
      O => \cycles_for_total_states[26]_C_i_3_n_0\
    );
\cycles_for_total_states[26]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      O => \cycles_for_total_states[26]_C_i_31_n_0\
    );
\cycles_for_total_states[26]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      O => \cycles_for_total_states[26]_C_i_32_n_0\
    );
\cycles_for_total_states[26]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      O => \cycles_for_total_states[26]_C_i_33_n_0\
    );
\cycles_for_total_states[26]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O => \cycles_for_total_states[26]_C_i_34_n_0\
    );
\cycles_for_total_states[26]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      O => \cycles_for_total_states[26]_C_i_36_n_0\
    );
\cycles_for_total_states[26]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      O => \cycles_for_total_states[26]_C_i_37_n_0\
    );
\cycles_for_total_states[26]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      O => \cycles_for_total_states[26]_C_i_38_n_0\
    );
\cycles_for_total_states[26]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O => \cycles_for_total_states[26]_C_i_39_n_0\
    );
\cycles_for_total_states[26]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O => \cycles_for_total_states[26]_C_i_4_n_0\
    );
\cycles_for_total_states[26]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states[26]_C_i_40_n_0\
    );
\cycles_for_total_states[26]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      O => \cycles_for_total_states[26]_C_i_41_n_0\
    );
\cycles_for_total_states[26]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      O => \cycles_for_total_states[26]_C_i_42_n_0\
    );
\cycles_for_total_states[26]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states[26]_C_i_43_n_0\
    );
\cycles_for_total_states[26]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      O => \cycles_for_total_states[26]_C_i_6_n_0\
    );
\cycles_for_total_states[26]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      O => \cycles_for_total_states[26]_C_i_7_n_0\
    );
\cycles_for_total_states[26]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      O => \cycles_for_total_states[26]_C_i_8_n_0\
    );
\cycles_for_total_states[26]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O => \cycles_for_total_states[26]_C_i_9_n_0\
    );
\cycles_for_total_states[27]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      O => \cycles_for_total_states[27]_C_i_11_n_0\
    );
\cycles_for_total_states[27]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      O => \cycles_for_total_states[27]_C_i_12_n_0\
    );
\cycles_for_total_states[27]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      O => \cycles_for_total_states[27]_C_i_13_n_0\
    );
\cycles_for_total_states[27]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O => \cycles_for_total_states[27]_C_i_14_n_0\
    );
\cycles_for_total_states[27]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      O => \cycles_for_total_states[27]_C_i_16_n_0\
    );
\cycles_for_total_states[27]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      O => \cycles_for_total_states[27]_C_i_17_n_0\
    );
\cycles_for_total_states[27]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      O => \cycles_for_total_states[27]_C_i_18_n_0\
    );
\cycles_for_total_states[27]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O => \cycles_for_total_states[27]_C_i_19_n_0\
    );
\cycles_for_total_states[27]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      O => \cycles_for_total_states[27]_C_i_21_n_0\
    );
\cycles_for_total_states[27]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      O => \cycles_for_total_states[27]_C_i_22_n_0\
    );
\cycles_for_total_states[27]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      O => \cycles_for_total_states[27]_C_i_23_n_0\
    );
\cycles_for_total_states[27]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O => \cycles_for_total_states[27]_C_i_24_n_0\
    );
\cycles_for_total_states[27]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      O => \cycles_for_total_states[27]_C_i_26_n_0\
    );
\cycles_for_total_states[27]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      O => \cycles_for_total_states[27]_C_i_27_n_0\
    );
\cycles_for_total_states[27]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      O => \cycles_for_total_states[27]_C_i_28_n_0\
    );
\cycles_for_total_states[27]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O => \cycles_for_total_states[27]_C_i_29_n_0\
    );
\cycles_for_total_states[27]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => \cycles_for_total_states_reg[28]_C_i_2_n_4\,
      O => \cycles_for_total_states[27]_C_i_3_n_0\
    );
\cycles_for_total_states[27]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      O => \cycles_for_total_states[27]_C_i_31_n_0\
    );
\cycles_for_total_states[27]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      O => \cycles_for_total_states[27]_C_i_32_n_0\
    );
\cycles_for_total_states[27]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      O => \cycles_for_total_states[27]_C_i_33_n_0\
    );
\cycles_for_total_states[27]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O => \cycles_for_total_states[27]_C_i_34_n_0\
    );
\cycles_for_total_states[27]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      O => \cycles_for_total_states[27]_C_i_36_n_0\
    );
\cycles_for_total_states[27]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      O => \cycles_for_total_states[27]_C_i_37_n_0\
    );
\cycles_for_total_states[27]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      O => \cycles_for_total_states[27]_C_i_38_n_0\
    );
\cycles_for_total_states[27]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O => \cycles_for_total_states[27]_C_i_39_n_0\
    );
\cycles_for_total_states[27]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O => \cycles_for_total_states[27]_C_i_4_n_0\
    );
\cycles_for_total_states[27]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states[27]_C_i_40_n_0\
    );
\cycles_for_total_states[27]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      O => \cycles_for_total_states[27]_C_i_41_n_0\
    );
\cycles_for_total_states[27]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      O => \cycles_for_total_states[27]_C_i_42_n_0\
    );
\cycles_for_total_states[27]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states[27]_C_i_43_n_0\
    );
\cycles_for_total_states[27]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      O => \cycles_for_total_states[27]_C_i_6_n_0\
    );
\cycles_for_total_states[27]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      O => \cycles_for_total_states[27]_C_i_7_n_0\
    );
\cycles_for_total_states[27]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      O => \cycles_for_total_states[27]_C_i_8_n_0\
    );
\cycles_for_total_states[27]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O => \cycles_for_total_states[27]_C_i_9_n_0\
    );
\cycles_for_total_states[28]_C_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(29),
      O => \cycles_for_total_states[28]_C_i_10_n_0\
    );
\cycles_for_total_states[28]_C_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(28),
      O => \cycles_for_total_states[28]_C_i_11_n_0\
    );
\cycles_for_total_states[28]_C_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(27),
      O => \cycles_for_total_states[28]_C_i_13_n_0\
    );
\cycles_for_total_states[28]_C_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(26),
      O => \cycles_for_total_states[28]_C_i_14_n_0\
    );
\cycles_for_total_states[28]_C_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(25),
      O => \cycles_for_total_states[28]_C_i_15_n_0\
    );
\cycles_for_total_states[28]_C_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(24),
      O => \cycles_for_total_states[28]_C_i_16_n_0\
    );
\cycles_for_total_states[28]_C_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(27),
      O => \cycles_for_total_states[28]_C_i_17_n_0\
    );
\cycles_for_total_states[28]_C_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(26),
      O => \cycles_for_total_states[28]_C_i_18_n_0\
    );
\cycles_for_total_states[28]_C_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(25),
      O => \cycles_for_total_states[28]_C_i_19_n_0\
    );
\cycles_for_total_states[28]_C_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(24),
      O => \cycles_for_total_states[28]_C_i_20_n_0\
    );
\cycles_for_total_states[28]_C_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(23),
      O => \cycles_for_total_states[28]_C_i_22_n_0\
    );
\cycles_for_total_states[28]_C_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(22),
      O => \cycles_for_total_states[28]_C_i_23_n_0\
    );
\cycles_for_total_states[28]_C_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(21),
      O => \cycles_for_total_states[28]_C_i_24_n_0\
    );
\cycles_for_total_states[28]_C_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(20),
      O => \cycles_for_total_states[28]_C_i_25_n_0\
    );
\cycles_for_total_states[28]_C_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(23),
      O => \cycles_for_total_states[28]_C_i_26_n_0\
    );
\cycles_for_total_states[28]_C_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(22),
      O => \cycles_for_total_states[28]_C_i_27_n_0\
    );
\cycles_for_total_states[28]_C_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(21),
      O => \cycles_for_total_states[28]_C_i_28_n_0\
    );
\cycles_for_total_states[28]_C_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(20),
      O => \cycles_for_total_states[28]_C_i_29_n_0\
    );
\cycles_for_total_states[28]_C_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(19),
      O => \cycles_for_total_states[28]_C_i_31_n_0\
    );
\cycles_for_total_states[28]_C_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(18),
      O => \cycles_for_total_states[28]_C_i_32_n_0\
    );
\cycles_for_total_states[28]_C_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(17),
      O => \cycles_for_total_states[28]_C_i_33_n_0\
    );
\cycles_for_total_states[28]_C_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(16),
      O => \cycles_for_total_states[28]_C_i_34_n_0\
    );
\cycles_for_total_states[28]_C_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(19),
      O => \cycles_for_total_states[28]_C_i_35_n_0\
    );
\cycles_for_total_states[28]_C_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(18),
      O => \cycles_for_total_states[28]_C_i_36_n_0\
    );
\cycles_for_total_states[28]_C_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(17),
      O => \cycles_for_total_states[28]_C_i_37_n_0\
    );
\cycles_for_total_states[28]_C_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(16),
      O => \cycles_for_total_states[28]_C_i_38_n_0\
    );
\cycles_for_total_states[28]_C_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(31),
      O => \cycles_for_total_states[28]_C_i_4_n_0\
    );
\cycles_for_total_states[28]_C_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(15),
      O => \cycles_for_total_states[28]_C_i_40_n_0\
    );
\cycles_for_total_states[28]_C_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(14),
      O => \cycles_for_total_states[28]_C_i_41_n_0\
    );
\cycles_for_total_states[28]_C_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(13),
      O => \cycles_for_total_states[28]_C_i_42_n_0\
    );
\cycles_for_total_states[28]_C_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(12),
      O => \cycles_for_total_states[28]_C_i_43_n_0\
    );
\cycles_for_total_states[28]_C_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(15),
      O => \cycles_for_total_states[28]_C_i_44_n_0\
    );
\cycles_for_total_states[28]_C_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(14),
      O => \cycles_for_total_states[28]_C_i_45_n_0\
    );
\cycles_for_total_states[28]_C_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(13),
      O => \cycles_for_total_states[28]_C_i_46_n_0\
    );
\cycles_for_total_states[28]_C_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(12),
      O => \cycles_for_total_states[28]_C_i_47_n_0\
    );
\cycles_for_total_states[28]_C_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(11),
      O => \cycles_for_total_states[28]_C_i_49_n_0\
    );
\cycles_for_total_states[28]_C_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(30),
      O => \cycles_for_total_states[28]_C_i_5_n_0\
    );
\cycles_for_total_states[28]_C_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(10),
      O => \cycles_for_total_states[28]_C_i_50_n_0\
    );
\cycles_for_total_states[28]_C_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(9),
      O => \cycles_for_total_states[28]_C_i_51_n_0\
    );
\cycles_for_total_states[28]_C_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(8),
      O => \cycles_for_total_states[28]_C_i_52_n_0\
    );
\cycles_for_total_states[28]_C_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(11),
      O => \cycles_for_total_states[28]_C_i_53_n_0\
    );
\cycles_for_total_states[28]_C_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(10),
      O => \cycles_for_total_states[28]_C_i_54_n_0\
    );
\cycles_for_total_states[28]_C_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(9),
      O => \cycles_for_total_states[28]_C_i_55_n_0\
    );
\cycles_for_total_states[28]_C_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(8),
      O => \cycles_for_total_states[28]_C_i_56_n_0\
    );
\cycles_for_total_states[28]_C_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(7),
      O => \cycles_for_total_states[28]_C_i_58_n_0\
    );
\cycles_for_total_states[28]_C_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(6),
      O => \cycles_for_total_states[28]_C_i_59_n_0\
    );
\cycles_for_total_states[28]_C_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(29),
      O => \cycles_for_total_states[28]_C_i_6_n_0\
    );
\cycles_for_total_states[28]_C_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(5),
      O => \cycles_for_total_states[28]_C_i_60_n_0\
    );
\cycles_for_total_states[28]_C_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(4),
      O => \cycles_for_total_states[28]_C_i_61_n_0\
    );
\cycles_for_total_states[28]_C_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(7),
      O => \cycles_for_total_states[28]_C_i_62_n_0\
    );
\cycles_for_total_states[28]_C_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(6),
      O => \cycles_for_total_states[28]_C_i_63_n_0\
    );
\cycles_for_total_states[28]_C_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(5),
      O => \cycles_for_total_states[28]_C_i_64_n_0\
    );
\cycles_for_total_states[28]_C_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(4),
      O => \cycles_for_total_states[28]_C_i_65_n_0\
    );
\cycles_for_total_states[28]_C_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(3),
      O => \cycles_for_total_states[28]_C_i_66_n_0\
    );
\cycles_for_total_states[28]_C_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(2),
      O => \cycles_for_total_states[28]_C_i_67_n_0\
    );
\cycles_for_total_states[28]_C_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(1),
      O => \cycles_for_total_states[28]_C_i_68_n_0\
    );
\cycles_for_total_states[28]_C_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(0),
      O => \cycles_for_total_states[28]_C_i_69_n_0\
    );
\cycles_for_total_states[28]_C_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(28),
      O => \cycles_for_total_states[28]_C_i_7_n_0\
    );
\cycles_for_total_states[28]_C_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(3),
      O => \cycles_for_total_states[28]_C_i_70_n_0\
    );
\cycles_for_total_states[28]_C_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(2),
      O => \cycles_for_total_states[28]_C_i_71_n_0\
    );
\cycles_for_total_states[28]_C_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(1),
      O => \cycles_for_total_states[28]_C_i_72_n_0\
    );
\cycles_for_total_states[28]_C_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(31),
      O => \cycles_for_total_states[28]_C_i_8_n_0\
    );
\cycles_for_total_states[28]_C_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_freq(30),
      O => \cycles_for_total_states[28]_C_i_9_n_0\
    );
\cycles_for_total_states[2]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      O => \cycles_for_total_states[2]_C_i_11_n_0\
    );
\cycles_for_total_states[2]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      O => \cycles_for_total_states[2]_C_i_12_n_0\
    );
\cycles_for_total_states[2]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      O => \cycles_for_total_states[2]_C_i_13_n_0\
    );
\cycles_for_total_states[2]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O => \cycles_for_total_states[2]_C_i_14_n_0\
    );
\cycles_for_total_states[2]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      O => \cycles_for_total_states[2]_C_i_16_n_0\
    );
\cycles_for_total_states[2]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      O => \cycles_for_total_states[2]_C_i_17_n_0\
    );
\cycles_for_total_states[2]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      O => \cycles_for_total_states[2]_C_i_18_n_0\
    );
\cycles_for_total_states[2]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O => \cycles_for_total_states[2]_C_i_19_n_0\
    );
\cycles_for_total_states[2]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      O => \cycles_for_total_states[2]_C_i_21_n_0\
    );
\cycles_for_total_states[2]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      O => \cycles_for_total_states[2]_C_i_22_n_0\
    );
\cycles_for_total_states[2]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      O => \cycles_for_total_states[2]_C_i_23_n_0\
    );
\cycles_for_total_states[2]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O => \cycles_for_total_states[2]_C_i_24_n_0\
    );
\cycles_for_total_states[2]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      O => \cycles_for_total_states[2]_C_i_26_n_0\
    );
\cycles_for_total_states[2]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      O => \cycles_for_total_states[2]_C_i_27_n_0\
    );
\cycles_for_total_states[2]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      O => \cycles_for_total_states[2]_C_i_28_n_0\
    );
\cycles_for_total_states[2]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O => \cycles_for_total_states[2]_C_i_29_n_0\
    );
\cycles_for_total_states[2]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => \cycles_for_total_states_reg[3]_C_i_1_n_7\,
      O => \cycles_for_total_states[2]_C_i_3_n_0\
    );
\cycles_for_total_states[2]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      O => \cycles_for_total_states[2]_C_i_31_n_0\
    );
\cycles_for_total_states[2]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      O => \cycles_for_total_states[2]_C_i_32_n_0\
    );
\cycles_for_total_states[2]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      O => \cycles_for_total_states[2]_C_i_33_n_0\
    );
\cycles_for_total_states[2]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O => \cycles_for_total_states[2]_C_i_34_n_0\
    );
\cycles_for_total_states[2]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      O => \cycles_for_total_states[2]_C_i_36_n_0\
    );
\cycles_for_total_states[2]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      O => \cycles_for_total_states[2]_C_i_37_n_0\
    );
\cycles_for_total_states[2]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      O => \cycles_for_total_states[2]_C_i_38_n_0\
    );
\cycles_for_total_states[2]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O => \cycles_for_total_states[2]_C_i_39_n_0\
    );
\cycles_for_total_states[2]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O => \cycles_for_total_states[2]_C_i_4_n_0\
    );
\cycles_for_total_states[2]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states[2]_C_i_40_n_0\
    );
\cycles_for_total_states[2]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      O => \cycles_for_total_states[2]_C_i_41_n_0\
    );
\cycles_for_total_states[2]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      O => \cycles_for_total_states[2]_C_i_42_n_0\
    );
\cycles_for_total_states[2]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states[2]_C_i_43_n_0\
    );
\cycles_for_total_states[2]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      O => \cycles_for_total_states[2]_C_i_6_n_0\
    );
\cycles_for_total_states[2]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      O => \cycles_for_total_states[2]_C_i_7_n_0\
    );
\cycles_for_total_states[2]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      O => \cycles_for_total_states[2]_C_i_8_n_0\
    );
\cycles_for_total_states[2]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O => \cycles_for_total_states[2]_C_i_9_n_0\
    );
\cycles_for_total_states[3]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      O => \cycles_for_total_states[3]_C_i_11_n_0\
    );
\cycles_for_total_states[3]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      O => \cycles_for_total_states[3]_C_i_12_n_0\
    );
\cycles_for_total_states[3]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      O => \cycles_for_total_states[3]_C_i_13_n_0\
    );
\cycles_for_total_states[3]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O => \cycles_for_total_states[3]_C_i_14_n_0\
    );
\cycles_for_total_states[3]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      O => \cycles_for_total_states[3]_C_i_16_n_0\
    );
\cycles_for_total_states[3]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      O => \cycles_for_total_states[3]_C_i_17_n_0\
    );
\cycles_for_total_states[3]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      O => \cycles_for_total_states[3]_C_i_18_n_0\
    );
\cycles_for_total_states[3]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O => \cycles_for_total_states[3]_C_i_19_n_0\
    );
\cycles_for_total_states[3]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      O => \cycles_for_total_states[3]_C_i_21_n_0\
    );
\cycles_for_total_states[3]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      O => \cycles_for_total_states[3]_C_i_22_n_0\
    );
\cycles_for_total_states[3]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      O => \cycles_for_total_states[3]_C_i_23_n_0\
    );
\cycles_for_total_states[3]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O => \cycles_for_total_states[3]_C_i_24_n_0\
    );
\cycles_for_total_states[3]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      O => \cycles_for_total_states[3]_C_i_26_n_0\
    );
\cycles_for_total_states[3]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      O => \cycles_for_total_states[3]_C_i_27_n_0\
    );
\cycles_for_total_states[3]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      O => \cycles_for_total_states[3]_C_i_28_n_0\
    );
\cycles_for_total_states[3]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O => \cycles_for_total_states[3]_C_i_29_n_0\
    );
\cycles_for_total_states[3]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => \cycles_for_total_states_reg[4]_C_i_1_n_7\,
      O => \cycles_for_total_states[3]_C_i_3_n_0\
    );
\cycles_for_total_states[3]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      O => \cycles_for_total_states[3]_C_i_31_n_0\
    );
\cycles_for_total_states[3]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      O => \cycles_for_total_states[3]_C_i_32_n_0\
    );
\cycles_for_total_states[3]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      O => \cycles_for_total_states[3]_C_i_33_n_0\
    );
\cycles_for_total_states[3]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O => \cycles_for_total_states[3]_C_i_34_n_0\
    );
\cycles_for_total_states[3]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      O => \cycles_for_total_states[3]_C_i_36_n_0\
    );
\cycles_for_total_states[3]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      O => \cycles_for_total_states[3]_C_i_37_n_0\
    );
\cycles_for_total_states[3]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      O => \cycles_for_total_states[3]_C_i_38_n_0\
    );
\cycles_for_total_states[3]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O => \cycles_for_total_states[3]_C_i_39_n_0\
    );
\cycles_for_total_states[3]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O => \cycles_for_total_states[3]_C_i_4_n_0\
    );
\cycles_for_total_states[3]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states[3]_C_i_40_n_0\
    );
\cycles_for_total_states[3]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      O => \cycles_for_total_states[3]_C_i_41_n_0\
    );
\cycles_for_total_states[3]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      O => \cycles_for_total_states[3]_C_i_42_n_0\
    );
\cycles_for_total_states[3]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states[3]_C_i_43_n_0\
    );
\cycles_for_total_states[3]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      O => \cycles_for_total_states[3]_C_i_6_n_0\
    );
\cycles_for_total_states[3]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      O => \cycles_for_total_states[3]_C_i_7_n_0\
    );
\cycles_for_total_states[3]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      O => \cycles_for_total_states[3]_C_i_8_n_0\
    );
\cycles_for_total_states[3]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O => \cycles_for_total_states[3]_C_i_9_n_0\
    );
\cycles_for_total_states[4]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      O => \cycles_for_total_states[4]_C_i_11_n_0\
    );
\cycles_for_total_states[4]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      O => \cycles_for_total_states[4]_C_i_12_n_0\
    );
\cycles_for_total_states[4]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      O => \cycles_for_total_states[4]_C_i_13_n_0\
    );
\cycles_for_total_states[4]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O => \cycles_for_total_states[4]_C_i_14_n_0\
    );
\cycles_for_total_states[4]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      O => \cycles_for_total_states[4]_C_i_16_n_0\
    );
\cycles_for_total_states[4]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      O => \cycles_for_total_states[4]_C_i_17_n_0\
    );
\cycles_for_total_states[4]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      O => \cycles_for_total_states[4]_C_i_18_n_0\
    );
\cycles_for_total_states[4]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O => \cycles_for_total_states[4]_C_i_19_n_0\
    );
\cycles_for_total_states[4]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      O => \cycles_for_total_states[4]_C_i_21_n_0\
    );
\cycles_for_total_states[4]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      O => \cycles_for_total_states[4]_C_i_22_n_0\
    );
\cycles_for_total_states[4]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      O => \cycles_for_total_states[4]_C_i_23_n_0\
    );
\cycles_for_total_states[4]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O => \cycles_for_total_states[4]_C_i_24_n_0\
    );
\cycles_for_total_states[4]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      O => \cycles_for_total_states[4]_C_i_26_n_0\
    );
\cycles_for_total_states[4]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      O => \cycles_for_total_states[4]_C_i_27_n_0\
    );
\cycles_for_total_states[4]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      O => \cycles_for_total_states[4]_C_i_28_n_0\
    );
\cycles_for_total_states[4]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O => \cycles_for_total_states[4]_C_i_29_n_0\
    );
\cycles_for_total_states[4]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => \cycles_for_total_states_reg[5]_C_i_1_n_7\,
      O => \cycles_for_total_states[4]_C_i_3_n_0\
    );
\cycles_for_total_states[4]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      O => \cycles_for_total_states[4]_C_i_31_n_0\
    );
\cycles_for_total_states[4]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      O => \cycles_for_total_states[4]_C_i_32_n_0\
    );
\cycles_for_total_states[4]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      O => \cycles_for_total_states[4]_C_i_33_n_0\
    );
\cycles_for_total_states[4]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O => \cycles_for_total_states[4]_C_i_34_n_0\
    );
\cycles_for_total_states[4]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      O => \cycles_for_total_states[4]_C_i_36_n_0\
    );
\cycles_for_total_states[4]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      O => \cycles_for_total_states[4]_C_i_37_n_0\
    );
\cycles_for_total_states[4]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      O => \cycles_for_total_states[4]_C_i_38_n_0\
    );
\cycles_for_total_states[4]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O => \cycles_for_total_states[4]_C_i_39_n_0\
    );
\cycles_for_total_states[4]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O => \cycles_for_total_states[4]_C_i_4_n_0\
    );
\cycles_for_total_states[4]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states[4]_C_i_40_n_0\
    );
\cycles_for_total_states[4]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      O => \cycles_for_total_states[4]_C_i_41_n_0\
    );
\cycles_for_total_states[4]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      O => \cycles_for_total_states[4]_C_i_42_n_0\
    );
\cycles_for_total_states[4]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states[4]_C_i_43_n_0\
    );
\cycles_for_total_states[4]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      O => \cycles_for_total_states[4]_C_i_6_n_0\
    );
\cycles_for_total_states[4]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      O => \cycles_for_total_states[4]_C_i_7_n_0\
    );
\cycles_for_total_states[4]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      O => \cycles_for_total_states[4]_C_i_8_n_0\
    );
\cycles_for_total_states[4]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O => \cycles_for_total_states[4]_C_i_9_n_0\
    );
\cycles_for_total_states[5]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      O => \cycles_for_total_states[5]_C_i_11_n_0\
    );
\cycles_for_total_states[5]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      O => \cycles_for_total_states[5]_C_i_12_n_0\
    );
\cycles_for_total_states[5]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      O => \cycles_for_total_states[5]_C_i_13_n_0\
    );
\cycles_for_total_states[5]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O => \cycles_for_total_states[5]_C_i_14_n_0\
    );
\cycles_for_total_states[5]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      O => \cycles_for_total_states[5]_C_i_16_n_0\
    );
\cycles_for_total_states[5]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      O => \cycles_for_total_states[5]_C_i_17_n_0\
    );
\cycles_for_total_states[5]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      O => \cycles_for_total_states[5]_C_i_18_n_0\
    );
\cycles_for_total_states[5]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O => \cycles_for_total_states[5]_C_i_19_n_0\
    );
\cycles_for_total_states[5]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      O => \cycles_for_total_states[5]_C_i_21_n_0\
    );
\cycles_for_total_states[5]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      O => \cycles_for_total_states[5]_C_i_22_n_0\
    );
\cycles_for_total_states[5]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      O => \cycles_for_total_states[5]_C_i_23_n_0\
    );
\cycles_for_total_states[5]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O => \cycles_for_total_states[5]_C_i_24_n_0\
    );
\cycles_for_total_states[5]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      O => \cycles_for_total_states[5]_C_i_26_n_0\
    );
\cycles_for_total_states[5]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      O => \cycles_for_total_states[5]_C_i_27_n_0\
    );
\cycles_for_total_states[5]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      O => \cycles_for_total_states[5]_C_i_28_n_0\
    );
\cycles_for_total_states[5]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O => \cycles_for_total_states[5]_C_i_29_n_0\
    );
\cycles_for_total_states[5]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => \cycles_for_total_states_reg[6]_C_i_1_n_7\,
      O => \cycles_for_total_states[5]_C_i_3_n_0\
    );
\cycles_for_total_states[5]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      O => \cycles_for_total_states[5]_C_i_31_n_0\
    );
\cycles_for_total_states[5]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      O => \cycles_for_total_states[5]_C_i_32_n_0\
    );
\cycles_for_total_states[5]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      O => \cycles_for_total_states[5]_C_i_33_n_0\
    );
\cycles_for_total_states[5]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O => \cycles_for_total_states[5]_C_i_34_n_0\
    );
\cycles_for_total_states[5]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      O => \cycles_for_total_states[5]_C_i_36_n_0\
    );
\cycles_for_total_states[5]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      O => \cycles_for_total_states[5]_C_i_37_n_0\
    );
\cycles_for_total_states[5]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      O => \cycles_for_total_states[5]_C_i_38_n_0\
    );
\cycles_for_total_states[5]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O => \cycles_for_total_states[5]_C_i_39_n_0\
    );
\cycles_for_total_states[5]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O => \cycles_for_total_states[5]_C_i_4_n_0\
    );
\cycles_for_total_states[5]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states[5]_C_i_40_n_0\
    );
\cycles_for_total_states[5]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      O => \cycles_for_total_states[5]_C_i_41_n_0\
    );
\cycles_for_total_states[5]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      O => \cycles_for_total_states[5]_C_i_42_n_0\
    );
\cycles_for_total_states[5]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states[5]_C_i_43_n_0\
    );
\cycles_for_total_states[5]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      O => \cycles_for_total_states[5]_C_i_6_n_0\
    );
\cycles_for_total_states[5]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      O => \cycles_for_total_states[5]_C_i_7_n_0\
    );
\cycles_for_total_states[5]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      O => \cycles_for_total_states[5]_C_i_8_n_0\
    );
\cycles_for_total_states[5]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O => \cycles_for_total_states[5]_C_i_9_n_0\
    );
\cycles_for_total_states[6]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      O => \cycles_for_total_states[6]_C_i_11_n_0\
    );
\cycles_for_total_states[6]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      O => \cycles_for_total_states[6]_C_i_12_n_0\
    );
\cycles_for_total_states[6]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      O => \cycles_for_total_states[6]_C_i_13_n_0\
    );
\cycles_for_total_states[6]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O => \cycles_for_total_states[6]_C_i_14_n_0\
    );
\cycles_for_total_states[6]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      O => \cycles_for_total_states[6]_C_i_16_n_0\
    );
\cycles_for_total_states[6]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      O => \cycles_for_total_states[6]_C_i_17_n_0\
    );
\cycles_for_total_states[6]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      O => \cycles_for_total_states[6]_C_i_18_n_0\
    );
\cycles_for_total_states[6]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O => \cycles_for_total_states[6]_C_i_19_n_0\
    );
\cycles_for_total_states[6]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      O => \cycles_for_total_states[6]_C_i_21_n_0\
    );
\cycles_for_total_states[6]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      O => \cycles_for_total_states[6]_C_i_22_n_0\
    );
\cycles_for_total_states[6]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      O => \cycles_for_total_states[6]_C_i_23_n_0\
    );
\cycles_for_total_states[6]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O => \cycles_for_total_states[6]_C_i_24_n_0\
    );
\cycles_for_total_states[6]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      O => \cycles_for_total_states[6]_C_i_26_n_0\
    );
\cycles_for_total_states[6]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      O => \cycles_for_total_states[6]_C_i_27_n_0\
    );
\cycles_for_total_states[6]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      O => \cycles_for_total_states[6]_C_i_28_n_0\
    );
\cycles_for_total_states[6]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O => \cycles_for_total_states[6]_C_i_29_n_0\
    );
\cycles_for_total_states[6]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => \cycles_for_total_states_reg[7]_C_i_1_n_7\,
      O => \cycles_for_total_states[6]_C_i_3_n_0\
    );
\cycles_for_total_states[6]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      O => \cycles_for_total_states[6]_C_i_31_n_0\
    );
\cycles_for_total_states[6]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      O => \cycles_for_total_states[6]_C_i_32_n_0\
    );
\cycles_for_total_states[6]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      O => \cycles_for_total_states[6]_C_i_33_n_0\
    );
\cycles_for_total_states[6]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O => \cycles_for_total_states[6]_C_i_34_n_0\
    );
\cycles_for_total_states[6]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      O => \cycles_for_total_states[6]_C_i_36_n_0\
    );
\cycles_for_total_states[6]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      O => \cycles_for_total_states[6]_C_i_37_n_0\
    );
\cycles_for_total_states[6]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      O => \cycles_for_total_states[6]_C_i_38_n_0\
    );
\cycles_for_total_states[6]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O => \cycles_for_total_states[6]_C_i_39_n_0\
    );
\cycles_for_total_states[6]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O => \cycles_for_total_states[6]_C_i_4_n_0\
    );
\cycles_for_total_states[6]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states[6]_C_i_40_n_0\
    );
\cycles_for_total_states[6]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      O => \cycles_for_total_states[6]_C_i_41_n_0\
    );
\cycles_for_total_states[6]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      O => \cycles_for_total_states[6]_C_i_42_n_0\
    );
\cycles_for_total_states[6]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states[6]_C_i_43_n_0\
    );
\cycles_for_total_states[6]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      O => \cycles_for_total_states[6]_C_i_6_n_0\
    );
\cycles_for_total_states[6]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      O => \cycles_for_total_states[6]_C_i_7_n_0\
    );
\cycles_for_total_states[6]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      O => \cycles_for_total_states[6]_C_i_8_n_0\
    );
\cycles_for_total_states[6]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O => \cycles_for_total_states[6]_C_i_9_n_0\
    );
\cycles_for_total_states[7]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      O => \cycles_for_total_states[7]_C_i_11_n_0\
    );
\cycles_for_total_states[7]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      O => \cycles_for_total_states[7]_C_i_12_n_0\
    );
\cycles_for_total_states[7]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      O => \cycles_for_total_states[7]_C_i_13_n_0\
    );
\cycles_for_total_states[7]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O => \cycles_for_total_states[7]_C_i_14_n_0\
    );
\cycles_for_total_states[7]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      O => \cycles_for_total_states[7]_C_i_16_n_0\
    );
\cycles_for_total_states[7]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      O => \cycles_for_total_states[7]_C_i_17_n_0\
    );
\cycles_for_total_states[7]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      O => \cycles_for_total_states[7]_C_i_18_n_0\
    );
\cycles_for_total_states[7]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O => \cycles_for_total_states[7]_C_i_19_n_0\
    );
\cycles_for_total_states[7]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      O => \cycles_for_total_states[7]_C_i_21_n_0\
    );
\cycles_for_total_states[7]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      O => \cycles_for_total_states[7]_C_i_22_n_0\
    );
\cycles_for_total_states[7]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      O => \cycles_for_total_states[7]_C_i_23_n_0\
    );
\cycles_for_total_states[7]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O => \cycles_for_total_states[7]_C_i_24_n_0\
    );
\cycles_for_total_states[7]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      O => \cycles_for_total_states[7]_C_i_26_n_0\
    );
\cycles_for_total_states[7]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      O => \cycles_for_total_states[7]_C_i_27_n_0\
    );
\cycles_for_total_states[7]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      O => \cycles_for_total_states[7]_C_i_28_n_0\
    );
\cycles_for_total_states[7]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O => \cycles_for_total_states[7]_C_i_29_n_0\
    );
\cycles_for_total_states[7]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => \cycles_for_total_states_reg[8]_C_i_1_n_7\,
      O => \cycles_for_total_states[7]_C_i_3_n_0\
    );
\cycles_for_total_states[7]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      O => \cycles_for_total_states[7]_C_i_31_n_0\
    );
\cycles_for_total_states[7]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      O => \cycles_for_total_states[7]_C_i_32_n_0\
    );
\cycles_for_total_states[7]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      O => \cycles_for_total_states[7]_C_i_33_n_0\
    );
\cycles_for_total_states[7]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O => \cycles_for_total_states[7]_C_i_34_n_0\
    );
\cycles_for_total_states[7]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      O => \cycles_for_total_states[7]_C_i_36_n_0\
    );
\cycles_for_total_states[7]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      O => \cycles_for_total_states[7]_C_i_37_n_0\
    );
\cycles_for_total_states[7]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      O => \cycles_for_total_states[7]_C_i_38_n_0\
    );
\cycles_for_total_states[7]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O => \cycles_for_total_states[7]_C_i_39_n_0\
    );
\cycles_for_total_states[7]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O => \cycles_for_total_states[7]_C_i_4_n_0\
    );
\cycles_for_total_states[7]_C_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states[7]_C_i_40_n_0\
    );
\cycles_for_total_states[7]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      O => \cycles_for_total_states[7]_C_i_41_n_0\
    );
\cycles_for_total_states[7]_C_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      O => \cycles_for_total_states[7]_C_i_42_n_0\
    );
\cycles_for_total_states[7]_C_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states[7]_C_i_43_n_0\
    );
\cycles_for_total_states[7]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      O => \cycles_for_total_states[7]_C_i_6_n_0\
    );
\cycles_for_total_states[7]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      O => \cycles_for_total_states[7]_C_i_7_n_0\
    );
\cycles_for_total_states[7]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      O => \cycles_for_total_states[7]_C_i_8_n_0\
    );
\cycles_for_total_states[7]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O => \cycles_for_total_states[7]_C_i_9_n_0\
    );
\cycles_for_total_states[8]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      O => \cycles_for_total_states[8]_C_i_11_n_0\
    );
\cycles_for_total_states[8]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      O => \cycles_for_total_states[8]_C_i_12_n_0\
    );
\cycles_for_total_states[8]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      O => \cycles_for_total_states[8]_C_i_13_n_0\
    );
\cycles_for_total_states[8]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O => \cycles_for_total_states[8]_C_i_14_n_0\
    );
\cycles_for_total_states[8]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      O => \cycles_for_total_states[8]_C_i_16_n_0\
    );
\cycles_for_total_states[8]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      O => \cycles_for_total_states[8]_C_i_17_n_0\
    );
\cycles_for_total_states[8]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      O => \cycles_for_total_states[8]_C_i_18_n_0\
    );
\cycles_for_total_states[8]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O => \cycles_for_total_states[8]_C_i_19_n_0\
    );
\cycles_for_total_states[8]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      O => \cycles_for_total_states[8]_C_i_21_n_0\
    );
\cycles_for_total_states[8]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      O => \cycles_for_total_states[8]_C_i_22_n_0\
    );
\cycles_for_total_states[8]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      O => \cycles_for_total_states[8]_C_i_23_n_0\
    );
\cycles_for_total_states[8]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O => \cycles_for_total_states[8]_C_i_24_n_0\
    );
\cycles_for_total_states[8]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      O => \cycles_for_total_states[8]_C_i_26_n_0\
    );
\cycles_for_total_states[8]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      O => \cycles_for_total_states[8]_C_i_27_n_0\
    );
\cycles_for_total_states[8]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      O => \cycles_for_total_states[8]_C_i_28_n_0\
    );
\cycles_for_total_states[8]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O => \cycles_for_total_states[8]_C_i_29_n_0\
    );
\cycles_for_total_states[8]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => \cycles_for_total_states_reg[9]_C_i_1_n_7\,
      O => \cycles_for_total_states[8]_C_i_3_n_0\
    );
\cycles_for_total_states[8]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      O => \cycles_for_total_states[8]_C_i_31_n_0\
    );
\cycles_for_total_states[8]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      O => \cycles_for_total_states[8]_C_i_32_n_0\
    );
\cycles_for_total_states[8]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      O => \cycles_for_total_states[8]_C_i_33_n_0\
    );
\cycles_for_total_states[8]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O => \cycles_for_total_states[8]_C_i_34_n_0\
    );
\cycles_for_total_states[8]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      O => \cycles_for_total_states[8]_C_i_36_n_0\
    );
\cycles_for_total_states[8]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      O => \cycles_for_total_states[8]_C_i_37_n_0\
    );
\cycles_for_total_states[8]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      O => \cycles_for_total_states[8]_C_i_38_n_0\
    );
\cycles_for_total_states[8]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O => \cycles_for_total_states[8]_C_i_39_n_0\
    );
\cycles_for_total_states[8]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O => \cycles_for_total_states[8]_C_i_4_n_0\
    );
\cycles_for_total_states[8]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      O => \cycles_for_total_states[8]_C_i_40_n_0\
    );
\cycles_for_total_states[8]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      O => \cycles_for_total_states[8]_C_i_41_n_0\
    );
\cycles_for_total_states[8]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(9),
      O => \cycles_for_total_states[8]_C_i_42_n_0\
    );
\cycles_for_total_states[8]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      O => \cycles_for_total_states[8]_C_i_6_n_0\
    );
\cycles_for_total_states[8]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      O => \cycles_for_total_states[8]_C_i_7_n_0\
    );
\cycles_for_total_states[8]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      O => \cycles_for_total_states[8]_C_i_8_n_0\
    );
\cycles_for_total_states[8]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O => \cycles_for_total_states[8]_C_i_9_n_0\
    );
\cycles_for_total_states[9]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(26),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      O => \cycles_for_total_states[9]_C_i_11_n_0\
    );
\cycles_for_total_states[9]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(25),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      O => \cycles_for_total_states[9]_C_i_12_n_0\
    );
\cycles_for_total_states[9]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(24),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      O => \cycles_for_total_states[9]_C_i_13_n_0\
    );
\cycles_for_total_states[9]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(23),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O => \cycles_for_total_states[9]_C_i_14_n_0\
    );
\cycles_for_total_states[9]_C_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(22),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      O => \cycles_for_total_states[9]_C_i_16_n_0\
    );
\cycles_for_total_states[9]_C_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(21),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      O => \cycles_for_total_states[9]_C_i_17_n_0\
    );
\cycles_for_total_states[9]_C_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(20),
      I2 => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      O => \cycles_for_total_states[9]_C_i_18_n_0\
    );
\cycles_for_total_states[9]_C_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(19),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O => \cycles_for_total_states[9]_C_i_19_n_0\
    );
\cycles_for_total_states[9]_C_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(18),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      O => \cycles_for_total_states[9]_C_i_21_n_0\
    );
\cycles_for_total_states[9]_C_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(17),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      O => \cycles_for_total_states[9]_C_i_22_n_0\
    );
\cycles_for_total_states[9]_C_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(16),
      I2 => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      O => \cycles_for_total_states[9]_C_i_23_n_0\
    );
\cycles_for_total_states[9]_C_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(15),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O => \cycles_for_total_states[9]_C_i_24_n_0\
    );
\cycles_for_total_states[9]_C_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(14),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      O => \cycles_for_total_states[9]_C_i_26_n_0\
    );
\cycles_for_total_states[9]_C_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(13),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      O => \cycles_for_total_states[9]_C_i_27_n_0\
    );
\cycles_for_total_states[9]_C_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(12),
      I2 => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      O => \cycles_for_total_states[9]_C_i_28_n_0\
    );
\cycles_for_total_states[9]_C_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(11),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O => \cycles_for_total_states[9]_C_i_29_n_0\
    );
\cycles_for_total_states[9]_C_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => \cycles_for_total_states_reg[10]_C_i_1_n_7\,
      O => \cycles_for_total_states[9]_C_i_3_n_0\
    );
\cycles_for_total_states[9]_C_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(10),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      O => \cycles_for_total_states[9]_C_i_31_n_0\
    );
\cycles_for_total_states[9]_C_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(9),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      O => \cycles_for_total_states[9]_C_i_32_n_0\
    );
\cycles_for_total_states[9]_C_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(8),
      I2 => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      O => \cycles_for_total_states[9]_C_i_33_n_0\
    );
\cycles_for_total_states[9]_C_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(7),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O => \cycles_for_total_states[9]_C_i_34_n_0\
    );
\cycles_for_total_states[9]_C_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(6),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      O => \cycles_for_total_states[9]_C_i_36_n_0\
    );
\cycles_for_total_states[9]_C_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(5),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      O => \cycles_for_total_states[9]_C_i_37_n_0\
    );
\cycles_for_total_states[9]_C_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(4),
      I2 => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      O => \cycles_for_total_states[9]_C_i_38_n_0\
    );
\cycles_for_total_states[9]_C_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(3),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O => \cycles_for_total_states[9]_C_i_39_n_0\
    );
\cycles_for_total_states[9]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(31),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O => \cycles_for_total_states[9]_C_i_4_n_0\
    );
\cycles_for_total_states[9]_C_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(2),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      O => \cycles_for_total_states[9]_C_i_40_n_0\
    );
\cycles_for_total_states[9]_C_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(1),
      I2 => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      O => \cycles_for_total_states[9]_C_i_41_n_0\
    );
\cycles_for_total_states[9]_C_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => state_freq(0),
      I1 => p_0_in2_in(10),
      O => \cycles_for_total_states[9]_C_i_42_n_0\
    );
\cycles_for_total_states[9]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(30),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      O => \cycles_for_total_states[9]_C_i_6_n_0\
    );
\cycles_for_total_states[9]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(29),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      O => \cycles_for_total_states[9]_C_i_7_n_0\
    );
\cycles_for_total_states[9]_C_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(28),
      I2 => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      O => \cycles_for_total_states[9]_C_i_8_n_0\
    );
\cycles_for_total_states[9]_C_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => state_freq(27),
      I2 => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O => \cycles_for_total_states[9]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\,
      D => p_0_in2_in(10),
      Q => \cycles_for_total_states_reg[10]_C_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[10]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(10),
      CO(0) => \cycles_for_total_states_reg[10]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(11),
      DI(0) => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[10]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[10]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[10]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[10]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[10]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(11),
      DI(3) => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[10]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[10]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[10]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[10]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[10]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[10]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[10]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[10]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[10]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[10]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[10]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[10]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[10]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[10]_LDC_n_0\
    );
\cycles_for_total_states_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(10),
      I1 => reset,
      O => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(10),
      O => \cycles_for_total_states_reg[10]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(10),
      PRE => \cycles_for_total_states_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[10]_P_n_0\
    );
\cycles_for_total_states_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\,
      D => p_0_in2_in(11),
      Q => \cycles_for_total_states_reg[11]_C_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[11]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(11),
      CO(0) => \cycles_for_total_states_reg[11]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(12),
      DI(0) => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[11]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[11]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[11]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[11]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[11]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(12),
      DI(3) => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[11]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[11]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[11]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[11]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[11]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[11]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[11]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[11]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[11]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[11]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[11]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[11]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[11]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[11]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[11]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[11]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[11]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[11]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[11]_LDC_n_0\
    );
\cycles_for_total_states_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(11),
      I1 => reset,
      O => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(11),
      O => \cycles_for_total_states_reg[11]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(11),
      PRE => \cycles_for_total_states_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[11]_P_n_0\
    );
\cycles_for_total_states_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\,
      D => p_0_in2_in(12),
      Q => \cycles_for_total_states_reg[12]_C_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[12]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(12),
      CO(0) => \cycles_for_total_states_reg[12]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(13),
      DI(0) => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[12]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[12]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[12]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[12]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[12]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(13),
      DI(3) => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[12]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[12]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[12]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[12]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[12]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[12]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[12]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[12]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[12]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[12]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[12]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[12]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[12]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[12]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[12]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[12]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[12]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[12]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[12]_LDC_n_0\
    );
\cycles_for_total_states_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(12),
      I1 => reset,
      O => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(12),
      O => \cycles_for_total_states_reg[12]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(12),
      PRE => \cycles_for_total_states_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[12]_P_n_0\
    );
\cycles_for_total_states_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\,
      D => p_0_in2_in(13),
      Q => \cycles_for_total_states_reg[13]_C_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[13]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(13),
      CO(0) => \cycles_for_total_states_reg[13]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(14),
      DI(0) => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[13]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[13]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[13]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[13]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[13]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(14),
      DI(3) => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[13]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[13]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[13]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[13]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[13]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[13]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[13]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[13]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[13]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[13]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[13]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[13]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[13]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[13]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[13]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[13]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[13]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[13]_LDC_n_0\
    );
\cycles_for_total_states_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(13),
      I1 => reset,
      O => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(13),
      O => \cycles_for_total_states_reg[13]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(13),
      PRE => \cycles_for_total_states_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[13]_P_n_0\
    );
\cycles_for_total_states_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\,
      D => p_0_in2_in(14),
      Q => \cycles_for_total_states_reg[14]_C_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[14]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(14),
      CO(0) => \cycles_for_total_states_reg[14]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(15),
      DI(0) => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[14]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[14]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[14]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[14]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[14]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(15),
      DI(3) => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[14]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[14]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[14]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[14]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[14]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[14]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[14]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[14]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[14]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[14]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[14]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[14]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[14]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[14]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[14]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[14]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[14]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[14]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[14]_LDC_n_0\
    );
\cycles_for_total_states_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(14),
      I1 => reset,
      O => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(14),
      O => \cycles_for_total_states_reg[14]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(14),
      PRE => \cycles_for_total_states_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[14]_P_n_0\
    );
\cycles_for_total_states_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\,
      D => p_0_in2_in(15),
      Q => \cycles_for_total_states_reg[15]_C_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[15]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(15),
      CO(0) => \cycles_for_total_states_reg[15]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(16),
      DI(0) => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[15]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[15]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[15]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[15]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[15]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(16),
      DI(3) => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[15]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[15]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[15]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[15]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[15]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[15]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[15]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[15]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[15]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[15]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[15]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[15]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[15]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[15]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[15]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[15]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[15]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[15]_LDC_n_0\
    );
\cycles_for_total_states_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(15),
      I1 => reset,
      O => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(15),
      O => \cycles_for_total_states_reg[15]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(15),
      PRE => \cycles_for_total_states_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[15]_P_n_0\
    );
\cycles_for_total_states_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\,
      D => p_0_in2_in(16),
      Q => \cycles_for_total_states_reg[16]_C_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[16]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(16),
      CO(0) => \cycles_for_total_states_reg[16]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(17),
      DI(0) => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[16]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[16]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[16]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[16]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[16]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(17),
      DI(3) => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[16]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[16]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[16]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[16]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[16]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[16]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[16]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[16]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[16]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[16]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[16]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[16]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[16]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[16]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[16]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[16]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[16]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[16]_LDC_n_0\
    );
\cycles_for_total_states_reg[16]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(16),
      I1 => reset,
      O => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[16]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(16),
      O => \cycles_for_total_states_reg[16]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(16),
      PRE => \cycles_for_total_states_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[16]_P_n_0\
    );
\cycles_for_total_states_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\,
      D => p_0_in2_in(17),
      Q => \cycles_for_total_states_reg[17]_C_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[17]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(17),
      CO(0) => \cycles_for_total_states_reg[17]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(18),
      DI(0) => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[17]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[17]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[17]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[17]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[17]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(18),
      DI(3) => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[17]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[17]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[17]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[17]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[17]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[17]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[17]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[17]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[17]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[17]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[17]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[17]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[17]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[17]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[17]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[17]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[17]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[17]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[17]_LDC_n_0\
    );
\cycles_for_total_states_reg[17]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(17),
      I1 => reset,
      O => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[17]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(17),
      O => \cycles_for_total_states_reg[17]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(17),
      PRE => \cycles_for_total_states_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[17]_P_n_0\
    );
\cycles_for_total_states_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\,
      D => p_0_in2_in(18),
      Q => \cycles_for_total_states_reg[18]_C_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[18]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(18),
      CO(0) => \cycles_for_total_states_reg[18]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(19),
      DI(0) => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[18]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[18]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[18]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[18]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[18]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(19),
      DI(3) => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[18]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[18]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[18]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[18]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[18]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[18]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[18]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[18]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[18]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[18]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[18]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[18]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[18]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[18]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[18]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[18]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[18]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[18]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[18]_LDC_n_0\
    );
\cycles_for_total_states_reg[18]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(18),
      I1 => reset,
      O => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[18]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(18),
      O => \cycles_for_total_states_reg[18]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(18),
      PRE => \cycles_for_total_states_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[18]_P_n_0\
    );
\cycles_for_total_states_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\,
      D => p_0_in2_in(19),
      Q => \cycles_for_total_states_reg[19]_C_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[19]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(19),
      CO(0) => \cycles_for_total_states_reg[19]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(20),
      DI(0) => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[19]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[19]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[19]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[19]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[19]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(20),
      DI(3) => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[19]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[19]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[19]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[19]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[19]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[19]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[19]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[19]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[19]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[19]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[19]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[19]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[19]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[19]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[19]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[19]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[19]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[19]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[19]_LDC_n_0\
    );
\cycles_for_total_states_reg[19]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(19),
      I1 => reset,
      O => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[19]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(19),
      O => \cycles_for_total_states_reg[19]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(19),
      PRE => \cycles_for_total_states_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[19]_P_n_0\
    );
\cycles_for_total_states_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\,
      D => p_0_in2_in(1),
      Q => \cycles_for_total_states_reg[1]_C_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_2_n_0\,
      CO(3 downto 1) => \NLW_cycles_for_total_states_reg[1]_C_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in2_in(1),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in2_in(2),
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \cycles_for_total_states[1]_C_i_3_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_19_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_14_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_14_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_14_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_20_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_21_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_22_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_23_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_24_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_19_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_19_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_19_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_25_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_26_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_27_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_28_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_4_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_5_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_6_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_7_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_8_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_29_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_24_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_24_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_24_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_30_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_31_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_32_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_33_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_34_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_29_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_29_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_29_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_35_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_36_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_37_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_38_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[1]_C_i_34_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_34_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_34_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_34_n_3\,
      CYINIT => p_0_in2_in(2),
      DI(3) => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      DI(0) => \cycles_for_total_states[1]_C_i_39_n_0\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_42_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_43_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_9_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_4_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_4_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_4_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_10_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_11_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_12_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_13_n_0\
    );
\cycles_for_total_states_reg[1]_C_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[1]_C_i_14_n_0\,
      CO(3) => \cycles_for_total_states_reg[1]_C_i_9_n_0\,
      CO(2) => \cycles_for_total_states_reg[1]_C_i_9_n_1\,
      CO(1) => \cycles_for_total_states_reg[1]_C_i_9_n_2\,
      CO(0) => \cycles_for_total_states_reg[1]_C_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      DI(2) => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      DI(1) => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      DI(0) => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[1]_C_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_for_total_states[1]_C_i_15_n_0\,
      S(2) => \cycles_for_total_states[1]_C_i_16_n_0\,
      S(1) => \cycles_for_total_states[1]_C_i_17_n_0\,
      S(0) => \cycles_for_total_states[1]_C_i_18_n_0\
    );
\cycles_for_total_states_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[1]_LDC_n_0\
    );
\cycles_for_total_states_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => reset,
      O => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(1),
      O => \cycles_for_total_states_reg[1]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(1),
      PRE => \cycles_for_total_states_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[1]_P_n_0\
    );
\cycles_for_total_states_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\,
      D => p_0_in2_in(20),
      Q => \cycles_for_total_states_reg[20]_C_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[20]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(20),
      CO(0) => \cycles_for_total_states_reg[20]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(21),
      DI(0) => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[20]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[20]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[20]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[20]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[20]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(21),
      DI(3) => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[20]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[20]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[20]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[20]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[20]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[20]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[20]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[20]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[20]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[20]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[20]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[20]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[20]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[20]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[20]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[20]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[20]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[20]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[20]_LDC_n_0\
    );
\cycles_for_total_states_reg[20]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(20),
      I1 => reset,
      O => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[20]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(20),
      O => \cycles_for_total_states_reg[20]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(20),
      PRE => \cycles_for_total_states_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[20]_P_n_0\
    );
\cycles_for_total_states_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\,
      D => p_0_in2_in(21),
      Q => \cycles_for_total_states_reg[21]_C_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[21]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(21),
      CO(0) => \cycles_for_total_states_reg[21]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(22),
      DI(0) => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[21]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[21]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[21]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[21]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[21]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(22),
      DI(3) => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[21]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[21]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[21]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[21]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[21]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[21]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[21]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[21]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[21]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[21]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[21]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[21]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[21]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[21]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[21]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[21]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[21]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[21]_LDC_n_0\
    );
\cycles_for_total_states_reg[21]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(21),
      I1 => reset,
      O => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[21]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(21),
      O => \cycles_for_total_states_reg[21]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(21),
      PRE => \cycles_for_total_states_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[21]_P_n_0\
    );
\cycles_for_total_states_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\,
      D => p_0_in2_in(22),
      Q => \cycles_for_total_states_reg[22]_C_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[22]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(22),
      CO(0) => \cycles_for_total_states_reg[22]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(23),
      DI(0) => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[22]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[22]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[22]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[22]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[22]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(23),
      DI(3) => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[22]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[22]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[22]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[22]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[22]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[22]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[22]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[22]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[22]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[22]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[22]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[22]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[22]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[22]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[22]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[22]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[22]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[22]_LDC_n_0\
    );
\cycles_for_total_states_reg[22]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(22),
      I1 => reset,
      O => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[22]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(22),
      O => \cycles_for_total_states_reg[22]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(22),
      PRE => \cycles_for_total_states_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[22]_P_n_0\
    );
\cycles_for_total_states_reg[23]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\,
      D => p_0_in2_in(23),
      Q => \cycles_for_total_states_reg[23]_C_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[23]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(23),
      CO(0) => \cycles_for_total_states_reg[23]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(24),
      DI(0) => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[23]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[23]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[23]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[23]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[23]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(24),
      DI(3) => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[23]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[23]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[23]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[23]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[23]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[23]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[23]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[23]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[23]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[23]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[23]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[23]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[23]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[23]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[23]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[23]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[23]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[23]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[23]_LDC_n_0\
    );
\cycles_for_total_states_reg[23]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(23),
      I1 => reset,
      O => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[23]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(23),
      O => \cycles_for_total_states_reg[23]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[23]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(23),
      PRE => \cycles_for_total_states_reg[23]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[23]_P_n_0\
    );
\cycles_for_total_states_reg[24]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\,
      D => p_0_in2_in(24),
      Q => \cycles_for_total_states_reg[24]_C_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[24]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(24),
      CO(0) => \cycles_for_total_states_reg[24]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(25),
      DI(0) => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[24]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[24]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[24]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[24]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[24]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(25),
      DI(3) => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[24]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[24]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[24]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[24]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[24]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[24]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[24]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[24]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[24]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[24]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[24]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[24]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[24]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[24]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[24]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[24]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[24]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[24]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[24]_LDC_n_0\
    );
\cycles_for_total_states_reg[24]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(24),
      I1 => reset,
      O => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[24]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(24),
      O => \cycles_for_total_states_reg[24]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[24]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(24),
      PRE => \cycles_for_total_states_reg[24]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[24]_P_n_0\
    );
\cycles_for_total_states_reg[25]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\,
      D => p_0_in2_in(25),
      Q => \cycles_for_total_states_reg[25]_C_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[25]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(25),
      CO(0) => \cycles_for_total_states_reg[25]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(26),
      DI(0) => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[25]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[25]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[25]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[25]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[25]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(26),
      DI(3) => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[25]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[25]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[25]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[25]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[25]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[25]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[25]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[25]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[25]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[25]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[25]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[25]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[25]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[25]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[25]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[25]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[25]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[25]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[25]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[25]_LDC_n_0\
    );
\cycles_for_total_states_reg[25]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(25),
      I1 => reset,
      O => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[25]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(25),
      O => \cycles_for_total_states_reg[25]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[25]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(25),
      PRE => \cycles_for_total_states_reg[25]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[25]_P_n_0\
    );
\cycles_for_total_states_reg[26]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\,
      D => p_0_in2_in(26),
      Q => \cycles_for_total_states_reg[26]_C_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[26]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(26),
      CO(0) => \cycles_for_total_states_reg[26]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(27),
      DI(0) => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[26]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[26]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[26]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[26]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[26]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(27),
      DI(3) => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[26]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[26]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[26]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[26]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[26]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[26]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[26]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[26]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[26]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[26]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[26]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[26]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[26]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[26]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[26]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[26]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[26]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[26]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[26]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[26]_LDC_n_0\
    );
\cycles_for_total_states_reg[26]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(26),
      I1 => reset,
      O => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[26]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(26),
      O => \cycles_for_total_states_reg[26]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[26]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(26),
      PRE => \cycles_for_total_states_reg[26]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[26]_P_n_0\
    );
\cycles_for_total_states_reg[27]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\,
      D => p_0_in2_in(27),
      Q => \cycles_for_total_states_reg[27]_C_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[27]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(27),
      CO(0) => \cycles_for_total_states_reg[27]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(28),
      DI(0) => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[27]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[27]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[27]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[27]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[27]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(28),
      DI(3) => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      DI(1) => \cycles_for_total_states[27]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[27]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[27]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[27]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[27]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[27]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[27]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[27]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[27]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[27]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      DI(2) => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      DI(1) => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      DI(0) => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O(3) => \cycles_for_total_states_reg[27]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[27]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[27]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[27]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[27]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[27]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[27]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[27]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[27]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[27]_LDC_n_0\
    );
\cycles_for_total_states_reg[27]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(27),
      I1 => reset,
      O => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[27]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(27),
      O => \cycles_for_total_states_reg[27]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[27]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(27),
      PRE => \cycles_for_total_states_reg[27]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[27]_P_n_0\
    );
\cycles_for_total_states_reg[28]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\,
      D => p_0_in2_in(28),
      Q => \cycles_for_total_states_reg[28]_C_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_2_n_0\,
      CO(3 downto 1) => \NLW_cycles_for_total_states_reg[28]_C_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in2_in(28),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cycles_for_total_states_reg[28]_C_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\cycles_for_total_states_reg[28]_C_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_21_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_12_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_12_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_12_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_22_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_23_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_24_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_25_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_12_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_12_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_12_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_12_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_3_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_4_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_5_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_6_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_7_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_8_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_9_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_10_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_11_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_21_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_21_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_21_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_31_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_32_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_33_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_34_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_21_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_21_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_21_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_21_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_35_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_36_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_37_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_38_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_12_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_3_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_3_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_3_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_13_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_14_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_15_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_16_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_3_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_3_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_3_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_3_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_17_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_18_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_19_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_20_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_39_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_40_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_41_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_42_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_43_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_44_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_45_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_46_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_47_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_48_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_39_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_39_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_39_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_49_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_50_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_51_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_52_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_39_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_39_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_39_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_39_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_53_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_54_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_55_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_56_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[28]_C_i_57_n_0\,
      CO(3) => \cycles_for_total_states_reg[28]_C_i_48_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_48_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_48_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states[28]_C_i_58_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_59_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_60_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_61_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_48_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_48_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_48_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_48_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_62_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_63_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_64_n_0\,
      S(0) => \cycles_for_total_states[28]_C_i_65_n_0\
    );
\cycles_for_total_states_reg[28]_C_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[28]_C_i_57_n_0\,
      CO(2) => \cycles_for_total_states_reg[28]_C_i_57_n_1\,
      CO(1) => \cycles_for_total_states_reg[28]_C_i_57_n_2\,
      CO(0) => \cycles_for_total_states_reg[28]_C_i_57_n_3\,
      CYINIT => '1',
      DI(3) => \cycles_for_total_states[28]_C_i_66_n_0\,
      DI(2) => \cycles_for_total_states[28]_C_i_67_n_0\,
      DI(1) => \cycles_for_total_states[28]_C_i_68_n_0\,
      DI(0) => \cycles_for_total_states[28]_C_i_69_n_0\,
      O(3) => \cycles_for_total_states_reg[28]_C_i_57_n_4\,
      O(2) => \cycles_for_total_states_reg[28]_C_i_57_n_5\,
      O(1) => \cycles_for_total_states_reg[28]_C_i_57_n_6\,
      O(0) => \cycles_for_total_states_reg[28]_C_i_57_n_7\,
      S(3) => \cycles_for_total_states[28]_C_i_70_n_0\,
      S(2) => \cycles_for_total_states[28]_C_i_71_n_0\,
      S(1) => \cycles_for_total_states[28]_C_i_72_n_0\,
      S(0) => state_freq(0)
    );
\cycles_for_total_states_reg[28]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[28]_LDC_n_0\
    );
\cycles_for_total_states_reg[28]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(28),
      I1 => reset,
      O => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[28]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(28),
      O => \cycles_for_total_states_reg[28]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[28]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(28),
      PRE => \cycles_for_total_states_reg[28]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[28]_P_n_0\
    );
\cycles_for_total_states_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\,
      D => p_0_in2_in(2),
      Q => \cycles_for_total_states_reg[2]_C_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[2]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(2),
      CO(0) => \cycles_for_total_states_reg[2]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(3),
      DI(0) => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[2]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[2]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[2]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[2]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[2]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(3),
      DI(3) => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[2]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[2]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[2]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[2]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[2]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[2]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[2]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[2]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[2]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[2]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[2]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[2]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[2]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[2]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[2]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[2]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[2]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[2]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[2]_LDC_n_0\
    );
\cycles_for_total_states_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => reset,
      O => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(2),
      O => \cycles_for_total_states_reg[2]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(2),
      PRE => \cycles_for_total_states_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[2]_P_n_0\
    );
\cycles_for_total_states_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\,
      D => p_0_in2_in(3),
      Q => \cycles_for_total_states_reg[3]_C_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[3]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(3),
      CO(0) => \cycles_for_total_states_reg[3]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(4),
      DI(0) => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[3]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[3]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[3]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[3]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[3]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(4),
      DI(3) => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[3]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[3]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[3]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[3]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[3]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[3]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[3]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[3]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[3]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[3]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[3]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[3]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[3]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[3]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[3]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[3]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[3]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[3]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[3]_LDC_n_0\
    );
\cycles_for_total_states_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(3),
      I1 => reset,
      O => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(3),
      O => \cycles_for_total_states_reg[3]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(3),
      PRE => \cycles_for_total_states_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[3]_P_n_0\
    );
\cycles_for_total_states_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\,
      D => p_0_in2_in(4),
      Q => \cycles_for_total_states_reg[4]_C_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[4]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(4),
      CO(0) => \cycles_for_total_states_reg[4]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(5),
      DI(0) => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[4]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[4]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[4]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[4]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[4]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(5),
      DI(3) => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[4]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[4]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[4]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[4]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[4]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[4]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[4]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[4]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[4]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[4]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[4]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[4]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[4]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[4]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[4]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[4]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[4]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[4]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[4]_LDC_n_0\
    );
\cycles_for_total_states_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => reset,
      O => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(4),
      O => \cycles_for_total_states_reg[4]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(4),
      PRE => \cycles_for_total_states_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[4]_P_n_0\
    );
\cycles_for_total_states_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\,
      D => p_0_in2_in(5),
      Q => \cycles_for_total_states_reg[5]_C_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[5]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(5),
      CO(0) => \cycles_for_total_states_reg[5]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(6),
      DI(0) => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[5]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[5]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[5]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[5]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[5]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(6),
      DI(3) => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[5]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[5]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[5]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[5]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[5]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[5]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[5]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[5]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[5]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[5]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[5]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[5]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[5]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[5]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[5]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[5]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[5]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[5]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[5]_LDC_n_0\
    );
\cycles_for_total_states_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(5),
      I1 => reset,
      O => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(5),
      O => \cycles_for_total_states_reg[5]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(5),
      PRE => \cycles_for_total_states_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[5]_P_n_0\
    );
\cycles_for_total_states_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\,
      D => p_0_in2_in(6),
      Q => \cycles_for_total_states_reg[6]_C_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[6]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(6),
      CO(0) => \cycles_for_total_states_reg[6]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(7),
      DI(0) => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[6]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[6]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[6]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[6]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[6]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(7),
      DI(3) => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[6]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[6]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[6]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[6]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[6]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[6]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[6]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[6]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[6]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[6]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[6]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[6]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[6]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[6]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[6]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[6]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[6]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[6]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[6]_LDC_n_0\
    );
\cycles_for_total_states_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => reset,
      O => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(6),
      O => \cycles_for_total_states_reg[6]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(6),
      PRE => \cycles_for_total_states_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[6]_P_n_0\
    );
\cycles_for_total_states_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\,
      D => p_0_in2_in(7),
      Q => \cycles_for_total_states_reg[7]_C_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[7]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(7),
      CO(0) => \cycles_for_total_states_reg[7]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(8),
      DI(0) => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[7]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[7]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[7]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[7]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[7]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(8),
      DI(3) => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      DI(1) => \cycles_for_total_states[7]_C_i_40_n_0\,
      DI(0) => '0',
      O(3) => \cycles_for_total_states_reg[7]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[7]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[7]_C_i_41_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_42_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_43_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[7]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[7]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[7]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[7]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[7]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[7]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[7]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[7]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[7]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[7]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[7]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[7]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[7]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[7]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[7]_LDC_n_0\
    );
\cycles_for_total_states_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => reset,
      O => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(7),
      O => \cycles_for_total_states_reg[7]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(7),
      PRE => \cycles_for_total_states_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[7]_P_n_0\
    );
\cycles_for_total_states_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\,
      D => p_0_in2_in(8),
      Q => \cycles_for_total_states_reg[8]_C_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[8]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(8),
      CO(0) => \cycles_for_total_states_reg[8]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(9),
      DI(0) => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[8]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[8]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[8]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[8]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[8]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(9),
      DI(3) => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[8]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[8]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[8]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[8]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[8]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[8]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[8]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[8]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[8]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[8]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[8]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[8]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[8]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[8]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[8]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[8]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[8]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[8]_LDC_n_0\
    );
\cycles_for_total_states_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => reset,
      O => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(8),
      O => \cycles_for_total_states_reg[8]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(8),
      PRE => \cycles_for_total_states_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[8]_P_n_0\
    );
\cycles_for_total_states_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\,
      D => p_0_in2_in(9),
      Q => \cycles_for_total_states_reg[9]_C_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_2_n_0\,
      CO(3 downto 2) => \NLW_cycles_for_total_states_reg[9]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in2_in(9),
      CO(0) => \cycles_for_total_states_reg[9]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in2_in(10),
      DI(0) => \cycles_for_total_states_reg[10]_C_i_2_n_4\,
      O(3 downto 1) => \NLW_cycles_for_total_states_reg[9]_C_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_for_total_states_reg[9]_C_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \cycles_for_total_states[9]_C_i_3_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_4_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_15_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_10_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_10_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_10_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_10_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_10_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_10_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_15_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_10_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_10_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_10_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_10_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_16_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_17_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_18_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_19_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_20_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_15_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_15_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_15_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_15_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_15_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_15_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_20_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_15_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_15_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_15_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_15_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_21_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_22_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_23_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_24_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_5_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_2_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_2_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_2_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_2_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_2_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_2_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_5_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_2_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_2_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_2_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_2_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_6_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_7_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_8_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_9_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_25_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_20_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_20_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_20_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_20_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_20_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_20_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_25_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_20_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_20_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_20_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_20_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_26_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_27_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_28_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_29_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_30_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_25_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_25_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_25_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_25_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_25_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_25_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_30_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_25_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_25_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_25_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_25_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_31_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_32_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_33_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_34_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_35_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_30_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_30_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_30_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_30_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_30_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_30_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_35_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_30_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_30_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_30_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_30_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_36_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_37_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_38_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_39_n_0\
    );
\cycles_for_total_states_reg[9]_C_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_for_total_states_reg[9]_C_i_35_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_35_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_35_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_35_n_3\,
      CYINIT => p_0_in2_in(10),
      DI(3) => \cycles_for_total_states_reg[10]_C_i_35_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_35_n_6\,
      DI(1 downto 0) => B"10",
      O(3) => \cycles_for_total_states_reg[9]_C_i_35_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_35_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_35_n_6\,
      O(0) => \NLW_cycles_for_total_states_reg[9]_C_i_35_O_UNCONNECTED\(0),
      S(3) => \cycles_for_total_states[9]_C_i_40_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_41_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_42_n_0\,
      S(0) => '1'
    );
\cycles_for_total_states_reg[9]_C_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_for_total_states_reg[9]_C_i_10_n_0\,
      CO(3) => \cycles_for_total_states_reg[9]_C_i_5_n_0\,
      CO(2) => \cycles_for_total_states_reg[9]_C_i_5_n_1\,
      CO(1) => \cycles_for_total_states_reg[9]_C_i_5_n_2\,
      CO(0) => \cycles_for_total_states_reg[9]_C_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_for_total_states_reg[10]_C_i_5_n_5\,
      DI(2) => \cycles_for_total_states_reg[10]_C_i_5_n_6\,
      DI(1) => \cycles_for_total_states_reg[10]_C_i_5_n_7\,
      DI(0) => \cycles_for_total_states_reg[10]_C_i_10_n_4\,
      O(3) => \cycles_for_total_states_reg[9]_C_i_5_n_4\,
      O(2) => \cycles_for_total_states_reg[9]_C_i_5_n_5\,
      O(1) => \cycles_for_total_states_reg[9]_C_i_5_n_6\,
      O(0) => \cycles_for_total_states_reg[9]_C_i_5_n_7\,
      S(3) => \cycles_for_total_states[9]_C_i_11_n_0\,
      S(2) => \cycles_for_total_states[9]_C_i_12_n_0\,
      S(1) => \cycles_for_total_states[9]_C_i_13_n_0\,
      S(0) => \cycles_for_total_states[9]_C_i_14_n_0\
    );
\cycles_for_total_states_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_for_total_states_reg[9]_LDC_n_0\
    );
\cycles_for_total_states_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in2_in(9),
      I1 => reset,
      O => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\
    );
\cycles_for_total_states_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => p_0_in2_in(9),
      O => \cycles_for_total_states_reg[9]_LDC_i_2_n_0\
    );
\cycles_for_total_states_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => p_0_in2_in(9),
      PRE => \cycles_for_total_states_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_for_total_states_reg[9]_P_n_0\
    );
\cycles_per_all_off_state[0]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[0]_C_i_1_n_0\
    );
\cycles_per_all_off_state[10]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[10]_C_i_1_n_0\
    );
\cycles_per_all_off_state[11]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state[11]_C_i_1_n_0\
    );
\cycles_per_all_off_state[12]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[12]_C_i_1_n_0\
    );
\cycles_per_all_off_state[13]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[13]_C_i_1_n_0\
    );
\cycles_per_all_off_state[14]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[14]_C_i_1_n_0\
    );
\cycles_per_all_off_state[15]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state[15]_C_i_1_n_0\
    );
\cycles_per_all_off_state[16]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[16]_C_i_1_n_0\
    );
\cycles_per_all_off_state[17]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[17]_C_i_1_n_0\
    );
\cycles_per_all_off_state[18]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[18]_C_i_1_n_0\
    );
\cycles_per_all_off_state[19]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state[19]_C_i_1_n_0\
    );
\cycles_per_all_off_state[1]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[1]_C_i_1_n_0\
    );
\cycles_per_all_off_state[20]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[20]_C_i_1_n_0\
    );
\cycles_per_all_off_state[21]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[21]_C_i_1_n_0\
    );
\cycles_per_all_off_state[22]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[22]_C_i_1_n_0\
    );
\cycles_per_all_off_state[2]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[2]_C_i_1_n_0\
    );
\cycles_per_all_off_state[3]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state[3]_C_i_1_n_0\
    );
\cycles_per_all_off_state[4]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[4]_C_i_1_n_0\
    );
\cycles_per_all_off_state[5]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[5]_C_i_1_n_0\
    );
\cycles_per_all_off_state[6]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state[6]_C_i_1_n_0\
    );
\cycles_per_all_off_state[7]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state[7]_C_i_1_n_0\
    );
\cycles_per_all_off_state[8]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state[8]_C_i_1_n_0\
    );
\cycles_per_all_off_state[9]_C_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I4 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state[9]_C_i_1_n_0\
    );
\cycles_per_all_off_state_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[0]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[0]_C_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[0]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[0]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[0]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[0]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[0]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[0]_P_n_0\
    );
\cycles_per_all_off_state_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[10]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[10]_C_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[10]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_6_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_16_n_0\,
      I2 => cycles_per_all_off_state1(18),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_10_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_7_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_17_n_0\,
      I2 => cycles_per_all_off_state1(17),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_12_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[10]_LDC_i_12_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[10]_LDC_i_12_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[10]_LDC_i_12_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[10]_LDC_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[10]_LDC_i_18_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[10]_LDC_i_19_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[10]_LDC_i_20_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[10]_LDC_i_21_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(19 downto 16),
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_22_n_0\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_23_n_0\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_24_n_0\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_25_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[10]_LDC_i_26_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[10]_LDC_i_27_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[10]_LDC_i_28_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[10]_LDC_i_29_n_0\,
      O(3) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\,
      O(2) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\,
      O(1) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\,
      O(0) => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\,
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_30_n_0\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_31_n_0\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_32_n_0\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[10]_LDC_i_34_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[10]_LDC_i_35_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[10]_LDC_i_36_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[10]_LDC_i_37_n_0\,
      O(3) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\,
      O(2) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\,
      O(1) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\,
      O(0) => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_7\,
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_38_n_0\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_39_n_0\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_40_n_0\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_41_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_15_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_16_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(10),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_5\,
      I2 => tau(16),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_18_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(9),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_6\,
      I2 => tau(15),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(8),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_7\,
      I2 => tau(14),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(7),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_4\,
      I2 => tau(13),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_21_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(11),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_4\,
      I2 => tau(17),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_18_n_0\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_22_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(10),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_5\,
      I2 => tau(16),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_19_n_0\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_23_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(9),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_6\,
      I2 => tau(15),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_20_n_0\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_24_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(8),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_7\,
      I2 => tau(14),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_21_n_0\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_25_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => cycles_per_all_off_state1(22),
      I2 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_26_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => cycles_per_all_off_state1(21),
      I2 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_27_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => cycles_per_all_off_state1(20),
      I2 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_28_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => cycles_per_all_off_state1(19),
      I2 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_29_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[10]_LDC_i_4_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[10]_LDC_i_5_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[10]_LDC_i_6_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[10]_LDC_i_7_n_0\,
      O(3) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_8_n_0\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_9_n_0\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_10_n_0\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(22),
      I2 => cycles_per_all_off_state1(24),
      I3 => cycles_per_all_off_state1(23),
      I4 => cycles_per_all_off_state1(25),
      I5 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_30_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(21),
      I2 => cycles_per_all_off_state1(23),
      I3 => cycles_per_all_off_state1(22),
      I4 => cycles_per_all_off_state1(24),
      I5 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_31_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(20),
      I2 => cycles_per_all_off_state1(22),
      I3 => cycles_per_all_off_state1(21),
      I4 => cycles_per_all_off_state1(23),
      I5 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_32_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => cycles_per_all_off_state1(19),
      I2 => cycles_per_all_off_state1(21),
      I3 => cycles_per_all_off_state1(20),
      I4 => cycles_per_all_off_state1(22),
      I5 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      I1 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_34_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_35_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      I1 => cycles_per_all_off_state1(27),
      I2 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_36_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(26),
      I2 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_37_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(31),
      I2 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_38_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(30),
      I2 => cycles_per_all_off_state1(29),
      I3 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_39_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBE82BE82BE8228"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(27),
      I2 => cycles_per_all_off_state1(31),
      I3 => cycles_per_all_off_state1(28),
      I4 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_40_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(26),
      I2 => cycles_per_all_off_state1(30),
      I3 => cycles_per_all_off_state1(31),
      I4 => cycles_per_all_off_state1(27),
      I5 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_41_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tau(12 downto 9),
      O(3) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_4\,
      O(2) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_5\,
      O(1) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_6\,
      O(0) => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_7\,
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_43_n_0\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_44_n_0\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_45_n_0\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_46_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(12),
      I1 => tau(10),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_43_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(11),
      I1 => tau(9),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_44_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(10),
      I1 => tau(8),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_45_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(9),
      I1 => tau(7),
      O => \cycles_per_all_off_state_reg[10]_LDC_i_46_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_5_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_5\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_6_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_7_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_4_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(20),
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_8_n_0\
    );
\cycles_per_all_off_state_reg[10]_LDC_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_5_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_15_n_0\,
      I2 => cycles_per_all_off_state1(19),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[10]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[10]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[10]_P_n_0\
    );
\cycles_per_all_off_state_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[11]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[11]_C_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[11]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[11]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[11]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      S(2) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      S(1) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      S(0) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\
    );
\cycles_per_all_off_state_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[11]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[11]_P_n_0\
    );
\cycles_per_all_off_state_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[12]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[12]_C_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[12]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[12]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[12]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[12]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[12]_P_n_0\
    );
\cycles_per_all_off_state_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[13]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[13]_C_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[13]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[13]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[13]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[13]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[13]_P_n_0\
    );
\cycles_per_all_off_state_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[14]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[14]_C_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[14]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_6_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(22),
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_10_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_7_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(21),
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[14]_LDC_i_13_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[14]_LDC_i_14_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[14]_LDC_i_15_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[14]_LDC_i_16_n_0\,
      O(3) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\,
      O(2) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\,
      O(1) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\,
      O(0) => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\,
      S(3) => \cycles_per_all_off_state_reg[14]_LDC_i_17_n_0\,
      S(2) => \cycles_per_all_off_state_reg[14]_LDC_i_18_n_0\,
      S(1) => \cycles_per_all_off_state_reg[14]_LDC_i_19_n_0\,
      S(0) => \cycles_per_all_off_state_reg[14]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_13_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(25),
      I2 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_14_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(24),
      I2 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_15_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => cycles_per_all_off_state1(23),
      I2 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_16_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(26),
      I2 => cycles_per_all_off_state1(29),
      I3 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      I1 => cycles_per_all_off_state1(25),
      I2 => cycles_per_all_off_state1(27),
      I3 => cycles_per_all_off_state1(28),
      I4 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_18_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(24),
      I2 => cycles_per_all_off_state1(26),
      I3 => cycles_per_all_off_state1(25),
      I4 => cycles_per_all_off_state1(27),
      I5 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(23),
      I2 => cycles_per_all_off_state1(25),
      I3 => cycles_per_all_off_state1(24),
      I4 => cycles_per_all_off_state1(26),
      I5 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[14]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[14]_LDC_i_4_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[14]_LDC_i_5_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[14]_LDC_i_6_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[14]_LDC_i_7_n_0\,
      O(3) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[14]_LDC_i_8_n_0\,
      S(2) => \cycles_per_all_off_state_reg[14]_LDC_i_9_n_0\,
      S(1) => \cycles_per_all_off_state_reg[14]_LDC_i_10_n_0\,
      S(0) => \cycles_per_all_off_state_reg[14]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_5_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_5\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_6_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_7\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_7_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_4_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(24),
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_8_n_0\
    );
\cycles_per_all_off_state_reg[14]_LDC_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_5_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(23),
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_4\,
      O => \cycles_per_all_off_state_reg[14]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[14]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[14]_P_n_0\
    );
\cycles_per_all_off_state_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[15]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[15]_C_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[15]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[15]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[15]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      S(2) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      S(1) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      S(0) => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\
    );
\cycles_per_all_off_state_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[15]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[15]_P_n_0\
    );
\cycles_per_all_off_state_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[16]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[16]_C_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[16]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[16]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[16]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[16]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[16]_P_n_0\
    );
\cycles_per_all_off_state_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[17]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[17]_C_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[17]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[17]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[17]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[17]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[17]_P_n_0\
    );
\cycles_per_all_off_state_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[18]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[18]_C_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[18]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_6_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(26),
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_10_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_7_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(25),
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[14]_LDC_i_12_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_3\,
      CYINIT => '0',
      DI(3) => cycles_per_all_off_state1(30),
      DI(2) => \cycles_per_all_off_state_reg[18]_LDC_i_13_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[18]_LDC_i_14_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[18]_LDC_i_15_n_0\,
      O(3) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\,
      O(2) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\,
      O(1) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\,
      O(0) => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\,
      S(3) => \cycles_per_all_off_state_reg[18]_LDC_i_16_n_0\,
      S(2) => \cycles_per_all_off_state_reg[18]_LDC_i_17_n_0\,
      S(1) => \cycles_per_all_off_state_reg[18]_LDC_i_18_n_0\,
      S(0) => \cycles_per_all_off_state_reg[18]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_13_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_14_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_15_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_16_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      I1 => cycles_per_all_off_state1(29),
      I2 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(28),
      I2 => cycles_per_all_off_state1(31),
      I3 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_18_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(27),
      I2 => cycles_per_all_off_state1(30),
      I3 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[18]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[18]_LDC_i_4_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[18]_LDC_i_5_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[18]_LDC_i_6_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[18]_LDC_i_7_n_0\,
      O(3) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[18]_LDC_i_8_n_0\,
      S(2) => \cycles_per_all_off_state_reg[18]_LDC_i_9_n_0\,
      S(1) => \cycles_per_all_off_state_reg[18]_LDC_i_10_n_0\,
      S(0) => \cycles_per_all_off_state_reg[18]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_5_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_5\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_6_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3BE823A"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_7\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_7_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A69A59669A5965A"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_4_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(28),
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_8_n_0\
    );
\cycles_per_all_off_state_reg[18]_LDC_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5965A69965A69A5"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_5_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(27),
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_4\,
      O => \cycles_per_all_off_state_reg[18]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[18]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[18]_P_n_0\
    );
\cycles_per_all_off_state_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[19]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[19]_C_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[19]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[19]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[19]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[15]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      S(2) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      S(1) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      S(0) => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\
    );
\cycles_per_all_off_state_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[19]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[19]_P_n_0\
    );
\cycles_per_all_off_state_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[1]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[1]_C_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[1]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[1]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[1]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[1]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[1]_P_n_0\
    );
\cycles_per_all_off_state_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[20]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[20]_C_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[20]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[20]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[20]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[20]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[20]_P_n_0\
    );
\cycles_per_all_off_state_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[21]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[21]_C_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[21]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[21]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[21]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[21]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[21]_P_n_0\
    );
\cycles_per_all_off_state_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[22]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[22]_C_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[22]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_44_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_10_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_10_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_10_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_45_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_46_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_47_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_48_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(27 downto 24),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_49_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_50_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_51_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_52_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_7\,
      I1 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_100_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_7\,
      I3 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_101_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_4\,
      I3 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_102_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_5\,
      I3 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_103_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_6\,
      I3 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_104_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_105_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_106_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_107_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_141_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_142_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_143_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_144_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_145_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_146_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_147_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_148_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_7\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_109_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(21),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_6\,
      I2 => tau(27),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_4\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_110_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_5\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_111_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_6\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_112_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_7\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_6\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_113_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_4\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_7\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_114_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_5\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_4\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_115_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_6\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_5\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_116_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_150_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_151_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_152_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_153_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_154_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_155_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_156_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_157_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_118_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_119_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(20),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_7\,
      I2 => tau(26),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_12_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_120_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_121_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_122_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_123_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_124_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_125_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_126\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tau(16 downto 13),
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_158_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_159_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_160_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_161_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(20),
      I1 => tau(18),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_127_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(19),
      I1 => tau(17),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_128_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(18),
      I1 => tau(16),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_129_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(19),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_4\,
      I2 => tau(25),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_13_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(17),
      I1 => tau(15),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_130_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_131\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_162_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_131_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_131_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_131_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_131_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_163_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_164_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_165_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_166_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_131_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_167_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_168_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_169_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_170_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_4\,
      I1 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_132_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_5\,
      I1 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_133_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_6\,
      I1 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_134_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_7\,
      I1 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_135_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_7\,
      I3 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_136_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_4\,
      I3 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_137_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_5\,
      I3 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_138_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_6\,
      I3 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_139_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => tau(28),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_5\,
      I2 => tau(22),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_4\,
      I4 => tau(23),
      I5 => tau(29),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_14_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_140\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_172_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_173_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_174_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_175_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_176_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_177_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_178_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_179_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_7\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_141_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_4\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_142_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_5\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_143_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_6\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_144_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_7\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_6\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_145_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_4\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_7\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_146_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_5\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_4\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_147_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_6\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_5\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_148_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_149\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_181_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_182_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_183_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_184_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_149_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_185_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_186_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_187_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_188_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_11_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_5\,
      I2 => tau(22),
      I3 => tau(28),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_15_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_150_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_151_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_152_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_153_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_154_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_155_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_156_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_157_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(16),
      I1 => tau(14),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_158_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(15),
      I1 => tau(13),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_159_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(21),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_6\,
      I2 => tau(27),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_12_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_16_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(14),
      I1 => tau(12),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_160_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(13),
      I1 => tau(11),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_161_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_189_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_162_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_162_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_162_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_190_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_191_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_192_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_193_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_162_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_194_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_195_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_196_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_197_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_4\,
      I1 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_163_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_5\,
      I1 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_164_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_6\,
      I1 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_165_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_7\,
      I1 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_166_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_7\,
      I3 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_167_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_4\,
      I3 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_168_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_5\,
      I3 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_169_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(20),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_7\,
      I2 => tau(26),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_13_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_6\,
      I3 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_170_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_198_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_199_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_200_n_0\,
      DI(0) => '0',
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_201_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_202_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_203_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_204_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_172_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_173_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_174_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_175_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_7\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_6\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_176_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_4\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_7\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_177_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_4\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_178_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_5\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_179_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_55_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_18_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_18_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_18_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_56_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_57_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_58_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_59_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_60_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_61_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_62_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_63_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_180\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_206_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_207_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_208_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_209_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_180_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_210_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_211_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_212_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_213_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_181_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_182_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_183_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_184_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_185_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_186_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_187_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_188_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_189_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_189_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_189_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_189_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_214_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_215_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_216_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_217_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_189_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_218_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_219_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_220_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_221_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_4\,
      I1 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_4\,
      I1 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_190_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_5\,
      I1 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_191_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_6\,
      I1 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_192_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_7\,
      I1 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_193_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_140_n_7\,
      I3 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_194_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_4\,
      I3 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_195_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_5\,
      I3 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_196_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_6\,
      I3 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_197_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_198\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_198_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_199_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_5\,
      I1 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_200_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_201\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_201_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_202_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_203_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_204_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_223_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_224_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_225_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_226_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_205_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_227_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_228_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_229_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_230_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_206_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_207_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_208_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_209_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_6\,
      I1 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_21_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_210_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_211_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I5 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_212_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_213_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_6\,
      I1 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_214_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_7\,
      I1 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_215_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I1 => cycles_per_all_off_state1(4),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_216_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_217\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => tau(0),
      I2 => tau(1),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_217_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_171_n_7\,
      I3 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_218_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_6\,
      I3 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_219_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_7\,
      I1 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_22_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_7\,
      I3 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_220_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F9F906"
    )
        port map (
      I0 => tau(1),
      I1 => tau(0),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I4 => cycles_per_all_off_state1(4),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_221_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_231_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_232_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_233_n_0\,
      DI(0) => '0',
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_222_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_234_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_235_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_236_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_237_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_223_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_224_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_225_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_226_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_227_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_228_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_229_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_23_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_230_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_231_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_232\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_232_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_233_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_234_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_235\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_235_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_236_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_237_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_4\,
      I3 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_24_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_5\,
      I3 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_25_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_6\,
      I3 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_26_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_27_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_28_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AEB28A3"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_29_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[19]_LDC_i_3_n_0\,
      CO(3 downto 2) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_3_O_UNCONNECTED\(3),
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_3_n_7\,
      S(3) => '0',
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1557"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_30_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_27_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_31_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_28_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_32_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AA99556"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_29_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_68_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_69_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_70_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_71_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_72_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_73_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_74_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_75_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_35_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_4\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_36_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_5\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_37_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_6\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_38_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_6\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_39_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_0\,
      CO(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_7\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_40_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_5\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_4\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_41_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_6\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_5\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_42_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_0\,
      CO(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_43_CO_UNCONNECTED\(3),
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_1\,
      CO(1) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_43_CO_UNCONNECTED\(1),
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O(3 downto 2) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_43_O_UNCONNECTED\(3 downto 2),
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_77_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_78_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[10]_LDC_i_12_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_44_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_44_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_44_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_44_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_79_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_80_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_81_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_82_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(23 downto 20),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_83_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_84_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_85_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_86_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(18),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_5\,
      I2 => tau(24),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_45_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(17),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_6\,
      I2 => tau(23),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_46_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(16),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_7\,
      I2 => tau(22),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_47_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(15),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_4\,
      I2 => tau(21),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_48_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(19),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_4\,
      I2 => tau(25),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_45_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_49_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_10_n_0\,
      CO(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_5_CO_UNCONNECTED\(3),
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_5_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_5_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_11_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_12_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_13_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(31 downto 28),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_14_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_15_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_16_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(18),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_5\,
      I2 => tau(24),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_46_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_50_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(17),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_6\,
      I2 => tau(23),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_47_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_51_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(16),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_7\,
      I2 => tau(22),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_48_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_52_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_0\,
      CO(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_53_CO_UNCONNECTED\(3),
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tau(27 downto 25),
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_53_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_88_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_89_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_90_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_91_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tau(24 downto 21),
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_54_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_92_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_93_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_94_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_95_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_96_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_55_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_55_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_55_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_55_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_97_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_98_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_99_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_100_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_101_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_102_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_103_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_104_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_4\,
      I1 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_56_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_5\,
      I1 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_57_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_6\,
      I1 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_58_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_7\,
      I1 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_59_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_18_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_19_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_20_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_21_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_22_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_23_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_24_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_25_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_26_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_7\,
      I3 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_60_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_4\,
      I3 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_61_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_5\,
      I3 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_62_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_6\,
      I3 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_63_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_0\,
      CO(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_64_CO_UNCONNECTED\(3),
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_1\,
      CO(1) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_64_CO_UNCONNECTED\(1),
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cycles_per_all_off_state1(31 downto 30),
      O(3 downto 2) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_64_O_UNCONNECTED\(3 downto 2),
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_64_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_105_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_106_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[18]_LDC_i_12_n_0\,
      CO(3 downto 2) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_65_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_2\,
      CO(0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_65_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => cycles_per_all_off_state1(31),
      O(3 downto 1) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_65_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_65_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_107_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_0\,
      CO(3 downto 1) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_66_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_66_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\cycles_per_all_off_state_reg[22]_LDC_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_108_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_109_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_110_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_111_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_112_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_113_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_114_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_115_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_116_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_7\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_68_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_4\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_69_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_0\,
      CO(3) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_7_CO_UNCONNECTED\(3),
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_27_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_28_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_29_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_30_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_31_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_32_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_5\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_70_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_6\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_71_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_7\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_6\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_7\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_72_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_4\,
      I3 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_7\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_73_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_5\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_4\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_4\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_74_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_6\,
      I3 => \cycles_per_all_off_state_reg[14]_LDC_i_3_n_5\,
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_5\,
      I5 => \cycles_per_all_off_state_reg[18]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_75_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_117_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_118_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_119_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_120_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_121_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_76_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_122_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_123_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_124_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_125_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_77_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_4\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_78_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(14),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_5\,
      I2 => tau(20),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_79_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_34_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_35_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_36_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_37_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_38_n_0\,
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_8_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_39_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_40_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_41_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_42_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(13),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_6\,
      I2 => tau(19),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_80_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(12),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_7\,
      I2 => tau(18),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_81_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(11),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_4\,
      I2 => tau(17),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_82_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(15),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_4\,
      I2 => tau(21),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_79_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_83_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(14),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_5\,
      I2 => tau(20),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_80_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_84_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(13),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_6\,
      I2 => tau(19),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_81_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_85_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(12),
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_7\,
      I2 => tau(18),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_82_n_0\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_86_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_126_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tau(20 downto 17),
      O(3) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_4\,
      O(2) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_5\,
      O(1) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_6\,
      O(0) => \cycles_per_all_off_state_reg[22]_LDC_i_87_n_7\,
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_127_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_128_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_129_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_130_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(28),
      I1 => tau(26),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_88_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(27),
      I1 => tau(25),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_89_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_43_n_1\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_7_n_5\,
      O => \cycles_per_all_off_state_reg[22]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(26),
      I1 => tau(24),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_90_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(25),
      I1 => tau(23),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_91_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(24),
      I1 => tau(22),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_92_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(23),
      I1 => tau(21),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_93_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(22),
      I1 => tau(20),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_94_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(21),
      I1 => tau(19),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_95_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[22]_LDC_i_131_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[22]_LDC_i_96_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[22]_LDC_i_96_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[22]_LDC_i_96_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[22]_LDC_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[22]_LDC_i_132_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[22]_LDC_i_133_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[22]_LDC_i_134_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[22]_LDC_i_135_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[22]_LDC_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[22]_LDC_i_136_n_0\,
      S(2) => \cycles_per_all_off_state_reg[22]_LDC_i_137_n_0\,
      S(1) => \cycles_per_all_off_state_reg[22]_LDC_i_138_n_0\,
      S(0) => \cycles_per_all_off_state_reg[22]_LDC_i_139_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_4\,
      I1 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_97_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_5\,
      I1 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_98_n_0\
    );
\cycles_per_all_off_state_reg[22]_LDC_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_67_n_6\,
      I1 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[22]_LDC_i_99_n_0\
    );
\cycles_per_all_off_state_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[22]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[22]_P_n_0\
    );
\cycles_per_all_off_state_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[2]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[2]_C_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[2]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_6_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_23_n_0\,
      I2 => cycles_per_all_off_state1(11),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_4\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_6\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_10_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => cycles_per_all_off_state1(8),
      I2 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_100_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => cycles_per_all_off_state1(7),
      I2 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_101_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => cycles_per_all_off_state1(10),
      I2 => cycles_per_all_off_state1(12),
      I3 => cycles_per_all_off_state1(11),
      I4 => cycles_per_all_off_state1(13),
      I5 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_102_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => cycles_per_all_off_state1(9),
      I2 => cycles_per_all_off_state1(11),
      I3 => cycles_per_all_off_state1(10),
      I4 => cycles_per_all_off_state1(12),
      I5 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_103_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => cycles_per_all_off_state1(8),
      I2 => cycles_per_all_off_state1(10),
      I3 => cycles_per_all_off_state1(9),
      I4 => cycles_per_all_off_state1(11),
      I5 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_104_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => cycles_per_all_off_state1(7),
      I2 => cycles_per_all_off_state1(9),
      I3 => cycles_per_all_off_state1(8),
      I4 => cycles_per_all_off_state1(10),
      I5 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_105_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_106_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_107_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_108_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_109_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_7_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_25_n_0\,
      I2 => cycles_per_all_off_state1(10),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_5\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_7\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => cycles_per_all_off_state1(17),
      I2 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_110_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => cycles_per_all_off_state1(16),
      I2 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_111_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => cycles_per_all_off_state1(15),
      I2 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_112_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => cycles_per_all_off_state1(14),
      I2 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_113_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => cycles_per_all_off_state1(17),
      I2 => cycles_per_all_off_state1(21),
      I3 => cycles_per_all_off_state1(22),
      I4 => cycles_per_all_off_state1(18),
      I5 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_114_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => cycles_per_all_off_state1(16),
      I2 => cycles_per_all_off_state1(20),
      I3 => cycles_per_all_off_state1(21),
      I4 => cycles_per_all_off_state1(17),
      I5 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_115_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => cycles_per_all_off_state1(15),
      I2 => cycles_per_all_off_state1(19),
      I3 => cycles_per_all_off_state1(20),
      I4 => cycles_per_all_off_state1(16),
      I5 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_116_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => cycles_per_all_off_state1(14),
      I2 => cycles_per_all_off_state1(18),
      I3 => cycles_per_all_off_state1(19),
      I4 => cycles_per_all_off_state1(15),
      I5 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_117_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tau(4 downto 2),
      DI(0) => '0',
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_151_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_152_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_153_n_0\,
      S(0) => tau(1)
    );
\cycles_per_all_off_state_reg[2]_LDC_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_154_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_119_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_119_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_119_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_119_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_155_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_156_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_157_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_158_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_119_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_159_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_160_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_161_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_162_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_8_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_26_n_0\,
      I2 => cycles_per_all_off_state1(9),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_6\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_4\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_12_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_120_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_121_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_122_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_123_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_120_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_124_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_121_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_125_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_122_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_126_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_123_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_127_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_3\,
      CYINIT => '1',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_165_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_166_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_167_n_0\,
      DI(0) => '0',
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_168_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_169_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_170_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_171_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_129\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_172_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_173_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_174_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_175_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_176_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_177_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_178_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_179_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_30_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_13_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_13_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_13_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_31_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_32_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_33_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_34_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_35_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_36_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_37_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_38_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_130\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(15 downto 12),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_180_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_181_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_182_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_183_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => cycles_per_all_off_state1(6),
      I2 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_131_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => cycles_per_all_off_state1(5),
      I2 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_132_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => cycles_per_all_off_state1(4),
      I2 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_133_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D14"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => tau(0),
      I2 => tau(1),
      I3 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_134_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => cycles_per_all_off_state1(6),
      I2 => cycles_per_all_off_state1(8),
      I3 => cycles_per_all_off_state1(7),
      I4 => cycles_per_all_off_state1(9),
      I5 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_135_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => cycles_per_all_off_state1(5),
      I2 => cycles_per_all_off_state1(7),
      I3 => cycles_per_all_off_state1(6),
      I4 => cycles_per_all_off_state1(8),
      I5 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_136_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => cycles_per_all_off_state1(4),
      I2 => cycles_per_all_off_state1(6),
      I3 => cycles_per_all_off_state1(5),
      I4 => cycles_per_all_off_state1(7),
      I5 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_137_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => cycles_per_all_off_state1(3),
      I2 => cycles_per_all_off_state1(5),
      I3 => cycles_per_all_off_state1(4),
      I4 => cycles_per_all_off_state1(6),
      I5 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_138_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_139_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_40_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_6\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_14_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_140_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_141_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_142_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => cycles_per_all_off_state1(13),
      I2 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_143_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => cycles_per_all_off_state1(12),
      I2 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_144_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => cycles_per_all_off_state1(11),
      I2 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_145_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => cycles_per_all_off_state1(10),
      I2 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_146_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => cycles_per_all_off_state1(13),
      I2 => cycles_per_all_off_state1(17),
      I3 => cycles_per_all_off_state1(18),
      I4 => cycles_per_all_off_state1(14),
      I5 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_147_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => cycles_per_all_off_state1(12),
      I2 => cycles_per_all_off_state1(16),
      I3 => cycles_per_all_off_state1(17),
      I4 => cycles_per_all_off_state1(13),
      I5 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_148_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => cycles_per_all_off_state1(11),
      I2 => cycles_per_all_off_state1(15),
      I3 => cycles_per_all_off_state1(16),
      I4 => cycles_per_all_off_state1(12),
      I5 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_149_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_42_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_15_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => cycles_per_all_off_state1(10),
      I2 => cycles_per_all_off_state1(14),
      I3 => cycles_per_all_off_state1(15),
      I4 => cycles_per_all_off_state1(11),
      I5 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_150_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(4),
      I1 => tau(2),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_151_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(3),
      I1 => tau(1),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_152_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(2),
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_153_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_154_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_154_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_154_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_154_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_184_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_185_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_186_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_187_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_154_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_188_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_189_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_190_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_191_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(0),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_155_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_156_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_157_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_158_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_159\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_155_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_159_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_43_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_16_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(0),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_156_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_160_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_161_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_162_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_194_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_195_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_196_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_197_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_163_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_198_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_199_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_200_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_201_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(11 downto 8),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_164_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_202_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_203_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_204_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_205_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => tau(0),
      I2 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_165_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => tau(1),
      I2 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_166_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_167_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDBD42BD4242BD"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => cycles_per_all_off_state1(4),
      I2 => tau(0),
      I3 => tau(1),
      I4 => cycles_per_all_off_state1(5),
      I5 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_168_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_169\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8D72728D"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => tau(1),
      I2 => tau(0),
      I3 => cycles_per_all_off_state1(4),
      I4 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_169_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_46_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_5\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36C9"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => tau(1),
      I2 => tau(0),
      I3 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_170_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tau(0),
      I1 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_171_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => cycles_per_all_off_state1(9),
      I2 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_172_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_173\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => cycles_per_all_off_state1(8),
      I2 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_173_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => cycles_per_all_off_state1(7),
      I2 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_174_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => cycles_per_all_off_state1(6),
      I2 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_175_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => cycles_per_all_off_state1(9),
      I2 => cycles_per_all_off_state1(13),
      I3 => cycles_per_all_off_state1(14),
      I4 => cycles_per_all_off_state1(10),
      I5 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_176_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => cycles_per_all_off_state1(8),
      I2 => cycles_per_all_off_state1(12),
      I3 => cycles_per_all_off_state1(13),
      I4 => cycles_per_all_off_state1(9),
      I5 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_177_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => cycles_per_all_off_state1(7),
      I2 => cycles_per_all_off_state1(11),
      I3 => cycles_per_all_off_state1(12),
      I4 => cycles_per_all_off_state1(8),
      I5 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_178_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => cycles_per_all_off_state1(6),
      I2 => cycles_per_all_off_state1(10),
      I3 => cycles_per_all_off_state1(11),
      I4 => cycles_per_all_off_state1(7),
      I5 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_179_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_14_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_29_n_0\,
      I2 => cycles_per_all_off_state1(8),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_5\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_18_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_180_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_181_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_182_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_183_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_184_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_185_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_186_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_4\,
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_187_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_188_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_189_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_15_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_40_n_0\,
      I2 => cycles_per_all_off_state1(7),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_6\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_190_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_4\,
      I1 => tau(0),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_191_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(7 downto 4),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_192_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_207_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_208_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_209_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_210_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_3\,
      CYINIT => \cycles_per_all_off_state_reg[2]_LDC_i_211_n_0\,
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_212_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_213_n_0\,
      DI(1) => tau(0),
      DI(0) => '0',
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_193_n_6\,
      O(0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_193_O_UNCONNECTED\(0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_214_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_215_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_216_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_217_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => cycles_per_all_off_state1(5),
      I2 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_194_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => cycles_per_all_off_state1(4),
      I2 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_195_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D14"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => tau(0),
      I2 => tau(1),
      I3 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_196_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => tau(0),
      I2 => cycles_per_all_off_state1(4),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_197_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => cycles_per_all_off_state1(5),
      I2 => cycles_per_all_off_state1(9),
      I3 => cycles_per_all_off_state1(10),
      I4 => cycles_per_all_off_state1(6),
      I5 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_198_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => cycles_per_all_off_state1(4),
      I2 => cycles_per_all_off_state1(8),
      I3 => cycles_per_all_off_state1(9),
      I4 => cycles_per_all_off_state1(5),
      I5 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_199_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_16_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_42_n_0\,
      I2 => cycles_per_all_off_state1(6),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_5\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_7\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => cycles_per_all_off_state1(3),
      I2 => cycles_per_all_off_state1(7),
      I3 => cycles_per_all_off_state1(8),
      I4 => cycles_per_all_off_state1(4),
      I5 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_200_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B2DB4D2B4D24B2D"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => cycles_per_all_off_state1(6),
      I2 => cycles_per_all_off_state1(7),
      I3 => tau(0),
      I4 => tau(1),
      I5 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_201_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => cycles_per_all_off_state1(14),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_202_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => cycles_per_all_off_state1(13),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_203_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => cycles_per_all_off_state1(12),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_204_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => cycles_per_all_off_state1(11),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_205_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_3\,
      CYINIT => \cycles_per_all_off_state_reg[2]_LDC_i_211_n_0\,
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_218_n_0\,
      DI(2) => tau(0),
      DI(1 downto 0) => B"00",
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_4\,
      O(2 downto 1) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_206_O_UNCONNECTED\(2 downto 1),
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_206_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_219_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_220_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_221_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_222_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(7),
      I1 => cycles_per_all_off_state1(10),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_207_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(6),
      I1 => cycles_per_all_off_state1(9),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_208_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => cycles_per_all_off_state1(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_209_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_17_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_43_n_0\,
      I2 => cycles_per_all_off_state1(5),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_6\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_4\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_21_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => cycles_per_all_off_state1(7),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_210_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_211_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_212\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => tau(1),
      I1 => tau(0),
      I2 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_212_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => tau(1),
      I2 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_213_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_214\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1ED2E12D"
    )
        port map (
      I0 => tau(1),
      I1 => cycles_per_all_off_state1(5),
      I2 => cycles_per_all_off_state1(6),
      I3 => tau(0),
      I4 => cycles_per_all_off_state1(4),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_214_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cycles_per_all_off_state1(5),
      I1 => tau(1),
      I2 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_215_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_216_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_217_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(1),
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_218_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      I2 => cycles_per_all_off_state1(6),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_219_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_39_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_22_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_22_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_22_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_47_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_48_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_49_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_50_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(11 downto 8),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_51_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_52_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_53_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_54_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tau(0),
      I1 => cycles_per_all_off_state1(5),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_220_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_221\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(4),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_221_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_222_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_5\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_7\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_23_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_55_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_56_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_57_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_58_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_59_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_60_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_61_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_62_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_4\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_25_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_5\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_26_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(27 downto 24),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_63_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_64_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_65_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_66_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_67_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_68_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_69_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_70_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_71_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_72_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_73_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_74_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_29_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_4_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_5_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_6_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_7_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_8_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O(0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_3_O_UNCONNECTED\(0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_9_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_10_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_11_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_12_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_75_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_30_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_30_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_30_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_76_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_77_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_78_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_79_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_80_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_81_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_82_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_83_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F660F6606060"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_84_n_0\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_6\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_6\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_31_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => tau(0),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_86_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_32_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_34_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_31_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_46_n_0\,
      I2 => cycles_per_all_off_state1(4),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_5\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_35_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_32_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_84_n_0\,
      I2 => cycles_per_all_off_state1(3),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_6\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_36_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_33_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_86_n_0\,
      I2 => tau(0),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_37_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_38_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_39_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_39_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_39_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_90_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_91_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_92_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_93_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(7 downto 4),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_94_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_95_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_96_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_97_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_13_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_4_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_4_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_4_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_14_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_15_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_16_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_17_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_18_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_19_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_20_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_21_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_40_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_98_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_99_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_100_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_101_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_102_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_103_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_104_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_105_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_42_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_7\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_43_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(23 downto 20),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_106_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_107_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_108_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_109_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_110_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_111_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_112_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_113_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_114_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_115_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_116_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_117_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_46_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(2),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_5\,
      I2 => tau(8),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_47_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_6\,
      I2 => tau(7),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_48_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(0),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_7\,
      I2 => tau(6),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_49_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_23_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_6\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_6\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_5_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_4\,
      I1 => tau(5),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_50_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(3),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_4\,
      I2 => tau(9),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_47_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_51_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(2),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_5\,
      I2 => tau(8),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_48_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_52_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_7\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_6\,
      I2 => tau(7),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_49_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_53_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(0),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_7\,
      I2 => tau(6),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_50_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_54_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(16),
      I1 => cycles_per_all_off_state1(14),
      I2 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_55_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => cycles_per_all_off_state1(13),
      I2 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_56_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => cycles_per_all_off_state1(12),
      I2 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_57_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => cycles_per_all_off_state1(11),
      I2 => cycles_per_all_off_state1(17),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_58_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => cycles_per_all_off_state1(14),
      I2 => cycles_per_all_off_state1(16),
      I3 => cycles_per_all_off_state1(15),
      I4 => cycles_per_all_off_state1(17),
      I5 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_59_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(10),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_25_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_7\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_7\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_6_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => cycles_per_all_off_state1(13),
      I2 => cycles_per_all_off_state1(15),
      I3 => cycles_per_all_off_state1(14),
      I4 => cycles_per_all_off_state1(16),
      I5 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_60_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => cycles_per_all_off_state1(12),
      I2 => cycles_per_all_off_state1(14),
      I3 => cycles_per_all_off_state1(13),
      I4 => cycles_per_all_off_state1(15),
      I5 => cycles_per_all_off_state1(19),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_61_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => cycles_per_all_off_state1(11),
      I2 => cycles_per_all_off_state1(13),
      I3 => cycles_per_all_off_state1(12),
      I4 => cycles_per_all_off_state1(14),
      I5 => cycles_per_all_off_state1(18),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_62_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_63_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_64_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_65_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_66_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => cycles_per_all_off_state1(21),
      I2 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_67_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => cycles_per_all_off_state1(20),
      I2 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_68_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => cycles_per_all_off_state1(19),
      I2 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_69_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(9),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_26_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_4\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_7_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => cycles_per_all_off_state1(18),
      I2 => cycles_per_all_off_state1(20),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_70_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => cycles_per_all_off_state1(21),
      I2 => cycles_per_all_off_state1(25),
      I3 => cycles_per_all_off_state1(26),
      I4 => cycles_per_all_off_state1(22),
      I5 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_71_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => cycles_per_all_off_state1(20),
      I2 => cycles_per_all_off_state1(24),
      I3 => cycles_per_all_off_state1(25),
      I4 => cycles_per_all_off_state1(21),
      I5 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_72_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => cycles_per_all_off_state1(19),
      I2 => cycles_per_all_off_state1(23),
      I3 => cycles_per_all_off_state1(24),
      I4 => cycles_per_all_off_state1(20),
      I5 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_73_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => cycles_per_all_off_state1(18),
      I2 => cycles_per_all_off_state1(22),
      I3 => cycles_per_all_off_state1(23),
      I4 => cycles_per_all_off_state1(19),
      I5 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_74_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_119_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_75_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_75_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_75_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_75_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_120_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_121_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_122_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_123_n_0\,
      O(3 downto 0) => \NLW_cycles_per_all_off_state_reg[2]_LDC_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_124_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_125_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_126_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_127_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_76_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_77_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_78_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_4\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_79_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(8),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_29_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_5\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_5\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_8_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_5\,
      I4 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_5\,
      I5 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_7\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_80_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_77_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_5\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_81_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_4\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_6\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_78_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_82_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_7\,
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_79_n_0\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_83_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_5\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_41_n_7\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_84_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_128_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_131_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_132_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_133_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_134_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_135_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_136_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_137_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_138_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_44_n_6\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_85_n_4\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_45_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_86_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_130_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(19 downto 16),
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_87_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_139_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_140_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_141_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_142_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_129_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[2]_LDC_i_143_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[2]_LDC_i_144_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[2]_LDC_i_145_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[2]_LDC_i_146_n_0\,
      O(3) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_4\,
      O(2) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_5\,
      O(1) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_6\,
      O(0) => \cycles_per_all_off_state_reg[2]_LDC_i_88_n_7\,
      S(3) => \cycles_per_all_off_state_reg[2]_LDC_i_147_n_0\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_148_n_0\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_149_n_0\,
      S(0) => \cycles_per_all_off_state_reg[2]_LDC_i_150_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(1),
      I1 => tau(0),
      O => cycles_per_all_off_state1(3)
    );
\cycles_per_all_off_state_reg[2]_LDC_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_5_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_17_n_0\,
      I2 => cycles_per_all_off_state1(12),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_7\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_5\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(4),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_90_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(3),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_6\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_91_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(2),
      I1 => tau(1),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_92_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tau(1),
      I1 => tau(0),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_93_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_4\,
      I1 => tau(5),
      I2 => tau(4),
      I3 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_5\,
      O => \cycles_per_all_off_state_reg[2]_LDC_i_94_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tau(3),
      I1 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_6\,
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_5\,
      I3 => tau(4),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_95_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => tau(2),
      I1 => tau(1),
      I2 => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_6\,
      I3 => tau(3),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_96_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => tau(0),
      I1 => tau(1),
      I2 => tau(2),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_97_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => cycles_per_all_off_state1(10),
      I2 => cycles_per_all_off_state1(16),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_98_n_0\
    );
\cycles_per_all_off_state_reg[2]_LDC_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(11),
      I1 => cycles_per_all_off_state1(9),
      I2 => cycles_per_all_off_state1(15),
      O => \cycles_per_all_off_state_reg[2]_LDC_i_99_n_0\
    );
\cycles_per_all_off_state_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[2]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[2]_P_n_0\
    );
\cycles_per_all_off_state_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[3]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[3]_C_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[3]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[3]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      S(2) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_4\,
      S(1) => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_5\,
      S(0) => \cycles_per_all_off_state_reg[3]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[3]_LDC_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[3]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[3]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[3]_P_n_0\
    );
\cycles_per_all_off_state_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[4]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[4]_C_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[4]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[4]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[4]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[4]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[4]_P_n_0\
    );
\cycles_per_all_off_state_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[5]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[5]_C_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[5]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[5]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[5]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[5]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[5]_P_n_0\
    );
\cycles_per_all_off_state_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[6]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[6]_C_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[6]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_5\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_6_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_20_n_0\,
      I2 => cycles_per_all_off_state1(14),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_5\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_7\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_10_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_7_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_14_n_0\,
      I2 => cycles_per_all_off_state1(13),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_6\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_4\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_4\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_22_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_12_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_12_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_12_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[6]_LDC_i_21_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[6]_LDC_i_22_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[6]_LDC_i_23_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[6]_LDC_i_24_n_0\,
      O(3 downto 0) => cycles_per_all_off_state1(15 downto 12),
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_25_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_26_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_27_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_28_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_24_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[6]_LDC_i_29_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[6]_LDC_i_30_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[6]_LDC_i_31_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[6]_LDC_i_32_n_0\,
      O(3) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\,
      O(2) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_5\,
      O(1) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_6\,
      O(0) => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_33_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_34_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_35_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_36_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_5\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_7\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_14_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_27_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_per_all_off_state1(31 downto 28),
      O(3) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_4\,
      O(2) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_5\,
      O(1) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_6\,
      O(0) => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_37_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_38_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_39_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_40_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_28_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[6]_LDC_i_41_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[6]_LDC_i_42_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[6]_LDC_i_43_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[6]_LDC_i_44_n_0\,
      O(3) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_4\,
      O(2) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_5\,
      O(1) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_6\,
      O(0) => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_45_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_46_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_47_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_48_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_4\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_4\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_17_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_6\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_4\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_18_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_19_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_5\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_20_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(6),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_5\,
      I2 => tau(12),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_21_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(5),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_6\,
      I2 => tau(11),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_22_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(4),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_7\,
      I2 => tau(10),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_23_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tau(3),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_4\,
      I2 => tau(9),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_24_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(7),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_4\,
      I2 => tau(13),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_21_n_0\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_25_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(6),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_5\,
      I2 => tau(12),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_22_n_0\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_26_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(5),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_6\,
      I2 => tau(11),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_23_n_0\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_27_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tau(4),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_42_n_7\,
      I2 => tau(10),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_24_n_0\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_28_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(20),
      I1 => cycles_per_all_off_state1(18),
      I2 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_29_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \cycles_per_all_off_state_reg[6]_LDC_i_4_n_0\,
      DI(2) => \cycles_per_all_off_state_reg[6]_LDC_i_5_n_0\,
      DI(1) => \cycles_per_all_off_state_reg[6]_LDC_i_6_n_0\,
      DI(0) => \cycles_per_all_off_state_reg[6]_LDC_i_7_n_0\,
      O(3) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_8_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_9_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_10_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_11_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(19),
      I1 => cycles_per_all_off_state1(17),
      I2 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_30_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(18),
      I1 => cycles_per_all_off_state1(16),
      I2 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_31_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(17),
      I1 => cycles_per_all_off_state1(15),
      I2 => cycles_per_all_off_state1(21),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_32_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => cycles_per_all_off_state1(18),
      I2 => cycles_per_all_off_state1(20),
      I3 => cycles_per_all_off_state1(19),
      I4 => cycles_per_all_off_state1(21),
      I5 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_33_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(23),
      I1 => cycles_per_all_off_state1(17),
      I2 => cycles_per_all_off_state1(19),
      I3 => cycles_per_all_off_state1(18),
      I4 => cycles_per_all_off_state1(20),
      I5 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_34_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(22),
      I1 => cycles_per_all_off_state1(16),
      I2 => cycles_per_all_off_state1(18),
      I3 => cycles_per_all_off_state1(17),
      I4 => cycles_per_all_off_state1(19),
      I5 => cycles_per_all_off_state1(23),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_35_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(21),
      I1 => cycles_per_all_off_state1(15),
      I2 => cycles_per_all_off_state1(17),
      I3 => cycles_per_all_off_state1(16),
      I4 => cycles_per_all_off_state1(18),
      I5 => cycles_per_all_off_state1(22),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_36_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_37_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(30),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_38_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_39_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => cycles_per_all_off_state1(15),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\,
      I2 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_4_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(31),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_40_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(29),
      I1 => cycles_per_all_off_state1(25),
      I2 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_41_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(28),
      I1 => cycles_per_all_off_state1(24),
      I2 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_42_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(23),
      I2 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_43_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(22),
      I2 => cycles_per_all_off_state1(24),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_44_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(27),
      I1 => cycles_per_all_off_state1(25),
      I2 => cycles_per_all_off_state1(29),
      I3 => cycles_per_all_off_state1(30),
      I4 => cycles_per_all_off_state1(26),
      I5 => cycles_per_all_off_state1(28),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_45_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(26),
      I1 => cycles_per_all_off_state1(24),
      I2 => cycles_per_all_off_state1(28),
      I3 => cycles_per_all_off_state1(29),
      I4 => cycles_per_all_off_state1(25),
      I5 => cycles_per_all_off_state1(27),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_46_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(25),
      I1 => cycles_per_all_off_state1(23),
      I2 => cycles_per_all_off_state1(27),
      I3 => cycles_per_all_off_state1(28),
      I4 => cycles_per_all_off_state1(24),
      I5 => cycles_per_all_off_state1(26),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_47_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => cycles_per_all_off_state1(24),
      I1 => cycles_per_all_off_state1(22),
      I2 => cycles_per_all_off_state1(26),
      I3 => cycles_per_all_off_state1(27),
      I4 => cycles_per_all_off_state1(23),
      I5 => cycles_per_all_off_state1(25),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_48_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[2]_LDC_i_118_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tau(8 downto 5),
      O(3) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_4\,
      O(2) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_5\,
      O(1) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_6\,
      O(0) => \cycles_per_all_off_state_reg[6]_LDC_i_49_n_7\,
      S(3) => \cycles_per_all_off_state_reg[6]_LDC_i_50_n_0\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_51_n_0\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_52_n_0\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_53_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEB28EB28EB2882"
    )
        port map (
      I0 => cycles_per_all_off_state1(14),
      I1 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\,
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_7\,
      I5 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_5\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_5_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(8),
      I1 => tau(6),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_50_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(7),
      I1 => tau(5),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_51_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(6),
      I1 => tau(4),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_52_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tau(5),
      I1 => tau(3),
      O => \cycles_per_all_off_state_reg[6]_LDC_i_53_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(13),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_14_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_4\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_4\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_6\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_6_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => cycles_per_all_off_state1(12),
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_17_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_LDC_i_15_n_5\,
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_16_n_5\,
      I4 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_7\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_7_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_4_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_18_n_0\,
      I2 => cycles_per_all_off_state1(16),
      I3 => \cycles_per_all_off_state_reg[10]_LDC_i_13_n_7\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_5\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_8_n_0\
    );
\cycles_per_all_off_state_reg[6]_LDC_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_LDC_i_5_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_i_19_n_0\,
      I2 => cycles_per_all_off_state1(15),
      I3 => \cycles_per_all_off_state_reg[6]_LDC_i_13_n_4\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_14_n_6\,
      I5 => \cycles_per_all_off_state_reg[22]_LDC_i_66_n_3\,
      O => \cycles_per_all_off_state_reg[6]_LDC_i_9_n_0\
    );
\cycles_per_all_off_state_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[6]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[6]_P_n_0\
    );
\cycles_per_all_off_state_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[7]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[7]_C_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[7]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_4\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_4\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      O => \cycles_per_all_off_state_reg[7]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[7]_LDC_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_all_off_state_reg[3]_LDC_i_3_n_0\,
      CO(3) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_0\,
      CO(2) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_1\,
      CO(1) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_2\,
      CO(0) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_4\,
      O(2) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_5\,
      O(1) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_6\,
      O(0) => \cycles_per_all_off_state_reg[7]_LDC_i_3_n_7\,
      S(3) => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_7\,
      S(2) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_4\,
      S(1) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_5\,
      S(0) => \cycles_per_all_off_state_reg[6]_LDC_i_3_n_6\
    );
\cycles_per_all_off_state_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[7]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[7]_P_n_0\
    );
\cycles_per_all_off_state_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[8]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[8]_C_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[8]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_7\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[8]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_7\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_6\,
      O => \cycles_per_all_off_state_reg[8]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[8]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[8]_P_n_0\
    );
\cycles_per_all_off_state_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\,
      D => \cycles_per_all_off_state[9]_C_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[9]_C_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_all_off_state_reg[9]_LDC_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE00A200000000"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_6\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I2 => cycles_per_all_off_state1(31),
      I3 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I4 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      I5 => reset,
      O => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\
    );
\cycles_per_all_off_state_reg[9]_LDC_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002202AAAA22A2"
    )
        port map (
      I0 => reset,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_i_3_n_6\,
      I2 => \cycles_per_all_off_state_reg[22]_LDC_i_4_n_7\,
      I3 => cycles_per_all_off_state1(31),
      I4 => \cycles_per_all_off_state_reg[22]_LDC_i_6_n_0\,
      I5 => \cycles_per_all_off_state_reg[10]_LDC_i_3_n_5\,
      O => \cycles_per_all_off_state_reg[9]_LDC_i_2_n_0\
    );
\cycles_per_all_off_state_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \cycles_per_all_off_state[9]_C_i_1_n_0\,
      PRE => \cycles_per_all_off_state_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_per_all_off_state_reg[9]_P_n_0\
    );
\cycles_per_on_state[11]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[10]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[10]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[10]_P_n_0\,
      O => \cycles_per_on_state[11]_C_i_11_n_0\
    );
\cycles_per_on_state[11]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[9]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[9]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[9]_P_n_0\,
      O => \cycles_per_on_state[11]_C_i_12_n_0\
    );
\cycles_per_on_state[11]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[8]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[8]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[8]_P_n_0\,
      O => \cycles_per_on_state[11]_C_i_13_n_0\
    );
\cycles_per_on_state[11]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[7]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[7]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[7]_P_n_0\,
      O => \cycles_per_on_state[11]_C_i_14_n_0\
    );
\cycles_per_on_state[11]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[12]_P_n_0\,
      I1 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[12]_C_n_0\,
      O => cycles_for_total_states(12)
    );
\cycles_per_on_state[11]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[11]_P_n_0\,
      I1 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[11]_C_n_0\,
      O => cycles_for_total_states(11)
    );
\cycles_per_on_state[11]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[10]_P_n_0\,
      I1 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[10]_C_n_0\,
      O => cycles_for_total_states(10)
    );
\cycles_per_on_state[11]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[9]_P_n_0\,
      I1 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[9]_C_n_0\,
      O => cycles_for_total_states(9)
    );
\cycles_per_on_state[11]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[12]_C_n_0\,
      I1 => \cycles_for_total_states_reg[12]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[12]_P_n_0\,
      I3 => \cycles_per_on_state_reg[15]_C_i_10_n_7\,
      O => \cycles_per_on_state[11]_C_i_6_n_0\
    );
\cycles_per_on_state[11]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[11]_C_n_0\,
      I1 => \cycles_for_total_states_reg[11]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[11]_P_n_0\,
      I3 => \cycles_per_on_state_reg[11]_C_i_10_n_4\,
      O => \cycles_per_on_state[11]_C_i_7_n_0\
    );
\cycles_per_on_state[11]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[10]_C_n_0\,
      I1 => \cycles_for_total_states_reg[10]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[10]_P_n_0\,
      I3 => \cycles_per_on_state_reg[11]_C_i_10_n_5\,
      O => \cycles_per_on_state[11]_C_i_8_n_0\
    );
\cycles_per_on_state[11]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[9]_C_n_0\,
      I1 => \cycles_for_total_states_reg[9]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[9]_P_n_0\,
      I3 => \cycles_per_on_state_reg[11]_C_i_10_n_6\,
      O => \cycles_per_on_state[11]_C_i_9_n_0\
    );
\cycles_per_on_state[15]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[14]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[14]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[14]_P_n_0\,
      O => \cycles_per_on_state[15]_C_i_11_n_0\
    );
\cycles_per_on_state[15]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[13]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[13]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[13]_P_n_0\,
      O => \cycles_per_on_state[15]_C_i_12_n_0\
    );
\cycles_per_on_state[15]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[12]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[12]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[12]_P_n_0\,
      O => \cycles_per_on_state[15]_C_i_13_n_0\
    );
\cycles_per_on_state[15]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[11]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[11]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[11]_P_n_0\,
      O => \cycles_per_on_state[15]_C_i_14_n_0\
    );
\cycles_per_on_state[15]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[16]_P_n_0\,
      I1 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[16]_C_n_0\,
      O => cycles_for_total_states(16)
    );
\cycles_per_on_state[15]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[15]_P_n_0\,
      I1 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[15]_C_n_0\,
      O => cycles_for_total_states(15)
    );
\cycles_per_on_state[15]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[14]_P_n_0\,
      I1 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[14]_C_n_0\,
      O => cycles_for_total_states(14)
    );
\cycles_per_on_state[15]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[13]_P_n_0\,
      I1 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[13]_C_n_0\,
      O => cycles_for_total_states(13)
    );
\cycles_per_on_state[15]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[16]_C_n_0\,
      I1 => \cycles_for_total_states_reg[16]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[16]_P_n_0\,
      I3 => \cycles_per_on_state_reg[19]_C_i_10_n_7\,
      O => \cycles_per_on_state[15]_C_i_6_n_0\
    );
\cycles_per_on_state[15]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[15]_C_n_0\,
      I1 => \cycles_for_total_states_reg[15]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[15]_P_n_0\,
      I3 => \cycles_per_on_state_reg[15]_C_i_10_n_4\,
      O => \cycles_per_on_state[15]_C_i_7_n_0\
    );
\cycles_per_on_state[15]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[14]_C_n_0\,
      I1 => \cycles_for_total_states_reg[14]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[14]_P_n_0\,
      I3 => \cycles_per_on_state_reg[15]_C_i_10_n_5\,
      O => \cycles_per_on_state[15]_C_i_8_n_0\
    );
\cycles_per_on_state[15]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[13]_C_n_0\,
      I1 => \cycles_for_total_states_reg[13]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[13]_P_n_0\,
      I3 => \cycles_per_on_state_reg[15]_C_i_10_n_6\,
      O => \cycles_per_on_state[15]_C_i_9_n_0\
    );
\cycles_per_on_state[19]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[18]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[18]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[18]_P_n_0\,
      O => \cycles_per_on_state[19]_C_i_11_n_0\
    );
\cycles_per_on_state[19]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[17]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[17]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[17]_P_n_0\,
      O => \cycles_per_on_state[19]_C_i_12_n_0\
    );
\cycles_per_on_state[19]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[16]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[16]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[16]_P_n_0\,
      O => \cycles_per_on_state[19]_C_i_13_n_0\
    );
\cycles_per_on_state[19]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[15]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[15]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[15]_P_n_0\,
      O => \cycles_per_on_state[19]_C_i_14_n_0\
    );
\cycles_per_on_state[19]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[20]_P_n_0\,
      I1 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[20]_C_n_0\,
      O => cycles_for_total_states(20)
    );
\cycles_per_on_state[19]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[19]_P_n_0\,
      I1 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[19]_C_n_0\,
      O => cycles_for_total_states(19)
    );
\cycles_per_on_state[19]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[18]_P_n_0\,
      I1 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[18]_C_n_0\,
      O => cycles_for_total_states(18)
    );
\cycles_per_on_state[19]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[17]_P_n_0\,
      I1 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[17]_C_n_0\,
      O => cycles_for_total_states(17)
    );
\cycles_per_on_state[19]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[20]_C_n_0\,
      I1 => \cycles_for_total_states_reg[20]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[20]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_3_n_7\,
      O => \cycles_per_on_state[19]_C_i_6_n_0\
    );
\cycles_per_on_state[19]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[19]_C_n_0\,
      I1 => \cycles_for_total_states_reg[19]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[19]_P_n_0\,
      I3 => \cycles_per_on_state_reg[19]_C_i_10_n_4\,
      O => \cycles_per_on_state[19]_C_i_7_n_0\
    );
\cycles_per_on_state[19]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[18]_C_n_0\,
      I1 => \cycles_for_total_states_reg[18]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[18]_P_n_0\,
      I3 => \cycles_per_on_state_reg[19]_C_i_10_n_5\,
      O => \cycles_per_on_state[19]_C_i_8_n_0\
    );
\cycles_per_on_state[19]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[17]_C_n_0\,
      I1 => \cycles_for_total_states_reg[17]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[17]_P_n_0\,
      I3 => \cycles_per_on_state_reg[19]_C_i_10_n_6\,
      O => \cycles_per_on_state[19]_C_i_9_n_0\
    );
\cycles_per_on_state[23]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[24]_P_n_0\,
      I1 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[24]_C_n_0\,
      O => cycles_for_total_states(24)
    );
\cycles_per_on_state[23]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[23]_P_n_0\,
      I1 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[23]_C_n_0\,
      O => cycles_for_total_states(23)
    );
\cycles_per_on_state[23]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[22]_P_n_0\,
      I1 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[22]_C_n_0\,
      O => cycles_for_total_states(22)
    );
\cycles_per_on_state[23]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[21]_P_n_0\,
      I1 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[21]_C_n_0\,
      O => cycles_for_total_states(21)
    );
\cycles_per_on_state[23]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[24]_C_n_0\,
      I1 => \cycles_for_total_states_reg[24]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[24]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      O => \cycles_per_on_state[23]_C_i_6_n_0\
    );
\cycles_per_on_state[23]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[23]_C_n_0\,
      I1 => \cycles_for_total_states_reg[23]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[23]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_3_n_4\,
      O => \cycles_per_on_state[23]_C_i_7_n_0\
    );
\cycles_per_on_state[23]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[22]_C_n_0\,
      I1 => \cycles_for_total_states_reg[22]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[22]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_3_n_5\,
      O => \cycles_per_on_state[23]_C_i_8_n_0\
    );
\cycles_per_on_state[23]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[21]_C_n_0\,
      I1 => \cycles_for_total_states_reg[21]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[21]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_3_n_6\,
      O => \cycles_per_on_state[23]_C_i_9_n_0\
    );
\cycles_per_on_state[27]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[28]_P_n_0\,
      I1 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[28]_C_n_0\,
      O => cycles_for_total_states(28)
    );
\cycles_per_on_state[27]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[27]_P_n_0\,
      I1 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[27]_C_n_0\,
      O => cycles_for_total_states(27)
    );
\cycles_per_on_state[27]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[26]_P_n_0\,
      I1 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[26]_C_n_0\,
      O => cycles_for_total_states(26)
    );
\cycles_per_on_state[27]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[25]_P_n_0\,
      I1 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[25]_C_n_0\,
      O => cycles_for_total_states(25)
    );
\cycles_per_on_state[27]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[28]_C_n_0\,
      I1 => \cycles_for_total_states_reg[28]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[28]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      O => \cycles_per_on_state[27]_C_i_6_n_0\
    );
\cycles_per_on_state[27]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[27]_C_n_0\,
      I1 => \cycles_for_total_states_reg[27]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[27]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      O => \cycles_per_on_state[27]_C_i_7_n_0\
    );
\cycles_per_on_state[27]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[26]_C_n_0\,
      I1 => \cycles_for_total_states_reg[26]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[26]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      O => \cycles_per_on_state[27]_C_i_8_n_0\
    );
\cycles_per_on_state[27]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[25]_C_n_0\,
      I1 => \cycles_for_total_states_reg[25]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[25]_P_n_0\,
      I3 => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      O => \cycles_per_on_state[27]_C_i_9_n_0\
    );
\cycles_per_on_state[30]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[22]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[22]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[22]_P_n_0\,
      O => \cycles_per_on_state[30]_C_i_4_n_0\
    );
\cycles_per_on_state[30]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[21]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[21]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[21]_P_n_0\,
      O => \cycles_per_on_state[30]_C_i_5_n_0\
    );
\cycles_per_on_state[30]_C_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[20]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[20]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[20]_P_n_0\,
      O => \cycles_per_on_state[30]_C_i_6_n_0\
    );
\cycles_per_on_state[30]_C_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[19]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[19]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[19]_P_n_0\,
      O => \cycles_per_on_state[30]_C_i_7_n_0\
    );
\cycles_per_on_state[3]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      O => \cycles_per_on_state[3]_C_i_11_n_0\
    );
\cycles_per_on_state[3]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[2]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[2]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[2]_P_n_0\,
      O => \cycles_per_on_state[3]_C_i_12_n_0\
    );
\cycles_per_on_state[3]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[1]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[1]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[1]_P_n_0\,
      O => \cycles_per_on_state[3]_C_i_13_n_0\
    );
\cycles_per_on_state[3]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[0]_P_n_0\,
      I1 => \cycles_per_all_off_state_reg[0]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[0]_C_n_0\,
      O => \cycles_per_on_state[3]_C_i_14_n_0\
    );
\cycles_per_on_state[3]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[4]_P_n_0\,
      I1 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[4]_C_n_0\,
      O => cycles_for_total_states(4)
    );
\cycles_per_on_state[3]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[3]_P_n_0\,
      I1 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[3]_C_n_0\,
      O => cycles_for_total_states(3)
    );
\cycles_per_on_state[3]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[2]_P_n_0\,
      I1 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[2]_C_n_0\,
      O => cycles_for_total_states(2)
    );
\cycles_per_on_state[3]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[1]_P_n_0\,
      I1 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[1]_C_n_0\,
      O => cycles_for_total_states(1)
    );
\cycles_per_on_state[3]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[4]_C_n_0\,
      I1 => \cycles_for_total_states_reg[4]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[4]_P_n_0\,
      I3 => \cycles_per_on_state_reg[7]_C_i_10_n_7\,
      O => \cycles_per_on_state[3]_C_i_6_n_0\
    );
\cycles_per_on_state[3]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[3]_C_n_0\,
      I1 => \cycles_for_total_states_reg[3]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[3]_P_n_0\,
      I3 => \cycles_per_on_state_reg[3]_C_i_10_n_4\,
      O => \cycles_per_on_state[3]_C_i_7_n_0\
    );
\cycles_per_on_state[3]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[2]_C_n_0\,
      I1 => \cycles_for_total_states_reg[2]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[2]_P_n_0\,
      I3 => \cycles_per_on_state_reg[3]_C_i_10_n_5\,
      O => \cycles_per_on_state[3]_C_i_8_n_0\
    );
\cycles_per_on_state[3]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[1]_C_n_0\,
      I1 => \cycles_for_total_states_reg[1]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[1]_P_n_0\,
      I3 => \cycles_per_on_state_reg[3]_C_i_10_n_6\,
      O => \cycles_per_on_state[3]_C_i_9_n_0\
    );
\cycles_per_on_state[7]_C_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[6]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[6]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[6]_P_n_0\,
      O => \cycles_per_on_state[7]_C_i_11_n_0\
    );
\cycles_per_on_state[7]_C_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[5]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[5]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[5]_P_n_0\,
      O => \cycles_per_on_state[7]_C_i_12_n_0\
    );
\cycles_per_on_state[7]_C_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[4]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[4]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[4]_P_n_0\,
      O => \cycles_per_on_state[7]_C_i_13_n_0\
    );
\cycles_per_on_state[7]_C_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \cycles_per_all_off_state_reg[3]_C_n_0\,
      I1 => \cycles_per_all_off_state_reg[3]_LDC_n_0\,
      I2 => \cycles_per_all_off_state_reg[3]_P_n_0\,
      O => \cycles_per_on_state[7]_C_i_14_n_0\
    );
\cycles_per_on_state[7]_C_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[8]_P_n_0\,
      I1 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[8]_C_n_0\,
      O => cycles_for_total_states(8)
    );
\cycles_per_on_state[7]_C_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[7]_P_n_0\,
      I1 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[7]_C_n_0\,
      O => cycles_for_total_states(7)
    );
\cycles_per_on_state[7]_C_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[6]_P_n_0\,
      I1 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[6]_C_n_0\,
      O => cycles_for_total_states(6)
    );
\cycles_per_on_state[7]_C_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cycles_for_total_states_reg[5]_P_n_0\,
      I1 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[5]_C_n_0\,
      O => cycles_for_total_states(5)
    );
\cycles_per_on_state[7]_C_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[8]_C_n_0\,
      I1 => \cycles_for_total_states_reg[8]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[8]_P_n_0\,
      I3 => \cycles_per_on_state_reg[11]_C_i_10_n_7\,
      O => \cycles_per_on_state[7]_C_i_6_n_0\
    );
\cycles_per_on_state[7]_C_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[7]_C_n_0\,
      I1 => \cycles_for_total_states_reg[7]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[7]_P_n_0\,
      I3 => \cycles_per_on_state_reg[7]_C_i_10_n_4\,
      O => \cycles_per_on_state[7]_C_i_7_n_0\
    );
\cycles_per_on_state[7]_C_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[6]_C_n_0\,
      I1 => \cycles_for_total_states_reg[6]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[6]_P_n_0\,
      I3 => \cycles_per_on_state_reg[7]_C_i_10_n_5\,
      O => \cycles_per_on_state[7]_C_i_8_n_0\
    );
\cycles_per_on_state[7]_C_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \cycles_for_total_states_reg[5]_C_n_0\,
      I1 => \cycles_for_total_states_reg[5]_LDC_n_0\,
      I2 => \cycles_for_total_states_reg[5]_P_n_0\,
      I3 => \cycles_per_on_state_reg[7]_C_i_10_n_6\,
      O => \cycles_per_on_state[7]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(1),
      Q => \cycles_per_on_state_reg[0]_C_n_0\
    );
\cycles_per_on_state_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[0]_LDC_n_0\
    );
\cycles_per_on_state_reg[0]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(1),
      I1 => reset,
      O => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[0]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(1),
      O => \cycles_per_on_state_reg[0]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(1),
      PRE => \cycles_per_on_state_reg[0]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[0]_P_n_0\
    );
\cycles_per_on_state_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(11),
      Q => \cycles_per_on_state_reg[10]_C_n_0\
    );
\cycles_per_on_state_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[10]_LDC_n_0\
    );
\cycles_per_on_state_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(11),
      I1 => reset,
      O => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(11),
      O => \cycles_per_on_state_reg[10]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(11),
      PRE => \cycles_per_on_state_reg[10]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[10]_P_n_0\
    );
\cycles_per_on_state_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(12),
      Q => \cycles_per_on_state_reg[11]_C_n_0\
    );
\cycles_per_on_state_reg[11]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[7]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[11]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[11]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[11]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[11]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(12 downto 9),
      O(3 downto 0) => cycles_per_on_state10_out(12 downto 9),
      S(3) => \cycles_per_on_state[11]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[11]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[11]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[11]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[11]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[7]_C_i_10_n_0\,
      CO(3) => \cycles_per_on_state_reg[11]_C_i_10_n_0\,
      CO(2) => \cycles_per_on_state_reg[11]_C_i_10_n_1\,
      CO(1) => \cycles_per_on_state_reg[11]_C_i_10_n_2\,
      CO(0) => \cycles_per_on_state_reg[11]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_on_state_reg[11]_C_i_10_n_4\,
      O(2) => \cycles_per_on_state_reg[11]_C_i_10_n_5\,
      O(1) => \cycles_per_on_state_reg[11]_C_i_10_n_6\,
      O(0) => \cycles_per_on_state_reg[11]_C_i_10_n_7\,
      S(3) => \cycles_per_on_state[11]_C_i_11_n_0\,
      S(2) => \cycles_per_on_state[11]_C_i_12_n_0\,
      S(1) => \cycles_per_on_state[11]_C_i_13_n_0\,
      S(0) => \cycles_per_on_state[11]_C_i_14_n_0\
    );
\cycles_per_on_state_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[11]_LDC_n_0\
    );
\cycles_per_on_state_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(12),
      I1 => reset,
      O => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(12),
      O => \cycles_per_on_state_reg[11]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(12),
      PRE => \cycles_per_on_state_reg[11]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[11]_P_n_0\
    );
\cycles_per_on_state_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(13),
      Q => \cycles_per_on_state_reg[12]_C_n_0\
    );
\cycles_per_on_state_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[12]_LDC_n_0\
    );
\cycles_per_on_state_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(13),
      I1 => reset,
      O => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(13),
      O => \cycles_per_on_state_reg[12]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(13),
      PRE => \cycles_per_on_state_reg[12]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[12]_P_n_0\
    );
\cycles_per_on_state_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(14),
      Q => \cycles_per_on_state_reg[13]_C_n_0\
    );
\cycles_per_on_state_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[13]_LDC_n_0\
    );
\cycles_per_on_state_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(14),
      I1 => reset,
      O => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(14),
      O => \cycles_per_on_state_reg[13]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(14),
      PRE => \cycles_per_on_state_reg[13]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[13]_P_n_0\
    );
\cycles_per_on_state_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(15),
      Q => \cycles_per_on_state_reg[14]_C_n_0\
    );
\cycles_per_on_state_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[14]_LDC_n_0\
    );
\cycles_per_on_state_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(15),
      I1 => reset,
      O => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(15),
      O => \cycles_per_on_state_reg[14]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(15),
      PRE => \cycles_per_on_state_reg[14]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[14]_P_n_0\
    );
\cycles_per_on_state_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(16),
      Q => \cycles_per_on_state_reg[15]_C_n_0\
    );
\cycles_per_on_state_reg[15]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[11]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[15]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[15]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[15]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[15]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(16 downto 13),
      O(3 downto 0) => cycles_per_on_state10_out(16 downto 13),
      S(3) => \cycles_per_on_state[15]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[15]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[15]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[15]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[15]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[11]_C_i_10_n_0\,
      CO(3) => \cycles_per_on_state_reg[15]_C_i_10_n_0\,
      CO(2) => \cycles_per_on_state_reg[15]_C_i_10_n_1\,
      CO(1) => \cycles_per_on_state_reg[15]_C_i_10_n_2\,
      CO(0) => \cycles_per_on_state_reg[15]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_on_state_reg[15]_C_i_10_n_4\,
      O(2) => \cycles_per_on_state_reg[15]_C_i_10_n_5\,
      O(1) => \cycles_per_on_state_reg[15]_C_i_10_n_6\,
      O(0) => \cycles_per_on_state_reg[15]_C_i_10_n_7\,
      S(3) => \cycles_per_on_state[15]_C_i_11_n_0\,
      S(2) => \cycles_per_on_state[15]_C_i_12_n_0\,
      S(1) => \cycles_per_on_state[15]_C_i_13_n_0\,
      S(0) => \cycles_per_on_state[15]_C_i_14_n_0\
    );
\cycles_per_on_state_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[15]_LDC_n_0\
    );
\cycles_per_on_state_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(16),
      I1 => reset,
      O => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(16),
      O => \cycles_per_on_state_reg[15]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(16),
      PRE => \cycles_per_on_state_reg[15]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[15]_P_n_0\
    );
\cycles_per_on_state_reg[16]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(17),
      Q => \cycles_per_on_state_reg[16]_C_n_0\
    );
\cycles_per_on_state_reg[16]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[16]_LDC_n_0\
    );
\cycles_per_on_state_reg[16]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(17),
      I1 => reset,
      O => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[16]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(17),
      O => \cycles_per_on_state_reg[16]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[16]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(17),
      PRE => \cycles_per_on_state_reg[16]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[16]_P_n_0\
    );
\cycles_per_on_state_reg[17]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(18),
      Q => \cycles_per_on_state_reg[17]_C_n_0\
    );
\cycles_per_on_state_reg[17]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[17]_LDC_n_0\
    );
\cycles_per_on_state_reg[17]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(18),
      I1 => reset,
      O => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[17]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(18),
      O => \cycles_per_on_state_reg[17]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[17]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(18),
      PRE => \cycles_per_on_state_reg[17]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[17]_P_n_0\
    );
\cycles_per_on_state_reg[18]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(19),
      Q => \cycles_per_on_state_reg[18]_C_n_0\
    );
\cycles_per_on_state_reg[18]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[18]_LDC_n_0\
    );
\cycles_per_on_state_reg[18]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(19),
      I1 => reset,
      O => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[18]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(19),
      O => \cycles_per_on_state_reg[18]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[18]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(19),
      PRE => \cycles_per_on_state_reg[18]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[18]_P_n_0\
    );
\cycles_per_on_state_reg[19]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(20),
      Q => \cycles_per_on_state_reg[19]_C_n_0\
    );
\cycles_per_on_state_reg[19]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[15]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[19]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[19]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[19]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[19]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(20 downto 17),
      O(3 downto 0) => cycles_per_on_state10_out(20 downto 17),
      S(3) => \cycles_per_on_state[19]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[19]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[19]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[19]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[19]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[15]_C_i_10_n_0\,
      CO(3) => \cycles_per_on_state_reg[19]_C_i_10_n_0\,
      CO(2) => \cycles_per_on_state_reg[19]_C_i_10_n_1\,
      CO(1) => \cycles_per_on_state_reg[19]_C_i_10_n_2\,
      CO(0) => \cycles_per_on_state_reg[19]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_on_state_reg[19]_C_i_10_n_4\,
      O(2) => \cycles_per_on_state_reg[19]_C_i_10_n_5\,
      O(1) => \cycles_per_on_state_reg[19]_C_i_10_n_6\,
      O(0) => \cycles_per_on_state_reg[19]_C_i_10_n_7\,
      S(3) => \cycles_per_on_state[19]_C_i_11_n_0\,
      S(2) => \cycles_per_on_state[19]_C_i_12_n_0\,
      S(1) => \cycles_per_on_state[19]_C_i_13_n_0\,
      S(0) => \cycles_per_on_state[19]_C_i_14_n_0\
    );
\cycles_per_on_state_reg[19]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[19]_LDC_n_0\
    );
\cycles_per_on_state_reg[19]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(20),
      I1 => reset,
      O => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[19]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(20),
      O => \cycles_per_on_state_reg[19]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[19]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(20),
      PRE => \cycles_per_on_state_reg[19]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[19]_P_n_0\
    );
\cycles_per_on_state_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(2),
      Q => \cycles_per_on_state_reg[1]_C_n_0\
    );
\cycles_per_on_state_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[1]_LDC_n_0\
    );
\cycles_per_on_state_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(2),
      I1 => reset,
      O => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(2),
      O => \cycles_per_on_state_reg[1]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(2),
      PRE => \cycles_per_on_state_reg[1]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[1]_P_n_0\
    );
\cycles_per_on_state_reg[20]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(21),
      Q => \cycles_per_on_state_reg[20]_C_n_0\
    );
\cycles_per_on_state_reg[20]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[20]_LDC_n_0\
    );
\cycles_per_on_state_reg[20]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(21),
      I1 => reset,
      O => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[20]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(21),
      O => \cycles_per_on_state_reg[20]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[20]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(21),
      PRE => \cycles_per_on_state_reg[20]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[20]_P_n_0\
    );
\cycles_per_on_state_reg[21]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(22),
      Q => \cycles_per_on_state_reg[21]_C_n_0\
    );
\cycles_per_on_state_reg[21]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[21]_LDC_n_0\
    );
\cycles_per_on_state_reg[21]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(22),
      I1 => reset,
      O => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[21]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(22),
      O => \cycles_per_on_state_reg[21]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[21]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(22),
      PRE => \cycles_per_on_state_reg[21]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[21]_P_n_0\
    );
\cycles_per_on_state_reg[22]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(23),
      Q => \cycles_per_on_state_reg[22]_C_n_0\
    );
\cycles_per_on_state_reg[22]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[22]_LDC_n_0\
    );
\cycles_per_on_state_reg[22]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(23),
      I1 => reset,
      O => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[22]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(23),
      O => \cycles_per_on_state_reg[22]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[22]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(23),
      PRE => \cycles_per_on_state_reg[22]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[22]_P_n_0\
    );
\cycles_per_on_state_reg[23]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(24),
      Q => \cycles_per_on_state_reg[23]_C_n_0\
    );
\cycles_per_on_state_reg[23]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[19]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[23]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[23]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[23]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[23]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(24 downto 21),
      O(3 downto 0) => cycles_per_on_state10_out(24 downto 21),
      S(3) => \cycles_per_on_state[23]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[23]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[23]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[23]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[23]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[23]_LDC_n_0\
    );
\cycles_per_on_state_reg[23]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(24),
      I1 => reset,
      O => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[23]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(24),
      O => \cycles_per_on_state_reg[23]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[23]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(24),
      PRE => \cycles_per_on_state_reg[23]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[23]_P_n_0\
    );
\cycles_per_on_state_reg[24]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(25),
      Q => \cycles_per_on_state_reg[24]_C_n_0\
    );
\cycles_per_on_state_reg[24]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[24]_LDC_n_0\
    );
\cycles_per_on_state_reg[24]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(25),
      I1 => reset,
      O => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[24]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(25),
      O => \cycles_per_on_state_reg[24]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[24]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(25),
      PRE => \cycles_per_on_state_reg[24]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[24]_P_n_0\
    );
\cycles_per_on_state_reg[25]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(26),
      Q => \cycles_per_on_state_reg[25]_C_n_0\
    );
\cycles_per_on_state_reg[25]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[25]_LDC_n_0\
    );
\cycles_per_on_state_reg[25]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(26),
      I1 => reset,
      O => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[25]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(26),
      O => \cycles_per_on_state_reg[25]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[25]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(26),
      PRE => \cycles_per_on_state_reg[25]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[25]_P_n_0\
    );
\cycles_per_on_state_reg[26]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(27),
      Q => \cycles_per_on_state_reg[26]_C_n_0\
    );
\cycles_per_on_state_reg[26]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[26]_LDC_n_0\
    );
\cycles_per_on_state_reg[26]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(27),
      I1 => reset,
      O => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[26]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(27),
      O => \cycles_per_on_state_reg[26]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[26]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(27),
      PRE => \cycles_per_on_state_reg[26]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[26]_P_n_0\
    );
\cycles_per_on_state_reg[27]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(28),
      Q => \cycles_per_on_state_reg[27]_C_n_0\
    );
\cycles_per_on_state_reg[27]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[23]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[27]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[27]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[27]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[27]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(28 downto 25),
      O(3 downto 0) => cycles_per_on_state10_out(28 downto 25),
      S(3) => \cycles_per_on_state[27]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[27]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[27]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[27]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[27]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[27]_LDC_n_0\
    );
\cycles_per_on_state_reg[27]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(28),
      I1 => reset,
      O => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[27]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(28),
      O => \cycles_per_on_state_reg[27]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[27]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(28),
      PRE => \cycles_per_on_state_reg[27]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[27]_P_n_0\
    );
\cycles_per_on_state_reg[28]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(29),
      Q => \cycles_per_on_state_reg[28]_C_n_0\
    );
\cycles_per_on_state_reg[28]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[28]_LDC_n_0\
    );
\cycles_per_on_state_reg[28]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(29),
      I1 => reset,
      O => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[28]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(29),
      O => \cycles_per_on_state_reg[28]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[28]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(29),
      PRE => \cycles_per_on_state_reg[28]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[28]_P_n_0\
    );
\cycles_per_on_state_reg[29]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(30),
      Q => \cycles_per_on_state_reg[29]_C_n_0\
    );
\cycles_per_on_state_reg[29]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[29]_LDC_n_0\
    );
\cycles_per_on_state_reg[29]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(30),
      I1 => reset,
      O => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[29]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(30),
      O => \cycles_per_on_state_reg[29]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[29]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(30),
      PRE => \cycles_per_on_state_reg[29]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[29]_P_n_0\
    );
\cycles_per_on_state_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(3),
      Q => \cycles_per_on_state_reg[2]_C_n_0\
    );
\cycles_per_on_state_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[2]_LDC_n_0\
    );
\cycles_per_on_state_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(3),
      I1 => reset,
      O => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(3),
      O => \cycles_per_on_state_reg[2]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(3),
      PRE => \cycles_per_on_state_reg[2]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[2]_P_n_0\
    );
\cycles_per_on_state_reg[30]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(31),
      Q => \cycles_per_on_state_reg[30]_C_n_0\
    );
\cycles_per_on_state_reg[30]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[27]_C_i_1_n_0\,
      CO(3 downto 2) => \NLW_cycles_per_on_state_reg[30]_C_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cycles_per_on_state_reg[30]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[30]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cycles_per_on_state_reg[30]_C_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => cycles_per_on_state10_out(31 downto 29),
      S(3) => '0',
      S(2) => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      S(1) => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      S(0) => \cycles_per_on_state_reg[30]_C_i_2_n_7\
    );
\cycles_per_on_state_reg[30]_C_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[30]_C_i_3_n_0\,
      CO(3 downto 0) => \NLW_cycles_per_on_state_reg[30]_C_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cycles_per_on_state_reg[30]_C_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \cycles_per_on_state_reg[30]_C_i_2_n_7\,
      S(3 downto 0) => B"0001"
    );
\cycles_per_on_state_reg[30]_C_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[19]_C_i_10_n_0\,
      CO(3) => \cycles_per_on_state_reg[30]_C_i_3_n_0\,
      CO(2) => \cycles_per_on_state_reg[30]_C_i_3_n_1\,
      CO(1) => \cycles_per_on_state_reg[30]_C_i_3_n_2\,
      CO(0) => \cycles_per_on_state_reg[30]_C_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_on_state_reg[30]_C_i_3_n_4\,
      O(2) => \cycles_per_on_state_reg[30]_C_i_3_n_5\,
      O(1) => \cycles_per_on_state_reg[30]_C_i_3_n_6\,
      O(0) => \cycles_per_on_state_reg[30]_C_i_3_n_7\,
      S(3) => \cycles_per_on_state[30]_C_i_4_n_0\,
      S(2) => \cycles_per_on_state[30]_C_i_5_n_0\,
      S(1) => \cycles_per_on_state[30]_C_i_6_n_0\,
      S(0) => \cycles_per_on_state[30]_C_i_7_n_0\
    );
\cycles_per_on_state_reg[30]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[30]_LDC_n_0\
    );
\cycles_per_on_state_reg[30]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(31),
      I1 => reset,
      O => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[30]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(31),
      O => \cycles_per_on_state_reg[30]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[30]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(31),
      PRE => \cycles_per_on_state_reg[30]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[30]_P_n_0\
    );
\cycles_per_on_state_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(4),
      Q => \cycles_per_on_state_reg[3]_C_n_0\
    );
\cycles_per_on_state_reg[3]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_on_state_reg[3]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[3]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[3]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[3]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(4 downto 1),
      O(3 downto 0) => cycles_per_on_state10_out(4 downto 1),
      S(3) => \cycles_per_on_state[3]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[3]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[3]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[3]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[3]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cycles_per_on_state_reg[3]_C_i_10_n_0\,
      CO(2) => \cycles_per_on_state_reg[3]_C_i_10_n_1\,
      CO(1) => \cycles_per_on_state_reg[3]_C_i_10_n_2\,
      CO(0) => \cycles_per_on_state_reg[3]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cycles_per_on_state[3]_C_i_11_n_0\,
      DI(0) => '0',
      O(3) => \cycles_per_on_state_reg[3]_C_i_10_n_4\,
      O(2) => \cycles_per_on_state_reg[3]_C_i_10_n_5\,
      O(1) => \cycles_per_on_state_reg[3]_C_i_10_n_6\,
      O(0) => \NLW_cycles_per_on_state_reg[3]_C_i_10_O_UNCONNECTED\(0),
      S(3) => \cycles_per_on_state[3]_C_i_12_n_0\,
      S(2) => \cycles_per_on_state[3]_C_i_13_n_0\,
      S(1) => \cycles_per_on_state[3]_C_i_14_n_0\,
      S(0) => '0'
    );
\cycles_per_on_state_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[3]_LDC_n_0\
    );
\cycles_per_on_state_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(4),
      I1 => reset,
      O => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(4),
      O => \cycles_per_on_state_reg[3]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(4),
      PRE => \cycles_per_on_state_reg[3]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[3]_P_n_0\
    );
\cycles_per_on_state_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(5),
      Q => \cycles_per_on_state_reg[4]_C_n_0\
    );
\cycles_per_on_state_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[4]_LDC_n_0\
    );
\cycles_per_on_state_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(5),
      I1 => reset,
      O => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(5),
      O => \cycles_per_on_state_reg[4]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(5),
      PRE => \cycles_per_on_state_reg[4]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[4]_P_n_0\
    );
\cycles_per_on_state_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(6),
      Q => \cycles_per_on_state_reg[5]_C_n_0\
    );
\cycles_per_on_state_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[5]_LDC_n_0\
    );
\cycles_per_on_state_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(6),
      I1 => reset,
      O => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(6),
      O => \cycles_per_on_state_reg[5]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(6),
      PRE => \cycles_per_on_state_reg[5]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[5]_P_n_0\
    );
\cycles_per_on_state_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(7),
      Q => \cycles_per_on_state_reg[6]_C_n_0\
    );
\cycles_per_on_state_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[6]_LDC_n_0\
    );
\cycles_per_on_state_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(7),
      I1 => reset,
      O => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(7),
      O => \cycles_per_on_state_reg[6]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(7),
      PRE => \cycles_per_on_state_reg[6]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[6]_P_n_0\
    );
\cycles_per_on_state_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(8),
      Q => \cycles_per_on_state_reg[7]_C_n_0\
    );
\cycles_per_on_state_reg[7]_C_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[3]_C_i_1_n_0\,
      CO(3) => \cycles_per_on_state_reg[7]_C_i_1_n_0\,
      CO(2) => \cycles_per_on_state_reg[7]_C_i_1_n_1\,
      CO(1) => \cycles_per_on_state_reg[7]_C_i_1_n_2\,
      CO(0) => \cycles_per_on_state_reg[7]_C_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cycles_for_total_states(8 downto 5),
      O(3 downto 0) => cycles_per_on_state10_out(8 downto 5),
      S(3) => \cycles_per_on_state[7]_C_i_6_n_0\,
      S(2) => \cycles_per_on_state[7]_C_i_7_n_0\,
      S(1) => \cycles_per_on_state[7]_C_i_8_n_0\,
      S(0) => \cycles_per_on_state[7]_C_i_9_n_0\
    );
\cycles_per_on_state_reg[7]_C_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \cycles_per_on_state_reg[3]_C_i_10_n_0\,
      CO(3) => \cycles_per_on_state_reg[7]_C_i_10_n_0\,
      CO(2) => \cycles_per_on_state_reg[7]_C_i_10_n_1\,
      CO(1) => \cycles_per_on_state_reg[7]_C_i_10_n_2\,
      CO(0) => \cycles_per_on_state_reg[7]_C_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cycles_per_on_state_reg[7]_C_i_10_n_4\,
      O(2) => \cycles_per_on_state_reg[7]_C_i_10_n_5\,
      O(1) => \cycles_per_on_state_reg[7]_C_i_10_n_6\,
      O(0) => \cycles_per_on_state_reg[7]_C_i_10_n_7\,
      S(3) => \cycles_per_on_state[7]_C_i_11_n_0\,
      S(2) => \cycles_per_on_state[7]_C_i_12_n_0\,
      S(1) => \cycles_per_on_state[7]_C_i_13_n_0\,
      S(0) => \cycles_per_on_state[7]_C_i_14_n_0\
    );
\cycles_per_on_state_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[7]_LDC_n_0\
    );
\cycles_per_on_state_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(8),
      I1 => reset,
      O => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(8),
      O => \cycles_per_on_state_reg[7]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(8),
      PRE => \cycles_per_on_state_reg[7]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[7]_P_n_0\
    );
\cycles_per_on_state_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(9),
      Q => \cycles_per_on_state_reg[8]_C_n_0\
    );
\cycles_per_on_state_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[8]_LDC_n_0\
    );
\cycles_per_on_state_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(9),
      I1 => reset,
      O => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(9),
      O => \cycles_per_on_state_reg[8]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(9),
      PRE => \cycles_per_on_state_reg[8]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[8]_P_n_0\
    );
\cycles_per_on_state_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\,
      D => cycles_per_on_state10_out(10),
      Q => \cycles_per_on_state_reg[9]_C_n_0\
    );
\cycles_per_on_state_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \cycles_per_on_state_reg[9]_LDC_n_0\
    );
\cycles_per_on_state_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycles_per_on_state10_out(10),
      I1 => reset,
      O => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\
    );
\cycles_per_on_state_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => reset,
      I1 => cycles_per_on_state10_out(10),
      O => \cycles_per_on_state_reg[9]_LDC_i_2_n_0\
    );
\cycles_per_on_state_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => cycles_per_on_state10_out(10),
      PRE => \cycles_per_on_state_reg[9]_LDC_i_1_n_0\,
      Q => \cycles_per_on_state_reg[9]_P_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tau : in STD_LOGIC_VECTOR ( 31 downto 0 );
    state_freq : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lux_state_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_var_ultra_lux_0_0,var_ultra_lux,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "var_ultra_lux,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 450000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_var_ultra_lux
     port map (
      clk => clk,
      lux_state_out(1 downto 0) => lux_state_out(1 downto 0),
      reset => reset,
      state_freq(31 downto 0) => state_freq(31 downto 0),
      tau(29 downto 0) => tau(29 downto 0)
    );
end STRUCTURE;
