
# Messages from "go new"

# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v1' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.26 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
flow package option set /SCVerify/DISABLE_EMPTY_INPUTS true
/INPUTFILES/2
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/axi_test/src/axi_test.cpp (CIN-69)
flow package require /SCVerify
solution file add ./src/axI_test_tb.cpp -exclude true
flow package option set /SCVerify/ENABLE_STALL_TOGGLE true
/INPUTFILES/1
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'axi_add' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Setup options and flows
solution file add ./src/axi_test.cpp
x86_64
go compile

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'axi_add.v6': elapsed time 1.08 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v6/CDesignChecker/design_checker.sh'
INOUT port 'run' is only used as an input. (OPT-10)
Optimizing block '/axi_add' ... (CIN-4)
INOUT port 'complete' is only used as an output. (OPT-11)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Generating synthesis internal form... (CIN-3)
INOUT port 'a' is only used as an input. (OPT-10)
# Info: Starting transformation 'compile' on solution 'axi_add.v6' (SOL-8)
Synthesizing routine 'axi_add' (CIN-13)
Found top design routine 'axi_add' specified by directive (CIN-52)
Inlining routine 'operator+<32, false>' (CIN-14)
Loop '/axi_add/core/ADD_LOOP' iterated at most 16 times. (LOOP-2)
Inlining routine 'axi_add' (CIN-14)
Design 'axi_add' was read (SOL-1)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'axi_add.v7': elapsed time 0.25 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v7/CDesignChecker/design_checker.sh'
solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'axi_add.v7' (SOL-8)
go extract
# Info: Branching solution 'axi_add.v7' at state 'compile' (PRJ-2)
solution library add ccs_sample_mem
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'axi_add.v6': elapsed time 0.44 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
solution library add ccs_sample_mem
solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
# Info: Starting transformation 'libraries' on solution 'axi_add.v6' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 17, Real ops = 3, Vars = 9 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'axi_add.v7': elapsed time 0.06 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'axi_add.v7' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 21, Real ops = 3, Vars = 11 (SOL-21)
# Info: Completed transformation 'loops' on solution 'axi_add.v7': elapsed time 0.03 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Loop '/axi_add/core/ADD_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'axi_add.v7' (SOL-8)
Loop '/axi_add/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 117, Real ops = 3, Vars = 76 (SOL-21)
# Info: Completed transformation 'memories' on solution 'axi_add.v7': elapsed time 0.29 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
I/O-Port Resource '/axi_add/a:rsc' (from var: a) mapped to 'ccs_ioport.ccs_in' (size: 512). (MEM-2)
# Info: Starting transformation 'memories' on solution 'axi_add.v7' (SOL-8)
I/O-Port Resource '/axi_add/b:rsc' (from var: b) mapped to 'ccs_ioport.ccs_out' (size: 512). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 117, Real ops = 3, Vars = 76 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'axi_add.v7': elapsed time 0.04 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'axi_add.v7' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 494, Real ops = 99, Vars = 189 (SOL-21)
# Info: Completed transformation 'architect' on solution 'axi_add.v7': elapsed time 0.20 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'axi_add.v7' (SOL-8)
Design 'axi_add' contains '99' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 494, Real ops = 99, Vars = 189 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'axi_add.v7': elapsed time 0.46 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Final schedule of SEQUENTIAL '/axi_add/core': Latency = 31, Area (Datapath, Register, Total) = 1628.75, 6566.25, 8195.00 (CRAAS-12)
Prescheduled LOOP '/axi_add/core/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/axi_add/core/ADD_LOOP' (2 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/axi_add/core' (total length 36 c-steps) (SCHD-8)
Prescheduled LOOP '/axi_add/core/core:rlp' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/axi_add/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'axi_add.v7' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/axi_add/core': Latency = 31, Area (Datapath, Register, Total) = 2036.97, 6566.25, 8603.22 (CRAAS-11)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 721, Real ops = 124, Vars = 301 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'axi_add.v7': elapsed time 2.31 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Report written to file 'cycle.rpt'
Global signal 'complete:rsc.vld' added to design 'axi_add' for component 'complete:rsci' (LIB-3)
Global signal 'b:rsc.dat' added to design 'axi_add' for component 'b:rsci' (LIB-3)
Global signal 'a:rsc.triosy.lz' added to design 'axi_add' for component 'a:rsc.triosy:obj' (LIB-3)
Global signal 'complete:rsc.rdy' added to design 'axi_add' for component 'complete:rsci' (LIB-3)
Global signal 'b:rsc.triosy.lz' added to design 'axi_add' for component 'b:rsc.triosy:obj' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'run:rsc.rdy' added to design 'axi_add' for component 'run:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'a:rsc' (SCHD-46)
Global signal 'a:rsc.dat' added to design 'axi_add' for component 'a:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'axi_add.v7' (SOL-8)
Global signal 'run:rsc.vld' added to design 'axi_add' for component 'run:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/axi_add/core' (CRAAS-1)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 556, Real ops = 288, Vars = 242 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'axi_add.v7': elapsed time 1.05 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Creating shared register 'b:rsc.@#1(193:192).lpi#1.dfm' for variables 'b:rsc.@#1(193:192).lpi#1.dfm, b:rsc.@#1(193:192).lpi#2, b:rsc.@#1(193:192).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(191:162).lpi#1.dfm' for variables 'b:rsc.@#1(191:162).lpi#1.dfm, b:rsc.@#1(191:162).lpi#2, b:rsc.@#1(191:162).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(161:160).lpi#1.dfm' for variables 'b:rsc.@#1(161:160).lpi#1.dfm, b:rsc.@#1(161:160).lpi#2, b:rsc.@#1(161:160).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(159:130).lpi#1.dfm' for variables 'b:rsc.@#1(159:130).lpi#1.dfm, b:rsc.@#1(159:130).lpi#2, b:rsc.@#1(159:130).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(225:224).lpi#1.dfm' for variables 'b:rsc.@#1(225:224).lpi#1.dfm, b:rsc.@#1(225:224).lpi#2, b:rsc.@#1(225:224).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(255:226).lpi#1.dfm' for variables 'b:rsc.@#1(255:226).lpi#1.dfm, b:rsc.@#1(255:226).lpi#2, b:rsc.@#1(255:226).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(1:0).lpi#1.dfm' for variables 'b:rsc.@#1(1:0).lpi#1.dfm, b:rsc.@#1(1:0).lpi#2, b:rsc.@#1(1:0).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(223:194).lpi#1.dfm' for variables 'b:rsc.@#1(223:194).lpi#1.dfm, b:rsc.@#1(223:194).lpi#2, b:rsc.@#1(223:194).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(63:34).lpi#1.dfm' for variables 'b:rsc.@#1(63:34).lpi#1.dfm, b:rsc.@#1(63:34).lpi#2, b:rsc.@#1(63:34).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(511:482).lpi#1.dfm' for variables 'b:rsc.@#1(511:482).lpi#1.dfm, b:rsc.@#1(511:482).lpi#2, b:rsc.@#1(511:482).sva' (2 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'axi_add.v7' (SOL-8)
Creating shared register 'b:rsc.@#1(129:128).lpi#1.dfm' for variables 'b:rsc.@#1(129:128).lpi#1.dfm, b:rsc.@#1(129:128).lpi#2, b:rsc.@#1(129:128).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(127:98).lpi#1.dfm' for variables 'b:rsc.@#1(127:98).lpi#1.dfm, b:rsc.@#1(127:98).lpi#2, b:rsc.@#1(127:98).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(95:66).lpi#1.dfm' for variables 'b:rsc.@#1(95:66).lpi#1.dfm, b:rsc.@#1(95:66).lpi#2, b:rsc.@#1(95:66).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(385:384).lpi#1.dfm' for variables 'b:rsc.@#1(385:384).lpi#1.dfm, b:rsc.@#1(385:384).lpi#2, b:rsc.@#1(385:384).sva' (2 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'b:rsc.@#1(353:352).lpi#1.dfm' for variables 'b:rsc.@#1(353:352).lpi#1.dfm, b:rsc.@#1(353:352).lpi#2, b:rsc.@#1(353:352).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(415:386).lpi#1.dfm' for variables 'b:rsc.@#1(415:386).lpi#1.dfm, b:rsc.@#1(415:386).lpi#2, b:rsc.@#1(415:386).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(449:448).lpi#1.dfm' for variables 'b:rsc.@#1(449:448).lpi#1.dfm, b:rsc.@#1(449:448).lpi#2, b:rsc.@#1(449:448).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(383:354).lpi#1.dfm' for variables 'b:rsc.@#1(383:354).lpi#1.dfm, b:rsc.@#1(383:354).lpi#2, b:rsc.@#1(383:354).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(417:416).lpi#1.dfm' for variables 'b:rsc.@#1(417:416).lpi#1.dfm, b:rsc.@#1(417:416).lpi#2, b:rsc.@#1(417:416).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(479:450).lpi#1.dfm' for variables 'b:rsc.@#1(479:450).lpi#1.dfm, b:rsc.@#1(479:450).lpi#2, b:rsc.@#1(479:450).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(289:288).lpi#1.dfm' for variables 'b:rsc.@#1(289:288).lpi#1.dfm, b:rsc.@#1(289:288).lpi#2, b:rsc.@#1(289:288).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(447:418).lpi#1.dfm' for variables 'b:rsc.@#1(447:418).lpi#1.dfm, b:rsc.@#1(447:418).lpi#2, b:rsc.@#1(447:418).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(257:256).lpi#1.dfm' for variables 'b:rsc.@#1(257:256).lpi#1.dfm, b:rsc.@#1(257:256).lpi#2, b:rsc.@#1(257:256).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(319:290).lpi#1.dfm' for variables 'b:rsc.@#1(319:290).lpi#1.dfm, b:rsc.@#1(319:290).lpi#2, b:rsc.@#1(319:290).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(33:32).lpi#1.dfm' for variables 'b:rsc.@#1(33:32).lpi#1.dfm, b:rsc.@#1(33:32).lpi#2, b:rsc.@#1(33:32).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(287:258).lpi#1.dfm' for variables 'b:rsc.@#1(287:258).lpi#1.dfm, b:rsc.@#1(287:258).lpi#2, b:rsc.@#1(287:258).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(321:320).lpi#1.dfm' for variables 'b:rsc.@#1(321:320).lpi#1.dfm, b:rsc.@#1(321:320).lpi#2, b:rsc.@#1(321:320).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(351:322).lpi#1.dfm' for variables 'b:rsc.@#1(351:322).lpi#1.dfm, b:rsc.@#1(351:322).lpi#2, b:rsc.@#1(351:322).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(31:2).lpi#1.dfm' for variables 'b:rsc.@#1(31:2).lpi#1.dfm, b:rsc.@#1(31:2).lpi#2, b:rsc.@#1(31:2).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(65:64).lpi#1.dfm' for variables 'b:rsc.@#1(65:64).lpi#1.dfm, b:rsc.@#1(65:64).lpi#2, b:rsc.@#1(65:64).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(481:480).lpi#1.dfm' for variables 'b:rsc.@#1(481:480).lpi#1.dfm, b:rsc.@#1(481:480).lpi#2, b:rsc.@#1(481:480).sva' (2 registers deleted). (FSM-3)
Creating shared register 'b:rsc.@#1(97:96).lpi#1.dfm' for variables 'b:rsc.@#1(97:96).lpi#1.dfm, b:rsc.@#1(97:96).lpi#2, b:rsc.@#1(97:96).sva' (2 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 505, Real ops = 255, Vars = 495 (SOL-21)
# Info: Completed transformation 'instance' on solution 'axi_add.v7': elapsed time 1.14 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'axi_add.v7' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 505, Real ops = 255, Vars = 224 (SOL-21)
# Info: Completed transformation 'extract' on solution 'axi_add.v7': elapsed time 4.26 seconds, memory usage 1585144kB, peak memory usage 1585144kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
order file name is: rtl.vhdl_order.txt
Generating SCVerify testbench files
generate concat
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v7/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v7/concat_rtl.vhdl
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v7/concat_sim_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Netlist written to file 'rtl.vhdl' (NET-4)
# Info: Starting transformation 'extract' on solution 'axi_add.v7' (SOL-8)
Generating scverify_top.cpp ()
Report written to file 'rtl.rpt'
Netlist written to file 'rtl.v' (NET-4)
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_add.v7/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
