Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Nov 15 20:29:54 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  162         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (848)
5. checking no_input_delay (1)
6. checking no_output_delay (158)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 162 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (848)
--------------------------------------------------
 There are 848 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (158)
---------------------------------
 There are 158 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1006          inf        0.000                      0                 1006           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1006 Endpoints
Min Delay          1006 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.888ns  (logic 3.689ns (24.781%)  route 11.199ns (75.219%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.750     9.591    dmem/RAM_reg_0_63_17_17/A5
    SLICE_X2Y51          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.097     9.688 r  dmem/RAM_reg_0_63_17_17/SP/O
                         net (fo=3, routed)           2.919    12.607    readdata_OBUF[17]
    C1                   OBUF (Prop_obuf_I_O)         2.281    14.888 r  readdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.888    readdata[17]
    C1                                                                r  readdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.713ns  (logic 3.660ns (24.878%)  route 11.053ns (75.122%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.647     9.488    dmem/RAM_reg_0_63_16_16/A5
    SLICE_X2Y52          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.090     9.578 r  dmem/RAM_reg_0_63_16_16/SP/O
                         net (fo=3, routed)           2.876    12.454    readdata_OBUF[16]
    H1                   OBUF (Prop_obuf_I_O)         2.259    14.713 r  readdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.713    readdata[16]
    H1                                                                r  readdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.625ns  (logic 3.513ns (24.018%)  route 11.112ns (75.982%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     6.842 r  mips/dp/alu/result0_carry__0/O[2]
                         net (fo=2, routed)           0.712     7.554    mips/dp/pcreg/data0[6]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.230     7.784 r  mips/dp/pcreg/dataadr_OBUF[6]_inst_i_1/O
                         net (fo=33, routed)          1.367     9.151    dmem/RAM_reg_0_63_25_25/A4
    SLICE_X2Y56          RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.009     9.142 r  dmem/RAM_reg_0_63_25_25/SP/O
                         net (fo=3, routed)           3.224    12.365    readdata_OBUF[25]
    D3                   OBUF (Prop_obuf_I_O)         2.260    14.625 r  readdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.625    readdata[25]
    D3                                                                r  readdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.599ns  (logic 3.662ns (25.087%)  route 10.937ns (74.913%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.647     9.488    dmem/RAM_reg_0_63_14_14/A5
    SLICE_X2Y52          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.093     9.581 r  dmem/RAM_reg_0_63_14_14/SP/O
                         net (fo=3, routed)           2.759    12.341    readdata_OBUF[14]
    F1                   OBUF (Prop_obuf_I_O)         2.258    14.599 r  readdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.599    readdata[14]
    F1                                                                r  readdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.540ns  (logic 3.669ns (25.234%)  route 10.871ns (74.766%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.647     9.488    dmem/RAM_reg_0_63_13_13/A5
    SLICE_X2Y52          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.097     9.585 r  dmem/RAM_reg_0_63_13_13/SP/O
                         net (fo=3, routed)           2.694    12.279    readdata_OBUF[13]
    E1                   OBUF (Prop_obuf_I_O)         2.261    14.540 r  readdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.540    readdata[13]
    E1                                                                r  readdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.519ns  (logic 3.520ns (24.243%)  route 10.999ns (75.757%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     6.842 r  mips/dp/alu/result0_carry__0/O[2]
                         net (fo=2, routed)           0.712     7.554    mips/dp/pcreg/data0[6]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.230     7.784 r  mips/dp/pcreg/dataadr_OBUF[6]_inst_i_1/O
                         net (fo=33, routed)          1.367     9.151    dmem/RAM_reg_0_63_26_26/A4
    SLICE_X2Y56          RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.002     9.149 r  dmem/RAM_reg_0_63_26_26/SP/O
                         net (fo=3, routed)           3.111    12.259    readdata_OBUF[26]
    E3                   OBUF (Prop_obuf_I_O)         2.260    14.519 r  readdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.519    readdata[26]
    E3                                                                r  readdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.510ns  (logic 3.332ns (22.966%)  route 11.177ns (77.034%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.750     9.591    dmem/RAM_reg_0_63_18_18/A5
    SLICE_X2Y51          RAMS64E (Prop_rams64e_ADR5_O)
                                                     -0.263     9.327 r  dmem/RAM_reg_0_63_18_18/SP/O
                         net (fo=3, routed)           2.898    12.225    readdata_OBUF[18]
    C2                   OBUF (Prop_obuf_I_O)         2.285    14.510 r  readdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.510    readdata[18]
    C2                                                                r  readdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.486ns  (logic 3.657ns (25.246%)  route 10.829ns (74.754%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.647     9.488    dmem/RAM_reg_0_63_15_15/A5
    SLICE_X2Y52          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.090     9.578 r  dmem/RAM_reg_0_63_15_15/SP/O
                         net (fo=3, routed)           2.652    12.230    readdata_OBUF[15]
    G1                   OBUF (Prop_obuf_I_O)         2.256    14.486 r  readdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.486    readdata[15]
    G1                                                                r  readdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.477ns  (logic 3.636ns (25.117%)  route 10.841ns (74.883%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     6.842 r  mips/dp/alu/result0_carry__0/O[2]
                         net (fo=2, routed)           0.712     7.554    mips/dp/pcreg/data0[6]
    SLICE_X8Y52          LUT5 (Prop_lut5_I2_O)        0.230     7.784 r  mips/dp/pcreg/dataadr_OBUF[6]_inst_i_1/O
                         net (fo=33, routed)          1.253     9.036    dmem/RAM_reg_0_63_30_30/A4
    SLICE_X2Y55          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.093     9.129 r  dmem/RAM_reg_0_63_30_30/SP/O
                         net (fo=3, routed)           3.067    12.196    readdata_OBUF[30]
    B3                   OBUF (Prop_obuf_I_O)         2.281    14.477 r  readdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.477    readdata[30]
    B3                                                                r  readdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            readdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.462ns  (logic 3.643ns (25.189%)  route 10.819ns (74.811%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]_rep/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.313     0.313 f  mips/dp/pcreg/q_reg[5]_rep/Q
                         net (fo=186, routed)         4.496     4.809    mips/dp/pcreg/q_reg[5]_rep_n_0
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.215     5.024 r  mips/dp/pcreg/result0_carry__0_i_12/O
                         net (fo=3, routed)           1.314     6.338    mips/dp/pcreg/result0_carry__0_i_12_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.097     6.435 r  mips/dp/pcreg/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.435    mips/dp/alu/dataadr_OBUF[4]_inst_i_1[0]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     6.887 r  mips/dp/alu/result0_carry__0/O[3]
                         net (fo=2, routed)           0.720     7.607    mips/dp/pcreg/data0[7]
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.234     7.841 r  mips/dp/pcreg/dataadr_OBUF[7]_inst_i_1/O
                         net (fo=33, routed)          1.750     9.591    dmem/RAM_reg_0_63_1_1/A5
    SLICE_X2Y51          RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.090     9.681 r  dmem/RAM_reg_0_63_1_1/SP/O
                         net (fo=3, routed)           2.540    12.220    readdata_OBUF[1]
    H5                   OBUF (Prop_obuf_I_O)         2.242    14.462 r  readdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.462    readdata[1]
    H5                                                                r  readdata[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/pcreg/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.761%)  route 0.173ns (48.239%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[0]/C
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    mips/dp/pcreg/Q[0]
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.045     0.359 r  mips/dp/pcreg/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    mips/dp/pcreg/q[0]_i_1_n_0
    SLICE_X0Y46          FDCE                                         r  mips/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/pcreg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.196%)  route 0.185ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=17, routed)          0.185     0.326    mips/dp/pcreg/Q[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.371    mips/dp/pcreg/q[5]_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem/RAM_reg_0_63_17_17/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.473%)  route 0.354ns (65.527%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[3]_rep/C
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[3]_rep/Q
                         net (fo=96, routed)          0.165     0.306    mips/dp/pcreg/q_reg[3]_rep_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.045     0.351 r  mips/dp/pcreg/writedata_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           0.189     0.540    dmem/RAM_reg_0_63_17_17/D
    SLICE_X2Y51          RAMS64E                                      r  dmem/RAM_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem/RAM_reg_0_63_16_16/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.319%)  route 0.408ns (68.681%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[3]_rep/C
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[3]_rep/Q
                         net (fo=96, routed)          0.234     0.375    mips/dp/pcreg/q_reg[3]_rep_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.420 r  mips/dp/pcreg/writedata_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.174     0.594    dmem/RAM_reg_0_63_16_16/D
    SLICE_X2Y52          RAMS64E                                      r  dmem/RAM_reg_0_63_16_16/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            dmem/RAM_reg_0_63_0_0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.186ns (31.312%)  route 0.408ns (68.688%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[3]_rep/C
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[3]_rep/Q
                         net (fo=96, routed)          0.159     0.300    mips/dp/pcreg/q_reg[3]_rep_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.345 r  mips/dp/pcreg/writedata_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.249     0.594    dmem/RAM_reg_0_63_0_0/D
    SLICE_X2Y57          RAMS64E                                      r  dmem/RAM_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/pcreg/q_reg[5]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.186ns (30.420%)  route 0.425ns (69.580%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[5]/C
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=17, routed)          0.239     0.380    mips/dp/pcreg/Q[5]
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  mips/dp/pcreg/q[5]_rep_i_1/O
                         net (fo=1, routed)           0.187     0.611    mips/dp/pcreg/q[5]_rep_i_1_n_0
    SLICE_X4Y48          FDCE                                         r  mips/dp/pcreg/q_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/pcreg/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.231ns (36.651%)  route 0.399ns (63.349%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[2]_rep/C
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=187, routed)         0.145     0.286    mips/dp/pcreg/q_reg[2]_rep_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.045     0.331 f  mips/dp/pcreg/q[31]_i_3/O
                         net (fo=36, routed)          0.255     0.585    mips/dp/pcreg/q[31]_i_3_n_0
    SLICE_X2Y48          LUT4 (Prop_lut4_I0_O)        0.045     0.630 r  mips/dp/pcreg/q[7]_i_1/O
                         net (fo=1, routed)           0.000     0.630    mips/dp/pcreg/q[7]_i_1_n_0
    SLICE_X2Y48          FDCE                                         r  mips/dp/pcreg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/RAM_reg_0_63_16_16/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            mips/dp/pcreg/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.431ns (68.026%)  route 0.203ns (31.974%))
  Logic Levels:           2  (LUT4=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          RAMS64E                      0.000     0.000 r  dmem/RAM_reg_0_63_16_16/SP/CLK
    SLICE_X2Y52          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  dmem/RAM_reg_0_63_16_16/SP/O
                         net (fo=3, routed)           0.203     0.589    mips/dp/pcreg/rd[16]
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.045     0.634 r  mips/dp/pcreg/q[16]_i_1/O
                         net (fo=1, routed)           0.000     0.634    mips/dp/pcreg/q[16]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  mips/dp/pcreg/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/pcreg/q_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/pcreg/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.634ns  (logic 0.231ns (36.420%)  route 0.403ns (63.580%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE                         0.000     0.000 r  mips/dp/pcreg/q_reg[2]_rep/C
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/pcreg/q_reg[2]_rep/Q
                         net (fo=187, routed)         0.145     0.286    mips/dp/pcreg/q_reg[2]_rep_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I4_O)        0.045     0.331 f  mips/dp/pcreg/q[31]_i_3/O
                         net (fo=36, routed)          0.259     0.589    mips/dp/pcreg/q[31]_i_3_n_0
    SLICE_X2Y48          LUT4 (Prop_lut4_I0_O)        0.045     0.634 r  mips/dp/pcreg/q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.634    mips/dp/pcreg/q[8]_i_1_n_0
    SLICE_X2Y48          FDCE                                         r  mips/dp/pcreg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmem/RAM_reg_0_63_15_15/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            mips/dp/pcreg/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.433ns (67.627%)  route 0.207ns (32.373%))
  Logic Levels:           2  (LUT4=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          RAMS64E                      0.000     0.000 r  dmem/RAM_reg_0_63_15_15/SP/CLK
    SLICE_X2Y52          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     0.388 r  dmem/RAM_reg_0_63_15_15/SP/O
                         net (fo=3, routed)           0.207     0.595    mips/dp/pcreg/rd[15]
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.045     0.640 r  mips/dp/pcreg/q[15]_i_1/O
                         net (fo=1, routed)           0.000     0.640    mips/dp/pcreg/q[15]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  mips/dp/pcreg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------





