$date
	Fri Sep 04 23:55:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 4 % D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 & Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
x$
1#
b0 "
b0 !
$end
#1
b1 "
b1 %
0#
#2
b1010 !
b1010 &
b1010 "
b1010 %
1#
#3
b1011 "
b1011 %
0#
#4
b100 !
b100 &
b100 "
b100 %
1#
#5
b101 "
b101 %
0#
#6
b1110 !
b1110 &
b1110 "
b1110 %
1#
#7
b1111 "
b1111 %
0#
#8
b1111 !
b1111 &
1#
#9
0#
