#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr  1 09:24:22 2023
# Process ID: 16556
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/AMDPrj/threshold.runs/synth_1
# Command line: vivado.exe -log threshold.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source threshold.tcl
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/AMDPrj/threshold.runs/synth_1/threshold.vds
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/AMDPrj/threshold.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source threshold.tcl -notrace
Command: synth_design -top threshold -part xc7z020clg400-1 -no_iobuf
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 512 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.984 ; gain = 160.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'threshold' [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/model/threshold.v:59]
	Parameter idle bound to: 2'b00 
	Parameter chkBRAM_Byte_GT_thresholdValue bound to: 2'b01 
	Parameter wr_threshVec_to_reg32x32 bound to: 2'b10 
	Parameter write_status_to_reg4x32_CSRA0 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/model/threshold.v:181]
WARNING: [Synth 8-567] referenced signal 'NSXAdd' should be on the sensitivity list [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/model/threshold.v:170]
WARNING: [Synth 8-567] referenced signal 'NSYAdd' should be on the sensitivity list [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/model/threshold.v:170]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (1#1) [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/model/threshold.v:59]
WARNING: [Synth 8-3917] design threshold has port functBus[95] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[94] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[93] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[92] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[91] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[90] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[89] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[88] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[87] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[86] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[85] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[84] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[83] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[82] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[81] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[80] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[79] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[78] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[77] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[76] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[75] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[74] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[73] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[72] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[71] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[70] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[69] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[68] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[67] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[66] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[65] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[64] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[63] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[62] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[61] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[60] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[59] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[58] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[57] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[56] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[55] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[54] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[53] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[52] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[51] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[50] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[49] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[48] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[47] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[46] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[45] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[44] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[43] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[42] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[41] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[40] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[39] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[38] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[37] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[36] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[35] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[34] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[33] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[32] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[31] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[30] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[29] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[28] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[27] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[26] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[25] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[24] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[23] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[22] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[21] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[20] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[19] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[18] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[17] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[16] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[15] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[14] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[13] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[12] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[11] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[10] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[9] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[8] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[7] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[6] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[5] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[4] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[3] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[2] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[1] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[0] driven by constant 0
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[127]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[126]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[125]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[124]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[123]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[122]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[121]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[120]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[119]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[118]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[117]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[116]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[115]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[114]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[113]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[112]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[111]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[110]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[109]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[108]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[107]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[106]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[105]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[104]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[103]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[102]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[101]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[100]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[99]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[98]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[97]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[96]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[95]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[94]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[93]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[92]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[91]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[90]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[89]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[88]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[87]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[86]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[85]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[84]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[83]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[82]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[81]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[80]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[79]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[78]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[77]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[76]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[75]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[74]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[73]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[72]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[71]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[70]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[69]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[68]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[67]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[66]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[65]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[64]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[63]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[62]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[61]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[60]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[59]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[58]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[57]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[56]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[55]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[54]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[53]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[52]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[51]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[50]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[49]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[48]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[47]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[46]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[45]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[44]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[43]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[42]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[41]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[40]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[39]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[38]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[37]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[36]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[35]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[34]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[33]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[32]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[1]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRA_128[0]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRB_128[127]
WARNING: [Synth 8-3331] design threshold has unconnected port reg4x32_CSRB_128[126]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 518.105 ; gain = 223.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 518.105 ; gain = 223.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 518.105 ; gain = 223.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'threshold'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
chkBRAM_Byte_GT_thresholdValue |                               01 |                               01
wr_threshVec_to_reg32x32 |                               10 |                               10
write_status_to_reg4x32_CSRA0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'threshold'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 518.105 ; gain = 223.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module threshold 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design threshold has port add[7] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[95] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[94] driven by constant 0
WARNING: [Synth 8-3917] design threshold has port functBus[93] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 706.832 ; gain = 412.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 711.586 ; gain = 417.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 711.586 ; gain = 417.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     6|
|4     |LUT3   |    11|
|5     |LUT4   |    41|
|6     |LUT5   |     7|
|7     |LUT6   |   119|
|8     |MUXF7  |     8|
|9     |FDCE   |    44|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   238|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 647 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 711.594 ; gain = 417.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 805.316 ; gain = 511.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/seq_FSM/threshold/verilog/AMDPrj/threshold.runs/synth_1/threshold.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file threshold_utilization_synth.rpt -pb threshold_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 09:24:38 2023...
