[2025-05-31, 21:43:54.644178] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 21:43:54.646083] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 21:43:54.646456] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 21:43:55.115978] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-05-31, 21:43:55.132876] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/unique_selector_counter/ufde/unique_selector_counter_cons.xml" ...
[2025-05-31, 21:43:55.133101] place: INFO : Effort Level  : 10
[2025-05-31, 21:43:55.133128] place: INFO : Mode          : Timing Driven
[2025-05-31, 21:43:55.133146] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 21:43:55.177358] place: INFO : Design        : "top", resource statistic:
[2025-05-31, 21:43:55.177398] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 21:43:55.177421] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 21:43:55.177439] place: INFO :   * Amount of IOB: 8
[2025-05-31, 21:43:55.177457] place: INFO :   * Amount of SLICE: 61
[2025-05-31, 21:43:55.177475] place: INFO :   * Amount of Net: 130
[2025-05-31, 21:43:55.177491] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 21:43:55.177517] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 21:43:55.177539] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 21:43:55.177557] place: INFO :   * Proportion of IOB: 5.63%
[2025-05-31, 21:43:55.177580] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-05-31, 21:43:55.179459] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 21:43:55.228789] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 21:43:55.238110] place: INFO :   * Initial cost = 1
[2025-05-31, 21:43:55.238204] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 21:43:55.240337] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 21:43:55.323897] place: INFO :   * Final cost = 1
[2025-05-31, 21:43:55.324181] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 21:43:55.334721] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 21:56:36.440213] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 21:56:36.444477] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 21:56:36.444803] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 21:56:36.912729] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-05-31, 21:56:36.929313] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/unique_selector_counter/ufde/unique_selector_counter_cons.xml" ...
[2025-05-31, 21:56:36.929897] place: INFO : Effort Level  : 10
[2025-05-31, 21:56:36.929929] place: INFO : Mode          : Timing Driven
[2025-05-31, 21:56:36.929950] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 21:56:36.973927] place: INFO : Design        : "top", resource statistic:
[2025-05-31, 21:56:36.973987] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 21:56:36.974010] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 21:56:36.974029] place: INFO :   * Amount of IOB: 8
[2025-05-31, 21:56:36.974046] place: INFO :   * Amount of SLICE: 61
[2025-05-31, 21:56:36.974064] place: INFO :   * Amount of Net: 130
[2025-05-31, 21:56:36.974080] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 21:56:36.974103] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 21:56:36.974127] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 21:56:36.974145] place: INFO :   * Proportion of IOB: 5.63%
[2025-05-31, 21:56:36.974165] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-05-31, 21:56:36.974517] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 21:56:37.018426] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 21:56:37.030068] place: INFO :   * Initial cost = 1
[2025-05-31, 21:56:37.030104] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 21:56:37.032161] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 21:56:37.114422] place: INFO :   * Final cost = 1
[2025-05-31, 21:56:37.114637] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 21:56:37.122914] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-05-31, 22:03:49.924838] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-05-31, 22:03:49.925690] place: INFO : Progress    0%: parsing commands ...
[2025-05-31, 22:03:49.926058] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-05-31, 22:03:50.394726] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-05-31, 22:03:50.408289] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/unique_selector_counter/ufde/unique_selector_counter_cons.xml" ...
[2025-05-31, 22:03:50.409071] place: INFO : Effort Level  : 10
[2025-05-31, 22:03:50.409118] place: INFO : Mode          : Timing Driven
[2025-05-31, 22:03:50.409139] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-05-31, 22:03:50.453041] place: INFO : Design        : "top", resource statistic:
[2025-05-31, 22:03:50.453127] place: INFO :   * Amount of GCLK: 1
[2025-05-31, 22:03:50.453150] place: INFO :   * Amount of GCLKIOB: 1
[2025-05-31, 22:03:50.453168] place: INFO :   * Amount of IOB: 8
[2025-05-31, 22:03:50.453183] place: INFO :   * Amount of SLICE: 55
[2025-05-31, 22:03:50.453202] place: INFO :   * Amount of Net: 118
[2025-05-31, 22:03:50.453219] place: INFO : Device        : "fdp3000k", resource usage:
[2025-05-31, 22:03:50.453240] place: INFO :   * Proportion of GCLK: 25.00%
[2025-05-31, 22:03:50.453257] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-05-31, 22:03:50.453273] place: INFO :   * Proportion of IOB: 5.63%
[2025-05-31, 22:03:50.453290] place: INFO :   * Proportion of SLICE(LUT0): 1.79%
[2025-05-31, 22:03:50.453679] place: INFO : Progress   50%: build FPGA architecture ...
[2025-05-31, 22:03:50.504214] place: INFO : Progress   60%: begin to initially place ...
[2025-05-31, 22:03:50.513107] place: INFO :   * Initial cost = 1
[2025-05-31, 22:03:50.513165] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-05-31, 22:03:50.515093] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-05-31, 22:03:50.589114] place: INFO :   * Final cost = 1
[2025-05-31, 22:03:50.589376] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-05-31, 22:03:50.597349] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-06-01, 00:20:05.298323] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 00:20:05.299829] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 00:20:05.299829] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-01, 00:20:05.403346] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-01, 00:20:05.404851] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-01, 00:20:05.404851] place: INFO : Effort Level  : 10
[2025-06-01, 00:20:05.404851] place: INFO : Mode          : Timing Driven
[2025-06-01, 00:20:05.404851] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-01, 00:20:05.418394] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 00:20:05.418394] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 00:20:05.418394] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 00:20:05.418394] place: INFO :   * Amount of IOB: 8
[2025-06-01, 00:20:05.418394] place: INFO :   * Amount of SLICE: 47
[2025-06-01, 00:20:05.418394] place: INFO :   * Amount of Net: 102
[2025-06-01, 00:20:05.418394] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 00:20:05.418394] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 00:20:05.418394] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 00:20:05.418394] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 00:20:05.418394] place: INFO :   * Proportion of SLICE(LUT0): 1.53%
[2025-06-01, 00:20:05.419397] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 00:20:05.440998] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 00:20:05.442348] place: INFO :   * Initial cost = 1
[2025-06-01, 00:20:05.442348] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 00:20:05.443003] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 00:20:05.447015] place: INFO :   * Final cost = 1
[2025-06-01, 00:20:05.447015] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 00:20:05.452028] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-01, 15:19:04.657544] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-01, 15:19:04.659153] place: INFO : Progress    0%: parsing commands ...
[2025-06-01, 15:19:04.659577] place: INFO : Progress   10%: loading arch library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_arch.xml" ...
[2025-06-01, 15:19:05.026564] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-01, 15:19:05.041069] place: INFO : Progress   30%: loading constraint "/Volumes/Jimmy1/FUDAN/s6/workspace/asic/project/experiments/unique_selector_counter/ufde/unique_selector_counter_cons.xml" ...
[2025-06-01, 15:19:05.041200] place: INFO : Effort Level  : 10
[2025-06-01, 15:19:05.041220] place: INFO : Mode          : Timing Driven
[2025-06-01, 15:19:05.041233] place: INFO : Progress   40%: loading delay library "/Users/junweiwang/Documents/FDU_FPGA/ufde-next/src-tauri/target/release/resource/hw_lib/fdp3p7_dly.xml" ...
[2025-06-01, 15:19:05.075754] place: INFO : Design        : "top", resource statistic:
[2025-06-01, 15:19:05.075778] place: INFO :   * Amount of GCLK: 1
[2025-06-01, 15:19:05.075794] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-01, 15:19:05.075807] place: INFO :   * Amount of IOB: 8
[2025-06-01, 15:19:05.075819] place: INFO :   * Amount of SLICE: 68
[2025-06-01, 15:19:05.075833] place: INFO :   * Amount of Net: 144
[2025-06-01, 15:19:05.075845] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-01, 15:19:05.075861] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-01, 15:19:05.075875] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-01, 15:19:05.075889] place: INFO :   * Proportion of IOB: 5.63%
[2025-06-01, 15:19:05.075902] place: INFO :   * Proportion of SLICE(LUT0): 2.21%
[2025-06-01, 15:19:05.076144] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-01, 15:19:05.119677] place: INFO : Progress   60%: begin to initially place ...
[2025-06-01, 15:19:05.128501] place: INFO :   * Initial cost = 1
[2025-06-01, 15:19:05.128564] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-01, 15:19:05.130416] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-01, 15:19:05.206656] place: INFO :   * Final cost = 1
[2025-06-01, 15:19:05.206895] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-01, 15:19:05.215890] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-06-08, 14:06:57.654647] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:06:57.654647] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:06:57.654647] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:06:57.756639] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:06:57.758642] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:06:57.758642] place: INFO : Effort Level  : 10
[2025-06-08, 14:06:57.758642] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:06:57.758642] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:06:57.772166] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:06:57.772166] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:06:57.772166] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:06:57.772166] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:06:57.772166] place: INFO :   * Amount of SLICE: 54
[2025-06-08, 14:06:57.772666] place: INFO :   * Amount of Net: 117
[2025-06-08, 14:06:57.772666] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:06:57.772666] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:06:57.772666] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:06:57.772666] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:06:57.772666] place: INFO :   * Proportion of SLICE(LUT0): 1.76%
[2025-06-08, 14:06:57.772666] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:06:57.795224] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:06:57.796227] place: INFO :   * Initial cost = 1
[2025-06-08, 14:06:57.796227] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:06:57.796730] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:06:57.802740] place: INFO :   * Final cost = 1
[2025-06-08, 14:06:57.802740] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:06:57.807253] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 14:15:33.509603] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:15:33.510103] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:15:33.510103] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:15:33.593317] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:15:33.595825] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:15:33.595825] place: INFO : Effort Level  : 10
[2025-06-08, 14:15:33.595825] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:15:33.595825] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:15:33.603845] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:15:33.603845] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:15:33.603845] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:15:33.603845] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:15:33.603845] place: INFO :   * Amount of SLICE: 68
[2025-06-08, 14:15:33.603845] place: INFO :   * Amount of Net: 145
[2025-06-08, 14:15:33.603845] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:15:33.603845] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:15:33.603845] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:15:33.603845] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:15:33.604348] place: INFO :   * Proportion of SLICE(LUT0): 2.21%
[2025-06-08, 14:15:33.604848] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:15:33.627380] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:15:33.629385] place: INFO :   * Initial cost = 1
[2025-06-08, 14:15:33.629385] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:15:33.629886] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:15:33.638404] place: INFO :   * Final cost = 1
[2025-06-08, 14:15:33.638404] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:15:33.644414] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 14:19:28.529395] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:19:28.529896] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:19:28.530396] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:19:28.615981] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:19:28.617487] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:19:28.617487] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: done not found
[2025-06-08, 14:19:28.617987] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-06-08, 14:19:43.100025] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:19:43.100025] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:19:43.100528] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:19:43.184623] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:19:43.186128] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:19:43.186128] place: INFO : Effort Level  : 10
[2025-06-08, 14:19:43.186128] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:19:43.186128] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:19:43.193642] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:19:43.193642] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:19:43.193642] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:19:43.193642] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:19:43.193642] place: INFO :   * Amount of SLICE: 68
[2025-06-08, 14:19:43.193642] place: INFO :   * Amount of Net: 145
[2025-06-08, 14:19:43.193642] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:19:43.193642] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:19:43.193642] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:19:43.193642] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:19:43.193642] place: INFO :   * Proportion of SLICE(LUT0): 2.21%
[2025-06-08, 14:19:43.194645] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:19:43.217696] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:19:43.218696] place: INFO :   * Initial cost = 1
[2025-06-08, 14:19:43.218696] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:19:43.218696] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:19:43.227735] place: INFO :   * Final cost = 1
[2025-06-08, 14:19:43.227735] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:19:43.233746] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 14:23:35.601157] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:23:35.601658] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:23:35.601658] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:23:35.683547] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:23:35.685049] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:23:35.685553] place: INFO : Effort Level  : 10
[2025-06-08, 14:23:35.685553] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:23:35.685553] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:23:35.693570] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:23:35.693570] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:23:35.693570] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:23:35.693570] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:23:35.693570] place: INFO :   * Amount of SLICE: 69
[2025-06-08, 14:23:35.693570] place: INFO :   * Amount of Net: 146
[2025-06-08, 14:23:35.693570] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:23:35.693570] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:23:35.693570] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:23:35.693570] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:23:35.693570] place: INFO :   * Proportion of SLICE(LUT0): 2.25%
[2025-06-08, 14:23:35.694571] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:23:35.715618] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:23:35.717120] place: INFO :   * Initial cost = 1
[2025-06-08, 14:23:35.717120] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:23:35.717120] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:23:35.725635] place: INFO :   * Final cost = 1
[2025-06-08, 14:23:35.725635] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:23:35.732147] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 14:24:24.472202] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:24:24.472202] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:24:24.472202] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:24:24.553246] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:24:24.554751] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:24:24.554751] place: INFO : Effort Level  : 10
[2025-06-08, 14:24:24.554751] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:24:24.554751] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:24:24.562772] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:24:24.562772] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:24:24.562772] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:24:24.562772] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:24:24.562772] place: INFO :   * Amount of SLICE: 69
[2025-06-08, 14:24:24.562772] place: INFO :   * Amount of Net: 146
[2025-06-08, 14:24:24.562772] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:24:24.562772] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:24:24.562772] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:24:24.562772] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:24:24.562772] place: INFO :   * Proportion of SLICE(LUT741378656): 2.25%
[2025-06-08, 14:24:24.562772] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:24:24.583449] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:24:24.584951] place: INFO :   * Initial cost = 1
[2025-06-08, 14:24:24.584951] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:24:24.584951] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:24:24.593968] place: INFO :   * Final cost = 1
[2025-06-08, 14:24:24.593968] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:24:24.600493] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 14:55:30.456347] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 14:55:30.456347] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 14:55:30.456850] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 14:55:30.541676] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 14:55:30.543678] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 14:55:30.543678] place: INFO : Effort Level  : 10
[2025-06-08, 14:55:30.543678] place: INFO : Mode          : Timing Driven
[2025-06-08, 14:55:30.543678] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 14:55:30.551699] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 14:55:30.551699] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 14:55:30.551699] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 14:55:30.551699] place: INFO :   * Amount of IOB: 9
[2025-06-08, 14:55:30.551699] place: INFO :   * Amount of SLICE: 77
[2025-06-08, 14:55:30.551699] place: INFO :   * Amount of Net: 163
[2025-06-08, 14:55:30.551699] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 14:55:30.551699] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 14:55:30.551699] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 14:55:30.551699] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 14:55:30.551699] place: INFO :   * Proportion of SLICE(LUT0): 2.51%
[2025-06-08, 14:55:30.552701] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 14:55:30.575768] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 14:55:30.577274] place: INFO :   * Initial cost = 1
[2025-06-08, 14:55:30.577777] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 14:55:30.577777] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 14:55:30.587875] place: INFO :   * Final cost = 1
[2025-06-08, 14:55:30.587875] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 14:55:30.594465] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 16:33:54.620376] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 16:33:54.620376] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 16:33:54.621379] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 16:33:54.702079] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 16:33:54.703584] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 16:33:54.703584] place: INFO : Effort Level  : 10
[2025-06-08, 16:33:54.703584] place: INFO : Mode          : Timing Driven
[2025-06-08, 16:33:54.703584] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 16:33:54.711103] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 16:33:54.711606] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 16:33:54.711606] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 16:33:54.711606] place: INFO :   * Amount of IOB: 9
[2025-06-08, 16:33:54.711606] place: INFO :   * Amount of SLICE: 62
[2025-06-08, 16:33:54.711606] place: INFO :   * Amount of Net: 132
[2025-06-08, 16:33:54.711606] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 16:33:54.711606] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 16:33:54.711606] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 16:33:54.711606] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 16:33:54.711606] place: INFO :   * Proportion of SLICE(LUT0): 2.02%
[2025-06-08, 16:33:54.711606] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 16:33:54.734665] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 16:33:54.736172] place: INFO :   * Initial cost = 1
[2025-06-08, 16:33:54.736172] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 16:33:54.736172] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 16:33:54.743683] place: INFO :   * Final cost = 1
[2025-06-08, 16:33:54.743683] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 16:33:54.749701] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 16:38:47.815823] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 16:38:47.816322] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 16:38:47.816322] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 16:38:47.893810] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 16:38:47.895307] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 16:38:47.895307] place: INFO : Effort Level  : 10
[2025-06-08, 16:38:47.895307] place: INFO : Mode          : Timing Driven
[2025-06-08, 16:38:47.895307] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 16:38:47.904328] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 16:38:47.904328] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 16:38:47.904328] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 16:38:47.904328] place: INFO :   * Amount of IOB: 9
[2025-06-08, 16:38:47.904328] place: INFO :   * Amount of SLICE: 62
[2025-06-08, 16:38:47.904328] place: INFO :   * Amount of Net: 132
[2025-06-08, 16:38:47.904328] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 16:38:47.904328] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 16:38:47.904829] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 16:38:47.904829] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 16:38:47.904829] place: INFO :   * Proportion of SLICE(LUT0): 2.02%
[2025-06-08, 16:38:47.904829] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 16:38:47.925874] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 16:38:47.927377] place: INFO :   * Initial cost = 1
[2025-06-08, 16:38:47.927377] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 16:38:47.927377] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 16:38:47.935435] place: INFO :   * Final cost = 1
[2025-06-08, 16:38:47.935435] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 16:38:47.940443] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 16:43:06.689273] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 16:43:06.689273] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 16:43:06.689774] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 16:43:06.769664] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 16:43:06.771670] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 16:43:06.771670] place: INFO : Effort Level  : 10
[2025-06-08, 16:43:06.771670] place: INFO : Mode          : Timing Driven
[2025-06-08, 16:43:06.771670] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 16:43:06.779185] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 16:43:06.779185] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 16:43:06.779185] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 16:43:06.779185] place: INFO :   * Amount of IOB: 9
[2025-06-08, 16:43:06.779185] place: INFO :   * Amount of SLICE: 77
[2025-06-08, 16:43:06.779185] place: INFO :   * Amount of Net: 163
[2025-06-08, 16:43:06.779185] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 16:43:06.779185] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 16:43:06.779185] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 16:43:06.779185] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 16:43:06.780188] place: INFO :   * Proportion of SLICE(LUT0): 2.51%
[2025-06-08, 16:43:06.780692] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 16:43:06.802246] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 16:43:06.803752] place: INFO :   * Initial cost = 1
[2025-06-08, 16:43:06.803752] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 16:43:06.803752] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 16:43:06.812786] place: INFO :   * Final cost = 1
[2025-06-08, 16:43:06.813788] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 16:43:06.820307] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-06-08, 17:30:15.711714] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-06-08, 17:30:15.712213] place: INFO : Progress    0%: parsing commands ...
[2025-06-08, 17:30:15.712213] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-06-08, 17:30:15.790510] place: INFO : Progress   20%: loading netlist "unique_selector_counter_dc_pack.xml" ...
[2025-06-08, 17:30:15.792514] place: INFO : Progress   30%: loading constraint "F:\FUDAN\s6\workspace\asic\project\experiments\unique_selector_counter\ufde\unique_selector_counter_cons.xml" ...
[2025-06-08, 17:30:15.792514] place: INFO : Effort Level  : 10
[2025-06-08, 17:30:15.792514] place: INFO : Mode          : Timing Driven
[2025-06-08, 17:30:15.792514] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-06-08, 17:30:15.801031] place: INFO : Design        : "top", resource statistic:
[2025-06-08, 17:30:15.801031] place: INFO :   * Amount of GCLK: 1
[2025-06-08, 17:30:15.801031] place: INFO :   * Amount of GCLKIOB: 1
[2025-06-08, 17:30:15.801031] place: INFO :   * Amount of IOB: 9
[2025-06-08, 17:30:15.801534] place: INFO :   * Amount of SLICE: 77
[2025-06-08, 17:30:15.801534] place: INFO :   * Amount of Net: 163
[2025-06-08, 17:30:15.801534] place: INFO : Device        : "fdp3000k", resource usage:
[2025-06-08, 17:30:15.801534] place: INFO :   * Proportion of GCLK: 25.00%
[2025-06-08, 17:30:15.801534] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2025-06-08, 17:30:15.801534] place: INFO :   * Proportion of IOB: 6.34%
[2025-06-08, 17:30:15.801534] place: INFO :   * Proportion of SLICE(LUT469762076): 2.51%
[2025-06-08, 17:30:15.802034] place: INFO : Progress   50%: build FPGA architecture ...
[2025-06-08, 17:30:15.822676] place: INFO : Progress   60%: begin to initially place ...
[2025-06-08, 17:30:15.824682] place: INFO :   * Initial cost = 1
[2025-06-08, 17:30:15.824682] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-06-08, 17:30:15.824682] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-06-08, 17:30:15.835208] place: INFO :   * Final cost = 0.997257
[2025-06-08, 17:30:15.835208] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-06-08, 17:30:15.841752] place: INFO : Successfully finish the placement. Elapsed Time: 0s
