5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param8.1.vcd -o param8.1.cdd -v param8.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" param8.1.v 1 19 1
1 a 1 3 7000a 1 0 2 0 3 17 0 7 0 0 0 0
3 0 foo "main.bar" param8.1.v 22 32 1
2 1 30 f0012 1 32 1004 0 0 32 1 ZERO
2 2 30 b000b 1 1 1004 0 0 3 1 a
2 3 30 b0012 2 9 1044 1 2 3 18 0 7 0 0 7 0
2 4 30 70007 0 1 1410 0 0 3 1 b
2 5 30 70012 2 35 6 3 4
1 a 2 23 1a 1 0 2 0 3 17 7 7 0 0 0 0
1 b 3 28 60012 1 0 2 0 3 17 7 7 0 0 0 0
1 SIZE 4 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
1 ZERO 5 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 f 5 5
3 1 main.$u0 "main.$u0" param8.1.v 0 17 1
