diff --git a/gcc/config/mips/mips.h b/gcc/config/mips/mips.h
index ff88d98..407e8ad 100644
--- a/gcc/config/mips/mips.h
+++ b/gcc/config/mips/mips.h
@@ -880,11 +880,7 @@ struct mips_cpu_info {
    FP madd and msub instructions, and the FP recip and recip sqrt
    instructions.  Note that this macro should only be used by other
    ISA_HAS_* macros.  */
-#define ISA_HAS_FP4		((ISA_MIPS4				\
-				  || ISA_MIPS32R2			\
-				  || ISA_MIPS64				\
-				  || ISA_MIPS64R2)			\
-				 && !TARGET_MIPS16)
+#define ISA_HAS_FP4		(0)
 
 /* ISA has floating-point indexed load and store instructions
    (LWXC1, LDXC1, SWXC1 and SDXC1).  */
@@ -925,7 +921,7 @@ struct mips_cpu_info {
    doubles are stored in pairs of FPRs, so for safety's sake, we apply
    this restriction to the MIPS IV ISA too.  */
 #define ISA_HAS_FP_RECIP_RSQRT(MODE)					\
-				(((ISA_HAS_FP4				\
+				(((1					\
 				   && ((MODE) == SFmode			\
 				       || ((TARGET_FLOAT64		\
 					    || ISA_MIPS32R2		\
