<profile>

<section name = "Vitis HLS Report for 'Compute_Dual_Infeasibility_stage2'" level="0">
<item name = "Date">Fri Jan  9 14:31:25 2026
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.509 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="entry_proc31_U0">entry_proc31, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="loadDDR_data_18_U0">loadDDR_data_18, ?, ?, ?, ?, ?, ?, no</column>
<column name="loadDDR_data_19_U0">loadDDR_data_19, ?, ?, ?, ?, ?, ?, no</column>
<column name="scaleVector_2out_U0">scaleVector_2out, ?, ?, ?, ?, ?, ?, no</column>
<column name="scaleVector_1_U0">scaleVector_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="Primal_Constr_U0">Primal_Constr, ?, ?, ?, ?, ?, ?, dataflow</column>
<column name="Primal_Bound_U0">Primal_Bound, ?, ?, ?, ?, ?, ?, dataflow</column>
<column name="add3_Sqrt_U0">add3_Sqrt, 69, 69, 0.230 us, 0.230 us, 69, 69, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 38, -</column>
<column name="FIFO">-, -, 5682, 1572, -</column>
<column name="Instance">-, 384, 76779, 84710, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 56, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 10, 4, 10, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 3, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Primal_Bound_U0">Primal_Bound, 0, 192, 46993, 51811, 0</column>
<column name="Primal_Constr_U0">Primal_Constr, 0, 96, 22543, 25711, 0</column>
<column name="add3_Sqrt_U0">add3_Sqrt, 0, 0, 800, 1374, 0</column>
<column name="entry_proc31_U0">entry_proc31, 0, 0, 3, 34, 0</column>
<column name="loadDDR_data_18_U0">loadDDR_data_18, 0, 0, 139, 452, 0</column>
<column name="loadDDR_data_19_U0">loadDDR_data_19, 0, 0, 139, 452, 0</column>
<column name="scaleVector_1_U0">scaleVector_1, 0, 48, 3081, 2429, 0</column>
<column name="scaleVector_2out_U0">scaleVector_2out, 0, 48, 3081, 2447, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inverse_pScale_c1_U">0, 5, 0, -, 3, 64, 192</column>
<column name="inverse_pScale_c_U">0, 5, 0, -, 3, 64, 192</column>
<column name="nCols_assign_c_U">0, 68, 0, -, 2, 32, 64</column>
<column name="nRows_assign_c_U">0, 68, 0, -, 2, 32, 64</column>
<column name="pBoundLbResSq_U">0, 132, 0, -, 2, 64, 128</column>
<column name="pBoundUbResSq_U">0, 132, 0, -, 2, 64, 128</column>
<column name="pConstrResSq_U">0, 132, 0, -, 2, 64, 128</column>
<column name="primalINfeasConstr_fifo_i_U">0, 1028, 0, -, 2, 512, 1024</column>
<column name="primalInfeasConstr_SVfifo_i_U">0, 1028, 0, -, 2, 512, 1024</column>
<column name="primalInfeasRay_SVfifo_lb_i_U">0, 1028, 0, -, 2, 512, 1024</column>
<column name="primalInfeasRay_SVfifo_ub_i_U">0, 1028, 0, -, 2, 512, 1024</column>
<column name="primalInfeasRay_fifo_i_U">0, 1028, 0, -, 2, 512, 1024</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Primal_Bound_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Primal_Bound_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Primal_Constr_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="add3_Sqrt_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_pBoundLbResSq">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_pBoundUbResSq">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc31_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc31_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="loadDDR_data_18_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="loadDDR_data_19_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Primal_Bound_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Primal_Constr_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_pBoundLbResSq">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_pBoundUbResSq">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc31_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_loadDDR_data_18_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_loadDDR_data_19_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Primal_Bound_U0_ap_ready">8, 2, 1, 2</column>
<column name="ap_sync_reg_Primal_Constr_U0_ap_ready">8, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_pBoundLbResSq">8, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_pBoundUbResSq">8, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc31_U0_ap_ready">8, 2, 1, 2</column>
<column name="ap_sync_reg_loadDDR_data_18_U0_ap_ready">8, 2, 1, 2</column>
<column name="ap_sync_reg_loadDDR_data_19_U0_ap_ready">8, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Primal_Bound_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Primal_Constr_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_pBoundLbResSq">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_pBoundUbResSq">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc31_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_loadDDR_data_18_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_loadDDR_data_19_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="m_axi_gmem5_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WDATA">out, 512, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WSTRB">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RDATA">in, 512, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RFIFONUM">in, 13, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="x_ap_vld">in, 1, ap_none, x, scalar</column>
<column name="m_axi_gmem6_AWVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWADDR">out, 64, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWLEN">out, 32, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWSIZE">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWBURST">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWLOCK">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWCACHE">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWPROT">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWQOS">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWREGION">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_AWUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WDATA">out, 512, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WSTRB">out, 64, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WLAST">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_WUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARVALID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARREADY">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARADDR">out, 64, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARID">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARLEN">out, 32, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARSIZE">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARBURST">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARLOCK">out, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARCACHE">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARPROT">out, 3, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARQOS">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARREGION">out, 4, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_ARUSER">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RVALID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RREADY">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RDATA">in, 512, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RLAST">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RFIFONUM">in, 13, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RUSER">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_RRESP">in, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BVALID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BREADY">out, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BRESP">in, 2, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BID">in, 1, m_axi, gmem6, pointer</column>
<column name="m_axi_gmem6_BUSER">in, 1, m_axi, gmem6, pointer</column>
<column name="ax">in, 64, ap_none, ax, scalar</column>
<column name="ax_ap_vld">in, 1, ap_none, ax, scalar</column>
<column name="m_axi_gmem8_AWVALID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWREADY">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWADDR">out, 64, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWLEN">out, 32, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWSIZE">out, 3, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWBURST">out, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWLOCK">out, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWCACHE">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWPROT">out, 3, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWQOS">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWREGION">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_AWUSER">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WVALID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WREADY">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WDATA">out, 512, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WSTRB">out, 64, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WLAST">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_WUSER">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARVALID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARREADY">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARADDR">out, 64, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARID">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARLEN">out, 32, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARSIZE">out, 3, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARBURST">out, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARLOCK">out, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARCACHE">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARPROT">out, 3, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARQOS">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARREGION">out, 4, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_ARUSER">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RVALID">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RREADY">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RDATA">in, 512, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RLAST">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RID">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RFIFONUM">in, 13, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RUSER">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_RRESP">in, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_BVALID">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_BREADY">out, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_BRESP">in, 2, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_BID">in, 1, m_axi, gmem8, pointer</column>
<column name="m_axi_gmem8_BUSER">in, 1, m_axi, gmem8, pointer</column>
<column name="rowScale">in, 64, ap_none, rowScale, scalar</column>
<column name="rowScale_ap_vld">in, 1, ap_none, rowScale, scalar</column>
<column name="m_axi_gmem7_AWVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWADDR">out, 64, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWLEN">out, 32, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWSIZE">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWBURST">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWLOCK">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWCACHE">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWPROT">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWQOS">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWREGION">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_AWUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WDATA">out, 512, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WSTRB">out, 64, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WLAST">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_WUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARVALID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARREADY">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARADDR">out, 64, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARID">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARLEN">out, 32, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARSIZE">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARBURST">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARLOCK">out, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARCACHE">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARPROT">out, 3, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARQOS">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARREGION">out, 4, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_ARUSER">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RVALID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RREADY">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RDATA">in, 512, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RLAST">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RFIFONUM">in, 13, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RUSER">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_RRESP">in, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BVALID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BREADY">out, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BRESP">in, 2, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BID">in, 1, m_axi, gmem7, pointer</column>
<column name="m_axi_gmem7_BUSER">in, 1, m_axi, gmem7, pointer</column>
<column name="colScale1">in, 64, ap_none, colScale1, scalar</column>
<column name="colScale1_ap_vld">in, 1, ap_none, colScale1, scalar</column>
<column name="m_axi_gmem9_AWVALID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWREADY">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWADDR">out, 64, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWLEN">out, 32, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWSIZE">out, 3, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWBURST">out, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWLOCK">out, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWCACHE">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWPROT">out, 3, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWQOS">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWREGION">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_AWUSER">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WVALID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WREADY">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WDATA">out, 512, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WSTRB">out, 64, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WLAST">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_WUSER">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARVALID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARREADY">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARADDR">out, 64, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARID">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARLEN">out, 32, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARSIZE">out, 3, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARBURST">out, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARLOCK">out, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARCACHE">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARPROT">out, 3, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARQOS">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARREGION">out, 4, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_ARUSER">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RVALID">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RREADY">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RDATA">in, 512, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RLAST">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RID">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RFIFONUM">in, 13, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RUSER">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_RRESP">in, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_BVALID">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_BREADY">out, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_BRESP">in, 2, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_BID">in, 1, m_axi, gmem9, pointer</column>
<column name="m_axi_gmem9_BUSER">in, 1, m_axi, gmem9, pointer</column>
<column name="hasLower">in, 64, ap_none, hasLower, scalar</column>
<column name="hasLower_ap_vld">in, 1, ap_none, hasLower, scalar</column>
<column name="m_axi_gmem10_AWVALID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWREADY">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWADDR">out, 64, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWLEN">out, 32, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWSIZE">out, 3, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWBURST">out, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWLOCK">out, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWCACHE">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWPROT">out, 3, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWQOS">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWREGION">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_AWUSER">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WVALID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WREADY">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WDATA">out, 512, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WSTRB">out, 64, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WLAST">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_WUSER">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARVALID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARREADY">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARADDR">out, 64, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARID">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARLEN">out, 32, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARSIZE">out, 3, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARBURST">out, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARLOCK">out, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARCACHE">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARPROT">out, 3, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARQOS">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARREGION">out, 4, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_ARUSER">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RVALID">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RREADY">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RDATA">in, 512, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RLAST">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RID">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RFIFONUM">in, 13, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RUSER">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_RRESP">in, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_BVALID">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_BREADY">out, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_BRESP">in, 2, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_BID">in, 1, m_axi, gmem10, pointer</column>
<column name="m_axi_gmem10_BUSER">in, 1, m_axi, gmem10, pointer</column>
<column name="hasUpper">in, 64, ap_none, hasUpper, scalar</column>
<column name="hasUpper_ap_vld">in, 1, ap_none, hasUpper, scalar</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read_ap_vld">in, 1, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="p_read1_ap_vld">in, 1, ap_none, p_read1, scalar</column>
<column name="ifScaled">in, 32, ap_none, ifScaled, scalar</column>
<column name="ifScaled_ap_vld">in, 1, ap_none, ifScaled, scalar</column>
<column name="problem_nEqs">in, 32, ap_none, problem_nEqs, scalar</column>
<column name="problem_nEqs_ap_vld">in, 1, ap_none, problem_nEqs, scalar</column>
<column name="inverse_pScale">in, 64, ap_none, inverse_pScale, scalar</column>
<column name="inverse_pScale_ap_vld">in, 1, ap_none, inverse_pScale, scalar</column>
<column name="dDualInfeasRes_din">out, 64, ap_fifo, dDualInfeasRes, pointer</column>
<column name="dDualInfeasRes_full_n">in, 1, ap_fifo, dDualInfeasRes, pointer</column>
<column name="dDualInfeasRes_write">out, 1, ap_fifo, dDualInfeasRes, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Compute_Dual_Infeasibility_stage2, return value</column>
</table>
</item>
</section>
</profile>
