## FIR implementation with AXILite and AXIStream

* The whole implementation use 3 DSP in synthesis.
* Do read and write Xin and Yout with SRAM and without BRAM.
* Memory Configuration: read data with one cycle delay.
