Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/mehrdad/Documents/xilinx/Processor/TB_Proccessor_isim_beh.exe -prj C:/Users/mehrdad/Documents/xilinx/Processor/TB_Proccessor_beh.prj work.TB_Proccessor 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/ALU.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/P_BUS.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/Memory.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/ipcore_dir/cordic_v4_0.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/Proccessor.vhd" into library work
Parsing VHDL file "C:/Users/mehrdad/Documents/xilinx/Processor/TB_Proccessor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity P_BUS [p_bus_default]
Compiling package math_real
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_0
Compiling package cordic_v4_0_pack
Compiling architecture behavioral of entity cordic_v4_0 [\cordic_v4_0(2,2,1,0,"virtex6","...]
Compiling architecture cordic_v4_0_a of entity cordic_v4_0 [cordic_v4_0_default]
Compiling architecture behavioral of entity Proccessor [proccessor_default]
Compiling architecture behavior of entity tb_proccessor
Time Resolution for simulation is 1ps.
Compiled 26 VHDL Units
Built simulation executable C:/Users/mehrdad/Documents/xilinx/Processor/TB_Proccessor_isim_beh.exe
Fuse Memory Usage: 33408 KB
Fuse CPU Usage: 921 ms
