
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/logicOut_2.v" into library work
Parsing module <logicOut_2>.
Analyzing Verilog file "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <logicOut_2>.
WARNING:HDLCompiler:413 - "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 51: Result of 4-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Found 1-bit tristate buffer for signal <spi_miso> created at line 41
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 41
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 41
    Found 1-bit tristate buffer for signal <avr_rx> created at line 41
    Summary:
	inferred   4 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <logicOut_2>.
    Related source file is "/home/ada/Documents/SUTD/Term4/compstruc/Workspace/MiniHWProj/work/planAhead/MiniHWProj/MiniHWProj.srcs/sources_1/imports/verilog/logicOut_2.v".
    Found 29-bit register for signal <M_counterB_q>.
    Found 30-bit register for signal <M_counterC_q>.
    Found 28-bit register for signal <M_counterA_q>.
    Found 28-bit adder for signal <M_counterA_d> created at line 27.
    Found 29-bit adder for signal <M_counterB_d> created at line 29.
    Found 30-bit adder for signal <M_counterC_d> created at line 31.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
Unit <logicOut_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
# Registers                                            : 4
 28-bit register                                       : 1
 29-bit register                                       : 1
 30-bit register                                       : 1
 4-bit register                                        : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <logicOut_2>.
The following registers are absorbed into counter <M_counterC_q>: 1 register on signal <M_counterC_q>.
The following registers are absorbed into counter <M_counterB_q>: 1 register on signal <M_counterB_q>.
The following registers are absorbed into counter <M_counterA_q>: 1 register on signal <M_counterA_q>.
Unit <logicOut_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 1
 29-bit up counter                                     : 1
 30-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_10> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_10> <myLogic/M_counterA_q_10> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_11> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_11> <myLogic/M_counterA_q_11> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_12> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_12> <myLogic/M_counterA_q_12> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_13> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_13> <myLogic/M_counterA_q_13> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_14> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_14> <myLogic/M_counterA_q_14> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_15> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_15> <myLogic/M_counterA_q_15> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_20> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_20> <myLogic/M_counterA_q_20> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_16> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_16> <myLogic/M_counterA_q_16> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_21> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_21> <myLogic/M_counterA_q_21> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_17> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_17> <myLogic/M_counterA_q_17> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_22> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_22> <myLogic/M_counterA_q_22> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_18> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_18> <myLogic/M_counterA_q_18> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_23> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_23> <myLogic/M_counterA_q_23> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_19> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_19> <myLogic/M_counterA_q_19> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_24> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_24> <myLogic/M_counterA_q_24> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_25> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_25> <myLogic/M_counterA_q_25> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_26> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_26> <myLogic/M_counterA_q_26> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_27> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_27> <myLogic/M_counterA_q_27> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_28> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myLogic/M_counterB_q_28> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_0> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_0> <myLogic/M_counterA_q_0> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_1> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_1> <myLogic/M_counterA_q_1> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_2> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_2> <myLogic/M_counterA_q_2> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_3> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_3> <myLogic/M_counterA_q_3> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_4> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_4> <myLogic/M_counterA_q_4> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_5> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_5> <myLogic/M_counterA_q_5> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_6> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_6> <myLogic/M_counterA_q_6> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_7> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_7> <myLogic/M_counterA_q_7> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_8> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_8> <myLogic/M_counterA_q_8> 
INFO:Xst:2261 - The FF/Latch <myLogic/M_counterC_q_9> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myLogic/M_counterB_q_9> <myLogic/M_counterA_q_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.607ns (Maximum Frequency: 383.582MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 4.444ns
   Maximum combinational path delay: No path found

=========================================================================
