

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_132_1'
================================================================
* Date:           Sun Nov 20 17:08:42 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load"   --->   Operation 9 'read' 'reg_file_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 12 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.81ns)   --->   "%icmp_ln132 = icmp_eq  i7 %j_7, i7 64" [gemv-max-throughput/src/correlation.cpp:132]   --->   Operation 14 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %j_7, i7 1" [gemv-max-throughput/src/correlation.cpp:132]   --->   Operation 16 'add' 'add_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc.split, void %VITIS_LOOP_136_2.exitStub" [gemv-max-throughput/src/correlation.cpp:132]   --->   Operation 17 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 18 'partselect' 'lshr_ln' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %lshr_ln" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 19 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln134" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 20 'getelementptr' 'reg_file_7_0_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln134" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 21 'getelementptr' 'reg_file_7_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i7 %j_7" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 22 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 23 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 24 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %trunc_ln134, void %arrayidx362.case.0, void %arrayidx362.case.1" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 25 'br' 'br_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln132 = store i7 %add_ln132, i7 %j" [gemv-max-throughput/src/correlation.cpp:132]   --->   Operation 26 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc" [gemv-max-throughput/src/correlation.cpp:132]   --->   Operation 27 'br' 'br_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 28 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 29 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln134" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 30 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (4.72ns)   --->   "%mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 31 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.96>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemv-max-throughput/src/correlation.cpp:130]   --->   Operation 32 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (4.72ns)   --->   "%mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 33 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln134 = store i16 %mul, i11 %reg_file_7_0_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 34 'store' 'store_ln134' <Predicate = (!trunc_ln134)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx362.exit" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 35 'br' 'br_ln134' <Predicate = (!trunc_ln134)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln134 = store i16 %mul, i11 %reg_file_7_1_addr" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 36 'store' 'store_ln134' <Predicate = (trunc_ln134)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx362.exit" [gemv-max-throughput/src/correlation.cpp:134]   --->   Operation 37 'br' 'br_ln134' <Predicate = (trunc_ln134)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
reg_file_1_0_load_read (read             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_7                    (load             ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln132             (icmp             ) [ 0110]
empty                  (speclooptripcount) [ 0000]
add_ln132              (add              ) [ 0000]
br_ln132               (br               ) [ 0000]
lshr_ln                (partselect       ) [ 0000]
zext_ln134             (zext             ) [ 0000]
reg_file_7_0_addr      (getelementptr    ) [ 0111]
reg_file_7_1_addr      (getelementptr    ) [ 0111]
trunc_ln134            (trunc            ) [ 0111]
br_ln134               (br               ) [ 0000]
store_ln132            (store            ) [ 0000]
br_ln132               (br               ) [ 0000]
reg_file_7_0_load      (load             ) [ 0000]
reg_file_7_1_load      (load             ) [ 0000]
tmp                    (mux              ) [ 0101]
specloopname_ln130     (specloopname     ) [ 0000]
mul                    (hmul             ) [ 0000]
store_ln134            (store            ) [ 0000]
br_ln134               (br               ) [ 0000]
store_ln134            (store            ) [ 0000]
br_ln134               (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_1_0_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reg_file_1_0_load_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_file_1_0_load_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="reg_file_7_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_0_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="reg_file_7_1_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_7_1_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="2"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="80" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_7_0_load/1 store_ln134/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="2"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_7_1_load/1 store_ln134/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="1"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="j_7_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln132_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln132_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lshr_ln_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln134_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln134_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln132_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="1"/>
<pin id="148" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="j_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_file_1_0_load_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln132_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_file_7_0_addr_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="1"/>
<pin id="171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_7_0_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_file_7_1_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="1"/>
<pin id="177" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_7_1_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="trunc_ln134_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="81"><net_src comp="58" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="91"><net_src comp="65" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="96"><net_src comp="92" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="97"><net_src comp="92" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="103" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="137"><net_src comp="103" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="112" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="72" pin="7"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="82" pin="7"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="143" pin="4"/><net_sink comp="92" pin=1"/></net>

<net id="156"><net_src comp="48" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="163"><net_src comp="52" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="168"><net_src comp="106" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="58" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="178"><net_src comp="65" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="184"><net_src comp="134" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="189"><net_src comp="143" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_7_1 | {3 }
	Port: reg_file_7_0 | {3 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_132_1 : reg_file_7_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_132_1 : reg_file_7_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_132_1 : reg_file_1_0_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln132 : 2
		add_ln132 : 2
		br_ln132 : 3
		lshr_ln : 2
		zext_ln134 : 3
		reg_file_7_0_addr : 4
		reg_file_7_1_addr : 4
		trunc_ln134 : 2
		reg_file_7_0_load : 5
		reg_file_7_1_load : 5
		br_ln134 : 3
		store_ln132 : 3
	State 2
		tmp : 1
		mul : 2
	State 3
		store_ln134 : 1
		store_ln134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   hmul   |             grp_fu_92             |    2    |    64   |    34   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln132_fu_112         |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln132_fu_106         |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |             tmp_fu_143            |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|   read   | reg_file_1_0_load_read_read_fu_52 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           lshr_ln_fu_118          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln134_fu_128         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln134_fu_134        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    2    |    64   |    67   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      icmp_ln132_reg_165      |    1   |
|           j_reg_153          |    7   |
|reg_file_1_0_load_read_reg_160|   16   |
|   reg_file_7_0_addr_reg_169  |   11   |
|   reg_file_7_1_addr_reg_175  |   11   |
|          tmp_reg_186         |   16   |
|      trunc_ln134_reg_181     |    1   |
+------------------------------+--------+
|             Total            |   63   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_92    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.281  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   64   |   67   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   63   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   127  |   94   |
+-----------+--------+--------+--------+--------+
