<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>FSMForge – Automated Counter Design Platform</title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">

    <style>
        body {
            margin: 0;
            font-family: "Segoe UI", Tahoma, Geneva, Verdana, sans-serif;
            background: linear-gradient(135deg, #0f2027, #203a43, #2c5364);
            color: #ffffff;
        }

        header {
            text-align: center;
            padding: 80px 20px 40px;
        }

        header h1 {
            font-size: 3rem;
            margin-bottom: 10px;
        }

        header p {
            max-width: 900px;
            margin: auto;
            font-size: 1.1rem;
            opacity: 0.9;
        }

        .cta-button {
            margin-top: 30px;
            padding: 14px 34px;
            font-size: 1.1rem;
            border: none;
            border-radius: 30px;
            background: #00c6ff;
            color: #000;
            cursor: pointer;
            transition: 0.3s ease;
        }

        .cta-button:hover {
            background: #00a8e0;
            transform: scale(1.05);
        }

        section {
            padding: 70px 20px;
            max-width: 1200px;
            margin: auto;
        }

        section h2 {
            text-align: center;
            font-size: 2.3rem;
            margin-bottom: 40px;
        }

        .features {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 30px;
        }

        .feature-card {
            background: rgba(255, 255, 255, 0.08);
            border-radius: 16px;
            padding: 25px;
            backdrop-filter: blur(10px);
            transition: transform 0.3s ease;
        }

        .feature-card:hover {
            transform: translateY(-8px);
        }

        .team-section {
            text-align: center;
        }

        .team-container {
            display: flex;
            justify-content: center;
            gap: 40px;
            flex-wrap: wrap;
        }

        .team-card {
            background: rgba(255, 255, 255, 0.08);
            border-radius: 16px;
            padding: 25px;
            width: 260px;
            backdrop-filter: blur(10px);
            transition: transform 0.3s ease;
        }

        .team-card:hover {
            transform: translateY(-10px);
        }

        .team-card img {
            width: 120px;
            height: 120px;
            object-fit: cover;
            border-radius: 50%;
            margin-bottom: 15px;
        }

        .team-card h3 {
            margin: 10px 0 5px;
        }

        .team-card p {
            font-size: 0.95rem;
            opacity: 0.9;
        }

        footer {
            text-align: center;
            padding: 30px;
            opacity: 0.8;
            font-size: 0.9rem;
        }
    </style>
</head>

<body>

<header>
    <h1>FSMForge</h1>
    <p>
        FSMForge is an automated counter design platform that bridges the gap between
        theoretical sequential logic design and practical hardware implementation.
        The tool accepts a custom state sequence and flip-flop type, automatically
        derives excitation equations, generates gate-level schematics, and produces
        synthesizable Verilog along with a testbench.
    </p>

    <button class="cta-button" onclick="window.location.href='/tool'">
        Try FSMForge
    </button>
</header>

<section>
    <h2>Key Capabilities</h2>

    <div class="features">
        <div class="feature-card">
            <h3>Automated FSM Synthesis</h3>
            <p>
                Converts user-defined state sequences into minimized Boolean excitation
                equations using symbolic logic methods.
            </p>
        </div>

        <div class="feature-card">
            <h3>Multi Flip-Flop Support</h3>
            <p>
                Supports D, T, JK, and SR flip-flop based counter designs with correct
                excitation modeling.
            </p>
        </div>

        <div class="feature-card">
            <h3>Gate-Level Visualization</h3>
            <p>
                Automatically generates readable gate-level schematics for each excitation
                function.
            </p>
        </div>

        <div class="feature-card">
            <h3>Industry-Ready HDL Output</h3>
            <p>
                Produces synthesizable SystemVerilog code along with a simulation-ready
                testbench.
            </p>
        </div>
    </div>
</section>

<section class="team-section">
    <h2>Developed By</h2>

    <div class="team-container">

        <div class="team-card">
            <img src="{{ url_for('static', filename='images/karan.jpg') }}">
            <h3>Karan Gandha</h3>
            <p>Lead Developer & System Architect</p>
        </div>

        <div class="team-card">
            <img src="{{ url_for('static', filename='images/ayush.jpg') }}">
            <h3>Ayush Billore</h3>
            <p>Literature Analysis & Debugging Support</p>
        </div>

        <div class="team-card">
            <img src="{{ url_for('static', filename='images/tejashvi.jpg') }}">
            <h3>Tejashvi Raj</h3>
            <p>Web Interface, Deployment & Documentation</p>
        </div>

    </div>
</section>

<footer>
    © 2025 FSMForge | Automated Counter Design Platform
</footer>

</body>
</html>