NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'Z:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Baron' on host 'desktop-d2nna1u' (Windows NT_amd64 version 6.2) on Tue Sep 23 22:11:57 -0700 2025
INFO: [HLS 200-10] In directory 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls'
Sourcing Tcl script 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg/csynth.tcl
INFO: [HLS 200-1510] Running: open_project lane_seg_hls 
INFO: [HLS 200-10] Opening project 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls'.
INFO: [HLS 200-1510] Running: set_top lane_seg_top 
INFO: [HLS 200-1510] Running: add_files lane_seg_hls/lane_seg_support.cpp 
INFO: [HLS 200-10] Adding design file 'lane_seg_hls/lane_seg_support.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lane_seg_hls/lane_seg_top.cpp 
INFO: [HLS 200-10] Adding design file 'lane_seg_hls/lane_seg_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lane_seg_hls/lane_seg_top.h 
INFO: [HLS 200-10] Adding design file 'lane_seg_hls/lane_seg_top.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb lane_seg_hls/lane_seg_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'lane_seg_hls/lane_seg_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution lane_seg -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vitis_hls/lane_seg_hls/lane_seg'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lane_seg_hls/lane_seg/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lane_seg_top lane_seg_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_support.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lane_seg_hls/lane_seg_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 76.364 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 96 and bit width 32 in loop 'VITIS_LOOP_1395_4'(lane_seg_hls/lane_seg_support.cpp:1395:36) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:1395:36)
INFO: [HLS 214-115] Multiple burst writes of length 7840 and bit width 16 in loop 'VITIS_LOOP_1433_10'(lane_seg_hls/lane_seg_support.cpp:1433:25) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (lane_seg_hls/lane_seg_support.cpp:1433:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1395_4' (lane_seg_hls/lane_seg_support.cpp:1395) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1437_13' (lane_seg_hls/lane_seg_support.cpp:1437) in function 'enc14_ir13' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1411_7' (lane_seg_hls/lane_seg_support.cpp:1411) in function 'enc14_ir13' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1413_8' (lane_seg_hls/lane_seg_support.cpp:1413) in function 'enc14_ir13' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1414_9' (lane_seg_hls/lane_seg_support.cpp:1414) in function 'enc14_ir13' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_pw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_exp_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'enc14_ir13_dw_w.2.2' in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lane_seg_hls/lane_seg_support.cpp:1411:41) to (lane_seg_hls/lane_seg_support.cpp:1411:32) in function 'enc14_ir13'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1393_3' (lane_seg_hls/lane_seg_support.cpp:1393:32) in function 'enc14_ir13' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1392_2' (lane_seg_hls/lane_seg_support.cpp:1392:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1391_1' (lane_seg_hls/lane_seg_support.cpp:1391:24) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1410_6' (lane_seg_hls/lane_seg_support.cpp:1410:28) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1409_5' (lane_seg_hls/lane_seg_support.cpp:1409:24) in function 'enc14_ir13'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1435_12' (lane_seg_hls/lane_seg_support.cpp:1435:33) in function 'enc14_ir13' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1434_11' (lane_seg_hls/lane_seg_support.cpp:1434:29) in function 'enc14_ir13'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1433_10' (lane_seg_hls/lane_seg_support.cpp:1433:25) in function 'enc14_ir13'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lane_seg_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1395_4'.
WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_1395_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 14, loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1437_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_1437_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' pipeline 'VITIS_LOOP_1395_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptosp_16ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1395_4_enc14_ir13_exp_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_b_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_0_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_1_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_0_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_1_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enc14_ir13_dw_w_2_2_0_ROM_AUTO_1R' to 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enccud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encdEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enceOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encfYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encg8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enchbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_encjbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7_enckbM' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13' pipeline 'VITIS_LOOP_1437_13' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13'.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_Pipeline_VITIS_LOOP_1437_13_enc14_ir13_pw_w_0_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enc14_ir13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_14ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enc14_ir13'.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_exp_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lane_seg_top_enc14_ir13_dw_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_exp_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'lane_seg_top_enc14_ir13_enc14_ir13_pw_b_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lane_seg_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out13_ir12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/out14_ir13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/status' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lane_seg_top/magic' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lane_seg_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'out13_ir12', 'out14_ir13', 'ctrl', 'status', 'magic' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lane_seg_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.447 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.756 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.112 seconds; current allocated memory: 1.172 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lane_seg_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lane_seg_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 99.757 seconds; current allocated memory: 130.164 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 5 seconds. Total elapsed time: 106.232 seconds; peak allocated memory: 1.172 GB.
