

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3'
================================================================
* Date:           Tue Jul 26 16:15:22 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      230|      230|  2.392 us|  2.392 us|  230|  230|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_306_2_VITIS_LOOP_307_3  |      228|      228|         6|          1|          1|   224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        6|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     275|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    0|     275|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                Module                                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |firstDense_f_V_U  |master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3_firstDense_f_V  |        6|  0|   0|    0|  3584|   21|     1|        75264|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                      |        6|  0|   0|    0|  3584|   21|     1|        75264|
    +------------------+----------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln306_1_fu_172_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln306_fu_184_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln307_fu_212_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln308_fu_273_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln309_1_fu_262_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln309_fu_236_p2       |         +|   0|  0|  15|           8|           8|
    |num_V_fu_363_p2           |         +|   0|  0|  43|          36|          36|
    |ret_V_fu_311_p2           |         +|   0|  0|  62|          55|          55|
    |and_ln412_fu_353_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln306_fu_166_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln307_fu_190_p2      |      icmp|   0|  0|  10|           5|           6|
    |r_fu_342_p2               |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_fu_347_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln306_1_fu_204_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln306_fu_196_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 237|         172|         145|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_i_2_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten17_load  |   9|          2|    8|         16|
    |h_fu_78                                 |   9|          2|    5|         10|
    |i_2_fu_82                               |   9|          2|    4|          8|
    |indvar_flatten17_fu_86                  |   9|          2|    8|         16|
    |lhs_fu_74                               |   9|          2|   36|         72|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   72|        144|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |aux1_V_reg_438                    |  35|   0|   35|          0|
    |aux2_V_reg_443                    |  21|   0|   21|          0|
    |h_fu_78                           |   5|   0|    5|          0|
    |i_2_fu_82                         |   4|   0|    4|          0|
    |icmp_ln306_reg_412                |   1|   0|    1|          0|
    |indvar_flatten17_fu_86            |   8|   0|    8|          0|
    |lhs_fu_74                         |  36|   0|   36|          0|
    |r_V_reg_458                       |  55|   0|   55|          0|
    |select_ln306_1_reg_422            |   4|   0|    4|          0|
    |select_ln306_reg_416              |   5|   0|    5|          0|
    |trunc_ln309_reg_407               |   8|   0|    8|          0|
    |trunc_ln727_reg_463               |  18|   0|   18|          0|
    |icmp_ln306_reg_412                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 275|  32|  212|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_din0   |  out|   21|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_din1   |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_dout0  |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|grp_fu_1114_p_ce     |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3|  return value|
|sext_ln300           |   in|   21|     ap_none|                                             sext_ln300|        scalar|
|sub_ln309            |   in|   10|     ap_none|                                              sub_ln309|        scalar|
|max2_V_0_address0    |  out|    8|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_ce0         |  out|    1|   ap_memory|                                               max2_V_0|         array|
|max2_V_0_q0          |   in|   35|   ap_memory|                                               max2_V_0|         array|
|num_V_7_out          |  out|   36|      ap_vld|                                            num_V_7_out|       pointer|
|num_V_7_out_ap_vld   |  out|    1|      ap_vld|                                            num_V_7_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 10 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_ln309_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_ln309"   --->   Operation 13 'read' 'sub_ln309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln300_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %sext_ln300"   --->   Operation 14 'read' 'sext_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln300_cast = sext i21 %sext_ln300_read"   --->   Operation 15 'sext' 'sext_ln300_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i10 %sub_ln309_read" [model_functions.cpp:309]   --->   Operation 16 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten17"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %h"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i36 %sext_ln300_cast, i36 %lhs"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i8 %indvar_flatten17" [model_functions.cpp:306]   --->   Operation 22 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln306 = icmp_eq  i8 %indvar_flatten17_load, i8 224" [model_functions.cpp:306]   --->   Operation 24 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln306_1 = add i8 %indvar_flatten17_load, i8 1" [model_functions.cpp:306]   --->   Operation 25 'add' 'add_ln306_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln306, void %.split15, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.exitStub" [model_functions.cpp:306]   --->   Operation 26 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%h_load = load i5 %h" [model_functions.cpp:307]   --->   Operation 27 'load' 'h_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [model_functions.cpp:306]   --->   Operation 28 'load' 'i_2_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln306 = add i4 %i_2_load, i4 1" [model_functions.cpp:306]   --->   Operation 29 'add' 'add_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln307 = icmp_eq  i5 %h_load, i5 16" [model_functions.cpp:307]   --->   Operation 30 'icmp' 'icmp_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "%select_ln306 = select i1 %icmp_ln307, i5 0, i5 %h_load" [model_functions.cpp:306]   --->   Operation 31 'select' 'select_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln306_1 = select i1 %icmp_ln307, i4 %add_ln306, i4 %i_2_load" [model_functions.cpp:306]   --->   Operation 32 'select' 'select_ln306_1' <Predicate = (!icmp_ln306)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln307 = add i5 %select_ln306, i5 1" [model_functions.cpp:307]   --->   Operation 33 'add' 'add_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln306 = store i8 %add_ln306_1, i8 %indvar_flatten17" [model_functions.cpp:306]   --->   Operation 34 'store' 'store_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln306 = store i4 %select_ln306_1, i4 %i_2" [model_functions.cpp:306]   --->   Operation 35 'store' 'store_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln307 = store i5 %add_ln307, i5 %h" [model_functions.cpp:307]   --->   Operation 36 'store' 'store_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i4 %select_ln306_1" [model_functions.cpp:309]   --->   Operation 37 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln309 = add i8 %trunc_ln309, i8 %zext_ln309" [model_functions.cpp:309]   --->   Operation 38 'add' 'add_ln309' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln309, i4 0" [model_functions.cpp:308]   --->   Operation 39 'bitconcatenate' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln306_1, i4 0" [model_functions.cpp:308]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i5 %select_ln306" [model_functions.cpp:309]   --->   Operation 41 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln309_2 = zext i5 %select_ln306" [model_functions.cpp:309]   --->   Operation 42 'zext' 'zext_ln309_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln309_1 = add i12 %tmp_19_cast, i12 %zext_ln309_2" [model_functions.cpp:309]   --->   Operation 43 'add' 'add_ln309_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln309_3 = zext i12 %add_ln309_1" [model_functions.cpp:309]   --->   Operation 44 'zext' 'zext_ln309_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln309_3" [model_functions.cpp:309]   --->   Operation 45 'getelementptr' 'firstDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln308 = add i8 %tmp_s, i8 %zext_ln309_1" [model_functions.cpp:308]   --->   Operation 46 'add' 'add_ln308' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %add_ln308" [model_functions.cpp:308]   --->   Operation 47 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%max2_V_0_addr = getelementptr i35 %max2_V_0, i64 0, i64 %zext_ln308" [model_functions.cpp:308]   --->   Operation 48 'getelementptr' 'max2_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%aux1_V = load i8 %max2_V_0_addr"   --->   Operation 49 'load' 'aux1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%aux2_V = load i12 %firstDense_f_V_addr" [model_functions.cpp:309]   --->   Operation 50 'load' 'aux2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%aux1_V = load i8 %max2_V_0_addr"   --->   Operation 51 'load' 'aux1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%aux2_V = load i12 %firstDense_f_V_addr" [model_functions.cpp:309]   --->   Operation 52 'load' 'aux2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i35 %aux1_V"   --->   Operation 53 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i21 %aux2_V"   --->   Operation 54 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%r_V = mul i55 %sext_ln1171, i55 %zext_ln1168"   --->   Operation 55 'mul' 'r_V' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 56 [1/2] (6.91ns)   --->   "%r_V = mul i55 %sext_ln1171, i55 %zext_ln1168"   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i55 %r_V"   --->   Operation 57 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_load = load i36 %lhs"   --->   Operation 75 'load' 'lhs_load' <Predicate = (icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %num_V_7_out, i36 %lhs_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln306)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i36 %lhs"   --->   Operation 58 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_306_2_VITIS_LOOP_307_3_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 224, i64 224, i64 224"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [model_functions.cpp:300]   --->   Operation 62 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_load_1, i19 0"   --->   Operation 63 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_1, i55 %r_V"   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%num_V_2 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 65 'partselect' 'num_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19" [model_functions.cpp:300]   --->   Operation 66 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 67 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 68 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 69 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_9"   --->   Operation 70 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 71 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.71ns) (out node of the LUT)   --->   "%num_V = add i36 %num_V_2, i36 %zext_ln415"   --->   Operation 72 'add' 'num_V' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln415 = store i36 %num_V, i36 %lhs"   --->   Operation 73 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln300]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln309]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max2_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ firstDense_f_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                   (alloca           ) [ 0111111]
h                     (alloca           ) [ 0100000]
i_2                   (alloca           ) [ 0100000]
indvar_flatten17      (alloca           ) [ 0100000]
sub_ln309_read        (read             ) [ 0000000]
sext_ln300_read       (read             ) [ 0000000]
sext_ln300_cast       (sext             ) [ 0000000]
trunc_ln309           (trunc            ) [ 0110000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten17_load (load             ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln306            (icmp             ) [ 0111110]
add_ln306_1           (add              ) [ 0000000]
br_ln306              (br               ) [ 0000000]
h_load                (load             ) [ 0000000]
i_2_load              (load             ) [ 0000000]
add_ln306             (add              ) [ 0000000]
icmp_ln307            (icmp             ) [ 0000000]
select_ln306          (select           ) [ 0110000]
select_ln306_1        (select           ) [ 0110000]
add_ln307             (add              ) [ 0000000]
store_ln306           (store            ) [ 0000000]
store_ln306           (store            ) [ 0000000]
store_ln307           (store            ) [ 0000000]
zext_ln309            (zext             ) [ 0000000]
add_ln309             (add              ) [ 0000000]
tmp_19_cast           (bitconcatenate   ) [ 0000000]
tmp_s                 (bitconcatenate   ) [ 0000000]
zext_ln309_1          (zext             ) [ 0000000]
zext_ln309_2          (zext             ) [ 0000000]
add_ln309_1           (add              ) [ 0000000]
zext_ln309_3          (zext             ) [ 0000000]
firstDense_f_V_addr   (getelementptr    ) [ 0101000]
add_ln308             (add              ) [ 0000000]
zext_ln308            (zext             ) [ 0000000]
max2_V_0_addr         (getelementptr    ) [ 0101000]
aux1_V                (load             ) [ 0100100]
aux2_V                (load             ) [ 0100100]
zext_ln1168           (zext             ) [ 0100010]
sext_ln1171           (sext             ) [ 0100010]
r_V                   (mul              ) [ 0100001]
trunc_ln727           (trunc            ) [ 0100001]
lhs_load_1            (load             ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
empty                 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln300    (specloopname     ) [ 0000000]
lhs_1                 (bitconcatenate   ) [ 0000000]
ret_V                 (add              ) [ 0000000]
num_V_2               (partselect       ) [ 0000000]
p_Result_s            (bitselect        ) [ 0000000]
p_Result_9            (bitselect        ) [ 0000000]
r                     (icmp             ) [ 0000000]
or_ln412              (or               ) [ 0000000]
and_ln412             (and              ) [ 0000000]
zext_ln415            (zext             ) [ 0000000]
num_V                 (add              ) [ 0000000]
store_ln415           (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
lhs_load              (load             ) [ 0000000]
write_ln0             (write            ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln300">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln309">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln309"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max2_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_V_7_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="firstDense_f_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstDense_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_306_2_VITIS_LOOP_307_3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i55.i36.i19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="lhs_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="h_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten17_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sub_ln309_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln309_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln300_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="0" index="1" bw="21" slack="0"/>
<pin id="99" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln300_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="36" slack="0"/>
<pin id="105" dir="0" index="2" bw="36" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="firstDense_f_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="21" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstDense_f_V_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="max2_V_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="35" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max2_V_0_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux1_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aux2_V/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln300_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="21" slack="0"/>
<pin id="137" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln300_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln309_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln309/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="21" slack="0"/>
<pin id="160" dir="0" index="1" bw="36" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten17_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln306_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln306_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="h_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln306_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln307_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln307/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln306_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln306/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln306_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln306_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln307_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln307/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln306_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln306_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln307_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln309_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln309_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_19_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="1"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln309_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln309_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln309_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln309_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln309_3/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln308_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln308/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln308_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln1168_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="35" slack="1"/>
<pin id="286" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1168/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1171_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="21" slack="1"/>
<pin id="289" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="21" slack="0"/>
<pin id="292" dir="0" index="1" bw="35" slack="0"/>
<pin id="293" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln727_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="55" slack="0"/>
<pin id="298" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="lhs_load_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="36" slack="5"/>
<pin id="302" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lhs_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="55" slack="0"/>
<pin id="305" dir="0" index="1" bw="36" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ret_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="55" slack="0"/>
<pin id="313" dir="0" index="1" bw="55" slack="1"/>
<pin id="314" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="num_V_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="36" slack="0"/>
<pin id="318" dir="0" index="1" bw="55" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="num_V_2/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Result_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="55" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_9_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="55" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="r_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="18" slack="1"/>
<pin id="344" dir="0" index="1" bw="18" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln412_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="and_ln412_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln415_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="num_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="36" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_V/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln415_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="36" slack="0"/>
<pin id="371" dir="0" index="1" bw="36" slack="5"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln415/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="lhs_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="36" slack="4"/>
<pin id="376" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/5 "/>
</bind>
</comp>

<comp id="378" class="1005" name="lhs_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="36" slack="0"/>
<pin id="380" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="386" class="1005" name="h_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="400" class="1005" name="indvar_flatten17_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln309_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln309 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln306_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="4"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="416" class="1005" name="select_ln306_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln306 "/>
</bind>
</comp>

<comp id="422" class="1005" name="select_ln306_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln306_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="firstDense_f_V_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="1"/>
<pin id="430" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="firstDense_f_V_addr "/>
</bind>
</comp>

<comp id="433" class="1005" name="max2_V_0_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max2_V_0_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="aux1_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="35" slack="1"/>
<pin id="440" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="aux1_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="aux2_V_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="1"/>
<pin id="445" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="aux2_V "/>
</bind>
</comp>

<comp id="448" class="1005" name="zext_ln1168_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="55" slack="1"/>
<pin id="450" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1168 "/>
</bind>
</comp>

<comp id="453" class="1005" name="sext_ln1171_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="55" slack="1"/>
<pin id="455" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="458" class="1005" name="r_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="55" slack="1"/>
<pin id="460" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="trunc_ln727_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="18" slack="1"/>
<pin id="465" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln727 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="109" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="90" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="135" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="178" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="190" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="196" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="172" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="204" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="212" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="266"><net_src comp="241" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="277"><net_src comp="249" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="256" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="311" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="311" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="326" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="334" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="316" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="381"><net_src comp="74" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="389"><net_src comp="78" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="396"><net_src comp="82" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="403"><net_src comp="86" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="410"><net_src comp="139" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="415"><net_src comp="166" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="196" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="425"><net_src comp="204" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="431"><net_src comp="109" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="436"><net_src comp="116" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="441"><net_src comp="123" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="446"><net_src comp="129" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="451"><net_src comp="284" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="456"><net_src comp="287" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="461"><net_src comp="290" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="466"><net_src comp="296" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="342" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_V_7_out | {5 }
	Port: firstDense_f_V | {}
 - Input state : 
	Port: master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3 : sext_ln300 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3 : sub_ln309 | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3 : max2_V_0 | {2 3 }
	Port: master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3 : firstDense_f_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten17_load : 1
		icmp_ln306 : 2
		add_ln306_1 : 2
		br_ln306 : 3
		h_load : 1
		i_2_load : 1
		add_ln306 : 2
		icmp_ln307 : 2
		select_ln306 : 3
		select_ln306_1 : 3
		add_ln307 : 4
		store_ln306 : 3
		store_ln306 : 4
		store_ln307 : 5
	State 2
		add_ln309 : 1
		tmp_19_cast : 2
		add_ln309_1 : 3
		zext_ln309_3 : 4
		firstDense_f_V_addr : 5
		add_ln308 : 1
		zext_ln308 : 2
		max2_V_0_addr : 3
		aux1_V : 4
		aux2_V : 6
	State 3
	State 4
		r_V : 1
	State 5
		trunc_ln727 : 1
		write_ln0 : 1
	State 6
		lhs_1 : 1
		ret_V : 2
		num_V_2 : 3
		p_Result_s : 3
		p_Result_9 : 3
		or_ln412 : 4
		and_ln412 : 4
		zext_ln415 : 4
		num_V : 5
		store_ln415 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_290         |    2    |   187   |    69   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln306_1_fu_172     |    0    |    0    |    15   |
|          |      add_ln306_fu_184      |    0    |    0    |    13   |
|          |      add_ln307_fu_212      |    0    |    0    |    13   |
|    add   |      add_ln309_fu_236      |    0    |    0    |    15   |
|          |     add_ln309_1_fu_262     |    0    |    0    |    12   |
|          |      add_ln308_fu_273      |    0    |    0    |    15   |
|          |        ret_V_fu_311        |    0    |    0    |    62   |
|          |        num_V_fu_363        |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln306_fu_166     |    0    |    0    |    11   |
|   icmp   |      icmp_ln307_fu_190     |    0    |    0    |    9    |
|          |          r_fu_342          |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln306_fu_196    |    0    |    0    |    5    |
|          |    select_ln306_1_fu_204   |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln412_fu_347      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln412_fu_353      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |  sub_ln309_read_read_fu_90 |    0    |    0    |    0    |
|          | sext_ln300_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_102   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |   sext_ln300_cast_fu_135   |    0    |    0    |    0    |
|          |     sext_ln1171_fu_287     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln309_fu_139     |    0    |    0    |    0    |
|          |     trunc_ln727_fu_296     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln309_fu_233     |    0    |    0    |    0    |
|          |     zext_ln309_1_fu_256    |    0    |    0    |    0    |
|          |     zext_ln309_2_fu_259    |    0    |    0    |    0    |
|   zext   |     zext_ln309_3_fu_268    |    0    |    0    |    0    |
|          |      zext_ln308_fu_279     |    0    |    0    |    0    |
|          |     zext_ln1168_fu_284     |    0    |    0    |    0    |
|          |      zext_ln415_fu_359     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_19_cast_fu_241     |    0    |    0    |    0    |
|bitconcatenate|        tmp_s_fu_249        |    0    |    0    |    0    |
|          |        lhs_1_fu_303        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       num_V_2_fu_316       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|      p_Result_s_fu_326     |    0    |    0    |    0    |
|          |      p_Result_9_fu_334     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   187   |   303   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       aux1_V_reg_438      |   35   |
|       aux2_V_reg_443      |   21   |
|firstDense_f_V_addr_reg_428|   12   |
|         h_reg_386         |    5   |
|        i_2_reg_393        |    4   |
|     icmp_ln306_reg_412    |    1   |
|  indvar_flatten17_reg_400 |    8   |
|        lhs_reg_378        |   36   |
|   max2_V_0_addr_reg_433   |    8   |
|        r_V_reg_458        |   55   |
|   select_ln306_1_reg_422  |    4   |
|    select_ln306_reg_416   |    5   |
|    sext_ln1171_reg_453    |   55   |
|    trunc_ln309_reg_407    |    8   |
|    trunc_ln727_reg_463    |   18   |
|    zext_ln1168_reg_448    |   55   |
+---------------------------+--------+
|           Total           |   330  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_290    |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_290    |  p1  |   2  |  35  |   70   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   152  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   187  |   303  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   517  |   339  |
+-----------+--------+--------+--------+--------+
