Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bfe5dd2f0cc84b0ca26cc547afd6a077 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_time_impl.sdf", for root module "top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_time_impl.sdf", for root module "top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD2
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.PS7
Compiling module xil_defaultlib.ps7_stub
Compiling module simprims_ver.PULLUP
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.prng_send
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.enc_8b10b
Compiling module simprims_ver.OBUFDS
Compiling secureip modules ...
Compiling module simprims_ver.OSERDESE2(DATA_WIDTH=10,TRISTATE...
Compiling secureip modules ...
Compiling module simprims_ver.OSERDESE2(DATA_WIDTH=10,INIT_OQ=...
Compiling module xil_defaultlib.serdes_10_1__parameterized0
Compiling module xil_defaultlib.serdes_10_1
Compiling module xil_defaultlib.serdes_10_1_0
Compiling module xil_defaultlib.serdes_10_1_1
Compiling module xil_defaultlib.serdes_10_1_2
Compiling module xil_defaultlib.serdes_10_1_3
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_time_impl
