# Vivado timing paths data is represented in anytable format
# The data will be consumed by System Generator Timing Analyzer.

{
    'Data_Collection' => [
        {
            'Vivado_Stage' => 'Post Synthesis',
            'Top_Module' => 'axis_morph',
            'HDL_Language' => 'vhdl',
            'Netlist_Crossprobe_File' => 'axis_morph.vhd.at',
        }
    ],
    'setup' => [
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 13.881,
            'Delay' => 5.115,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.970,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.685,
            'Delay' => 4.912,
            'Logic_Delay' => 1.269,
            'Routing_Delay' => 3.643,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.685,
            'Delay' => 4.912,
            'Logic_Delay' => 1.269,
            'Routing_Delay' => 3.643,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.813,
            'Delay' => 4.784,
            'Logic_Delay' => 2.309,
            'Routing_Delay' => 2.475,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 14.938,
            'Delay' => 4.659,
            'Logic_Delay' => 2.184,
            'Routing_Delay' => 2.475,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 14.985,
            'Delay' => 4.056,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 3.035,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 14.985,
            'Delay' => 4.056,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 3.035,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.060,
            'Delay' => 4.537,
            'Logic_Delay' => 2.228,
            'Routing_Delay' => 2.309,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.111,
            'Delay' => 4.486,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 3.317,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.111,
            'Delay' => 4.486,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 3.317,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.122,
            'Delay' => 4.475,
            'Logic_Delay' => 2.306,
            'Routing_Delay' => 2.169,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.141,
            'Delay' => 4.456,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.311,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.141,
            'Delay' => 4.456,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.311,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.168,
            'Delay' => 4.429,
            'Logic_Delay' => 1.963,
            'Routing_Delay' => 2.466,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.185,
            'Delay' => 4.412,
            'Logic_Delay' => 2.103,
            'Routing_Delay' => 2.309,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.231,
            'Delay' => 4.366,
            'Logic_Delay' => 2.197,
            'Routing_Delay' => 2.169,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.239,
            'Delay' => 4.358,
            'Logic_Delay' => 2.190,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.301,
            'Delay' => 4.296,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.151,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.309,
            'Delay' => 4.288,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 3.151,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.348,
            'Delay' => 4.249,
            'Logic_Delay' => 2.081,
            'Routing_Delay' => 2.168,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[1]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.367,
            'Delay' => 4.230,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.085,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.367,
            'Delay' => 4.230,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.085,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.374,
            'Delay' => 4.223,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.078,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[0]_i_2__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.374,
            'Delay' => 4.223,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.078,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[0]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.374,
            'Delay' => 4.223,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.078,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[0]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.374,
            'Delay' => 4.223,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 3.078,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 15.381,
            'Delay' => 3.970,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.799,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.397,
            'Delay' => 4.200,
            'Logic_Delay' => 1.900,
            'Routing_Delay' => 2.300,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 15.609,
            'Delay' => 3.387,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.490,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.690,
            'Delay' => 3.907,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 2.738,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.691,
            'Delay' => 3.906,
            'Logic_Delay' => 1.746,
            'Routing_Delay' => 2.160,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.714,
            'Delay' => 3.883,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.738,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.754,
            'Delay' => 3.843,
            'Logic_Delay' => 2.079,
            'Routing_Delay' => 1.764,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[10]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[5]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[8]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.820,
            'Delay' => 3.777,
            'Logic_Delay' => 1.145,
            'Routing_Delay' => 2.632,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.870,
            'Delay' => 3.727,
            'Logic_Delay' => 1.568,
            'Routing_Delay' => 2.159,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.897,
            'Delay' => 3.700,
            'Logic_Delay' => 1.936,
            'Routing_Delay' => 1.764,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_payload_i[31]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.926,
            'Delay' => 3.425,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.404,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.945,
            'Delay' => 3.406,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.385,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.961,
            'Delay' => 3.390,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.369,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 15.975,
            'Delay' => 3.622,
            'Logic_Delay' => 2.048,
            'Routing_Delay' => 1.574,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.002,
            'Delay' => 3.612,
            'Logic_Delay' => 1.925,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.011,
            'Delay' => 3.586,
            'Logic_Delay' => 1.963,
            'Routing_Delay' => 1.623,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.055,
            'Delay' => 3.542,
            'Logic_Delay' => 1.967,
            'Routing_Delay' => 1.575,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 16.059,
            'Delay' => 2.937,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 2.040,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.066,
            'Delay' => 3.531,
            'Logic_Delay' => 1.957,
            'Routing_Delay' => 1.574,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.078,
            'Delay' => 3.551,
            'Logic_Delay' => 1.864,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.081,
            'Delay' => 3.548,
            'Logic_Delay' => 1.864,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.084,
            'Delay' => 3.545,
            'Logic_Delay' => 1.858,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.128,
            'Delay' => 3.469,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.128,
            'Delay' => 3.469,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[1]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.128,
            'Delay' => 3.469,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.128,
            'Delay' => 3.469,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.136,
            'Delay' => 3.461,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/cnt_read[4]_i_3__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[2]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.136,
            'Delay' => 3.461,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 2.298,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.146,
            'Delay' => 3.451,
            'Logic_Delay' => 1.876,
            'Routing_Delay' => 1.575,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.150,
            'Delay' => 3.447,
            'Logic_Delay' => 2.061,
            'Routing_Delay' => 1.386,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.151,
            'Delay' => 3.463,
            'Logic_Delay' => 1.779,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.154,
            'Delay' => 3.443,
            'Logic_Delay' => 1.820,
            'Routing_Delay' => 1.623,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.159,
            'Delay' => 3.470,
            'Logic_Delay' => 1.783,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.166,
            'Delay' => 3.431,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.260,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_3',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.166,
            'Delay' => 3.431,
            'Logic_Delay' => 1.171,
            'Routing_Delay' => 2.260,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_axburst_eq0_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.177,
            'Delay' => 3.420,
            'Logic_Delay' => 1.169,
            'Routing_Delay' => 2.251,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_pending_r_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_axburst_eq1_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.181,
            'Delay' => 3.416,
            'Logic_Delay' => 1.195,
            'Routing_Delay' => 2.221,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.183,
            'Delay' => 3.446,
            'Logic_Delay' => 1.759,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.185,
            'Delay' => 3.412,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.391,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.186,
            'Delay' => 3.443,
            'Logic_Delay' => 1.759,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.195,
            'Delay' => 3.434,
            'Logic_Delay' => 1.747,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.198,
            'Delay' => 3.431,
            'Logic_Delay' => 1.747,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.201,
            'Delay' => 3.428,
            'Logic_Delay' => 1.741,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.204,
            'Delay' => 3.425,
            'Logic_Delay' => 1.741,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.207,
            'Delay' => 3.422,
            'Logic_Delay' => 1.747,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.266,
            'Delay' => 3.254,
            'Logic_Delay' => 2.454,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.267,
            'Delay' => 3.330,
            'Logic_Delay' => 1.944,
            'Routing_Delay' => 1.386,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.276,
            'Delay' => 3.353,
            'Logic_Delay' => 1.666,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.279,
            'Delay' => 3.350,
            'Logic_Delay' => 1.666,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.281,
            'Delay' => 3.316,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.179,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.281,
            'Delay' => 3.316,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.179,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.281,
            'Delay' => 3.316,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.179,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_6',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_5',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[11]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.281,
            'Delay' => 3.316,
            'Logic_Delay' => 1.137,
            'Routing_Delay' => 2.179,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.288,
            'Delay' => 3.341,
            'Logic_Delay' => 1.666,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.297,
            'Delay' => 3.300,
            'Logic_Delay' => 1.735,
            'Routing_Delay' => 1.565,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.300,
            'Delay' => 3.329,
            'Logic_Delay' => 1.642,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.303,
            'Delay' => 3.326,
            'Logic_Delay' => 1.642,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.307,
            'Delay' => 3.290,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 2.253,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.312,
            'Delay' => 3.317,
            'Logic_Delay' => 1.630,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.312,
            'Delay' => 3.317,
            'Logic_Delay' => 1.642,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.315,
            'Delay' => 3.314,
            'Logic_Delay' => 1.630,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.318,
            'Delay' => 3.311,
            'Logic_Delay' => 1.624,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.321,
            'Delay' => 3.308,
            'Logic_Delay' => 1.624,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.324,
            'Delay' => 3.305,
            'Logic_Delay' => 1.630,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.330,
            'Delay' => 3.299,
            'Logic_Delay' => 1.624,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_6__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.339,
            'Delay' => 3.258,
            'Logic_Delay' => 1.541,
            'Routing_Delay' => 1.717,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.382,
            'Delay' => 3.215,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.261,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.382,
            'Delay' => 3.215,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.261,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.388,
            'Delay' => 3.209,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.255,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.388,
            'Delay' => 3.209,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.255,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[3]_i_5__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.391,
            'Delay' => 3.206,
            'Logic_Delay' => 1.640,
            'Routing_Delay' => 1.566,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.393,
            'Delay' => 3.236,
            'Logic_Delay' => 1.549,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.396,
            'Delay' => 3.233,
            'Logic_Delay' => 1.549,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_5',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]_i_2',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_i_3',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.397,
            'Delay' => 3.200,
            'Logic_Delay' => 1.980,
            'Routing_Delay' => 1.220,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.399,
            'Delay' => 3.198,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.244,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.399,
            'Delay' => 3.198,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.244,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.399,
            'Delay' => 3.198,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.244,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.399,
            'Delay' => 3.198,
            'Logic_Delay' => 1.954,
            'Routing_Delay' => 1.244,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[8]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_4__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.404,
            'Delay' => 3.193,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 2.172,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.405,
            'Delay' => 3.224,
            'Logic_Delay' => 1.549,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 16.414,
            'Delay' => 2.627,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.730,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.417,
            'Delay' => 3.212,
            'Logic_Delay' => 1.525,
            'Routing_Delay' => 1.687,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.420,
            'Delay' => 3.209,
            'Logic_Delay' => 1.525,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.429,
            'Delay' => 3.200,
            'Logic_Delay' => 1.525,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.476,
            'Delay' => 3.153,
            'Logic_Delay' => 1.822,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.490,
            'Delay' => 2.861,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.496,
            'Delay' => 2.855,
            'Logic_Delay' => 1.550,
            'Routing_Delay' => 1.305,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.513,
            'Delay' => 2.838,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.516,
            'Delay' => 2.835,
            'Logic_Delay' => 1.481,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[0]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[3]_i_1__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.540,
            'Delay' => 3.057,
            'Logic_Delay' => 1.163,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_4',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.548,
            'Delay' => 3.049,
            'Logic_Delay' => 1.155,
            'Routing_Delay' => 1.894,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.549,
            'Delay' => 3.080,
            'Logic_Delay' => 1.402,
            'Routing_Delay' => 1.678,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.552,
            'Delay' => 3.077,
            'Logic_Delay' => 1.402,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.561,
            'Delay' => 3.068,
            'Logic_Delay' => 1.402,
            'Routing_Delay' => 1.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.581,
            'Delay' => 3.048,
            'Logic_Delay' => 1.717,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.593,
            'Delay' => 3.036,
            'Logic_Delay' => 1.705,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 16.597,
            'Delay' => 2.513,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.616,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.599,
            'Delay' => 3.030,
            'Logic_Delay' => 1.699,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.612,
            'Delay' => 3.017,
            'Logic_Delay' => 1.339,
            'Routing_Delay' => 1.678,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.615,
            'Delay' => 3.014,
            'Logic_Delay' => 1.339,
            'Routing_Delay' => 1.675,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.624,
            'Delay' => 3.005,
            'Logic_Delay' => 1.339,
            'Routing_Delay' => 1.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.674,
            'Delay' => 2.955,
            'Logic_Delay' => 1.624,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.698,
            'Delay' => 2.931,
            'Logic_Delay' => 1.600,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 16.720,
            'Delay' => 2.631,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.734,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.728,
            'Delay' => 2.869,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.848,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.728,
            'Delay' => 2.869,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.848,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.728,
            'Delay' => 2.869,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.848,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.729,
            'Delay' => 2.868,
            'Logic_Delay' => 1.608,
            'Routing_Delay' => 1.260,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.729,
            'Delay' => 2.868,
            'Logic_Delay' => 1.608,
            'Routing_Delay' => 1.260,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.730,
            'Delay' => 2.867,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.846,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.730,
            'Delay' => 2.867,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.846,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.730,
            'Delay' => 2.867,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.846,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.738,
            'Delay' => 2.859,
            'Logic_Delay' => 1.013,
            'Routing_Delay' => 1.846,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.739,
            'Delay' => 2.858,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.811,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_3',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_i_1__1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.747,
            'Delay' => 2.850,
            'Logic_Delay' => 1.039,
            'Routing_Delay' => 1.811,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.755,
            'Delay' => 2.355,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.582,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.758,
            'Delay' => 2.839,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.818,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.760,
            'Delay' => 2.837,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.760,
            'Delay' => 2.837,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.760,
            'Delay' => 2.837,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.760,
            'Delay' => 2.837,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[6]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.760,
            'Delay' => 2.837,
            'Logic_Delay' => 1.037,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.768,
            'Delay' => 2.829,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.784,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_3__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_pending_r_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.768,
            'Delay' => 2.829,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.784,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[7]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.768,
            'Delay' => 2.829,
            'Logic_Delay' => 1.029,
            'Routing_Delay' => 1.800,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/FSM_sequential_state[1]_i_4',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/FSM_sequential_state[1]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state[0]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 16.782,
            'Delay' => 2.815,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.794,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/FSM_sequential_state[1]_i_4',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/FSM_sequential_state[1]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.782,
            'Delay' => 2.815,
            'Logic_Delay' => 1.021,
            'Routing_Delay' => 1.794,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0',
                     'Ref_Name' => 'CARRY4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.810,
            'Delay' => 2.787,
            'Logic_Delay' => 1.320,
            'Routing_Delay' => 1.467,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.817,
            'Delay' => 2.812,
            'Logic_Delay' => 1.324,
            'Routing_Delay' => 1.488,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.820,
            'Delay' => 2.809,
            'Logic_Delay' => 1.324,
            'Routing_Delay' => 1.485,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1046',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1046',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0',
                },
            ],
            'Slack' => 16.822,
            'Delay' => 2.775,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.878,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 16.829,
            'Delay' => 2.800,
            'Logic_Delay' => 1.324,
            'Routing_Delay' => 1.476,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
            ],
            'Slack' => 16.837,
            'Delay' => 2.760,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.863,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.856,
            'Delay' => 2.773,
            'Logic_Delay' => 1.451,
            'Routing_Delay' => 1.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.863,
            'Delay' => 2.734,
            'Logic_Delay' => 1.045,
            'Routing_Delay' => 1.689,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 16.876,
            'Delay' => 2.165,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.392,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[12]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[14]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[16]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[18]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[20]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[22]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[24]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[26]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[28]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[2]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[30]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[32]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[4]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[6]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[8]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[9]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.878,
            'Delay' => 2.719,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.890,
            'Delay' => 2.739,
            'Logic_Delay' => 1.417,
            'Routing_Delay' => 1.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[5]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.893,
            'Delay' => 2.704,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[36]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[38]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[40]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[42]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[46]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.897,
            'Delay' => 2.700,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.899,
            'Delay' => 2.698,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.777,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[0]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[11]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[15]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[19]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[21]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[23]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[25]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[27]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[29]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[3]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[5]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[7]_i_1__2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.902,
            'Delay' => 2.695,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.798,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 16.906,
            'Delay' => 2.445,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.548,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.907,
            'Delay' => 2.690,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.769,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.908,
            'Delay' => 2.689,
            'Logic_Delay' => 1.776,
            'Routing_Delay' => 0.913,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.917,
            'Delay' => 2.680,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.783,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.920,
            'Delay' => 2.709,
            'Logic_Delay' => 1.387,
            'Routing_Delay' => 1.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[35]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[37]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[39]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[41]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[43]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.921,
            'Delay' => 2.676,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.779,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 16.922,
            'Delay' => 2.707,
            'Logic_Delay' => 2.228,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 16.932,
            'Delay' => 2.665,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 0.913,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.954,
            'Delay' => 2.067,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.294,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 16.954,
            'Delay' => 2.067,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.294,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 16.992,
            'Delay' => 2.637,
            'Logic_Delay' => 1.149,
            'Routing_Delay' => 1.488,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 16.995,
            'Delay' => 2.634,
            'Logic_Delay' => 1.149,
            'Routing_Delay' => 1.485,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 17.004,
            'Delay' => 2.625,
            'Logic_Delay' => 1.149,
            'Routing_Delay' => 1.476,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.013,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.014,
            'Delay' => 2.615,
            'Logic_Delay' => 1.293,
            'Routing_Delay' => 1.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.016,
            'Delay' => 2.581,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.016,
            'Delay' => 2.581,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.684,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.027,
            'Delay' => 2.602,
            'Logic_Delay' => 2.123,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 8,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.039,
            'Delay' => 2.590,
            'Logic_Delay' => 2.111,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.043,
            'Delay' => 2.067,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.294,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.045,
            'Delay' => 2.584,
            'Logic_Delay' => 2.105,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.100,
            'Delay' => 2.251,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.354,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 2.528,
            'Logic_Delay' => 1.862,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__0',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__0',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__0',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_i_1__0',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.101,
            'Delay' => 1.895,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.122,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.103,
            'Delay' => 2.248,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.351,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.104,
            'Delay' => 1.892,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.119,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.113,
            'Delay' => 2.516,
            'Logic_Delay' => 1.850,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.119,
            'Delay' => 2.510,
            'Logic_Delay' => 1.844,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.119,
            'Delay' => 1.902,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.129,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.119,
            'Delay' => 1.902,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.129,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.119,
            'Delay' => 1.902,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.129,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.119,
            'Delay' => 1.902,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.129,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.120,
            'Delay' => 2.509,
            'Logic_Delay' => 2.030,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.140,
            'Delay' => 2.457,
            'Logic_Delay' => 1.047,
            'Routing_Delay' => 1.410,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.144,
            'Delay' => 2.485,
            'Logic_Delay' => 2.006,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 7,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.156,
            'Delay' => 2.473,
            'Logic_Delay' => 1.994,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.162,
            'Delay' => 2.467,
            'Logic_Delay' => 1.988,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.194,
            'Delay' => 2.435,
            'Logic_Delay' => 1.769,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[51]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.196,
            'Delay' => 2.401,
            'Logic_Delay' => 1.601,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.152,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.355,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[53]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[55]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[57]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[59]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[61]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.199,
            'Delay' => 2.398,
            'Logic_Delay' => 1.598,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[12]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[14]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[16]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[18]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[20]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[24]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[4]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[8]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[9]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.202,
            'Delay' => 2.395,
            'Logic_Delay' => 1.595,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.203,
            'Delay' => 2.394,
            'Logic_Delay' => 1.594,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.206,
            'Delay' => 2.145,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.348,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.208,
            'Delay' => 1.902,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.129,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[12]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[14]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[16]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[18]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[20]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[22]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[2]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[4]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[6]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[8]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[9]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.211,
            'Delay' => 2.386,
            'Logic_Delay' => 1.586,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.214,
            'Delay' => 2.137,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 1.340,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.218,
            'Delay' => 2.411,
            'Logic_Delay' => 1.745,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.219,
            'Delay' => 2.378,
            'Logic_Delay' => 1.578,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[54]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.220,
            'Delay' => 2.377,
            'Logic_Delay' => 1.577,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[32]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.222,
            'Delay' => 2.375,
            'Logic_Delay' => 1.575,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[34]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.222,
            'Delay' => 2.375,
            'Logic_Delay' => 1.575,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[54]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[56]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[58]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[60]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.223,
            'Delay' => 2.374,
            'Logic_Delay' => 1.574,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[10]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[13]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[15]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[17]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[19]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[1]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[21]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[23]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[29]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[5]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.226,
            'Delay' => 2.371,
            'Logic_Delay' => 1.571,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[38]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.227,
            'Delay' => 2.370,
            'Logic_Delay' => 1.570,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.230,
            'Delay' => 2.399,
            'Logic_Delay' => 1.733,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.230,
            'Delay' => 2.367,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.230,
            'Delay' => 2.367,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1188',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1188',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/subsystem/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.subsystem.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_78b90fd84e',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1188',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1188',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/subsystem/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.subsystem.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_78b90fd84e',
                },
            ],
            'Slack' => 17.232,
            'Delay' => 2.138,
            'Logic_Delay' => 1.373,
            'Routing_Delay' => 0.765,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[45]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.233,
            'Delay' => 2.364,
            'Logic_Delay' => 1.564,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[47]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.233,
            'Delay' => 2.364,
            'Logic_Delay' => 1.564,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[3]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.234,
            'Delay' => 2.363,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.466,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[0]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[10]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[13]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[15]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[17]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[19]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[1]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[21]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[23]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[25]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[29]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[5]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.235,
            'Delay' => 2.362,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.236,
            'Delay' => 2.393,
            'Logic_Delay' => 1.727,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.237,
            'Delay' => 2.392,
            'Logic_Delay' => 1.913,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[36]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.238,
            'Delay' => 2.359,
            'Logic_Delay' => 1.559,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[39]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.239,
            'Delay' => 2.358,
            'Logic_Delay' => 1.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.108,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.335,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.354,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.457,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.354,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.457,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.243,
            'Delay' => 2.354,
            'Logic_Delay' => 1.554,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.462,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[33]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.246,
            'Delay' => 2.351,
            'Logic_Delay' => 1.551,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[6]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.443,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[44]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 1.540,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.257,
            'Delay' => 2.340,
            'Logic_Delay' => 1.540,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr[11]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.259,
            'Delay' => 2.092,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.319,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.261,
            'Delay' => 2.368,
            'Logic_Delay' => 1.889,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 6,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.262,
            'Delay' => 2.335,
            'Logic_Delay' => 1.535,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[38]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.263,
            'Delay' => 2.334,
            'Logic_Delay' => 1.534,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.265,
            'Delay' => 2.332,
            'Logic_Delay' => 0.889,
            'Routing_Delay' => 1.443,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.084,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.311,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.267,
            'Delay' => 2.253,
            'Logic_Delay' => 1.453,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[45]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.269,
            'Delay' => 2.328,
            'Logic_Delay' => 1.528,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[47]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.269,
            'Delay' => 2.328,
            'Logic_Delay' => 1.528,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.359,
            'Logic_Delay' => 1.472,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.359,
            'Logic_Delay' => 1.472,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.250,
            'Logic_Delay' => 1.450,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[32]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.327,
            'Logic_Delay' => 1.527,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[34]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.270,
            'Delay' => 2.327,
            'Logic_Delay' => 1.527,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.356,
            'Logic_Delay' => 1.877,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.273,
            'Delay' => 2.247,
            'Logic_Delay' => 1.447,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.274,
            'Delay' => 2.246,
            'Logic_Delay' => 1.446,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.274,
            'Delay' => 2.246,
            'Logic_Delay' => 1.446,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.276,
            'Delay' => 2.353,
            'Logic_Delay' => 1.466,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.279,
            'Delay' => 2.350,
            'Logic_Delay' => 1.871,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.282,
            'Delay' => 2.238,
            'Logic_Delay' => 1.438,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.283,
            'Delay' => 2.314,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1__2',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.283,
            'Delay' => 2.314,
            'Logic_Delay' => 1.514,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.290,
            'Delay' => 2.230,
            'Logic_Delay' => 1.430,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.290,
            'Delay' => 2.230,
            'Logic_Delay' => 1.430,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.227,
            'Logic_Delay' => 1.427,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[44]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.304,
            'Logic_Delay' => 1.504,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[46]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.293,
            'Delay' => 2.304,
            'Logic_Delay' => 1.504,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[33]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.294,
            'Delay' => 2.303,
            'Logic_Delay' => 1.503,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.304,
            'Delay' => 2.216,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.309,
            'Delay' => 2.211,
            'Logic_Delay' => 1.411,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.309,
            'Delay' => 2.211,
            'Logic_Delay' => 1.411,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.310,
            'Delay' => 2.210,
            'Logic_Delay' => 1.410,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.310,
            'Delay' => 2.210,
            'Logic_Delay' => 1.410,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.311,
            'Delay' => 2.318,
            'Logic_Delay' => 1.652,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.322,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.335,
            'Delay' => 2.294,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.339,
            'Delay' => 2.258,
            'Logic_Delay' => 1.458,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.339,
            'Delay' => 2.258,
            'Logic_Delay' => 1.458,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.339,
            'Delay' => 2.258,
            'Logic_Delay' => 1.458,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.340,
            'Delay' => 2.180,
            'Logic_Delay' => 1.380,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.341,
            'Delay' => 2.179,
            'Logic_Delay' => 1.379,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.344,
            'Delay' => 2.007,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.234,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.347,
            'Delay' => 2.282,
            'Logic_Delay' => 1.616,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.351,
            'Delay' => 2.246,
            'Logic_Delay' => 0.915,
            'Routing_Delay' => 1.331,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.351,
            'Delay' => 2.278,
            'Logic_Delay' => 1.391,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.351,
            'Delay' => 2.278,
            'Logic_Delay' => 1.391,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.352,
            'Delay' => 2.245,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1__1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.352,
            'Delay' => 2.245,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.352,
            'Delay' => 2.245,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.352,
            'Delay' => 2.245,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.324,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.353,
            'Delay' => 2.276,
            'Logic_Delay' => 1.610,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.354,
            'Delay' => 2.275,
            'Logic_Delay' => 1.796,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[0]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[1]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.360,
            'Delay' => 2.237,
            'Logic_Delay' => 0.921,
            'Routing_Delay' => 1.316,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1046',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1046',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.363,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.364,
            'Delay' => 2.233,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.336,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.367,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.375,
            'Delay' => 2.254,
            'Logic_Delay' => 1.367,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.375,
            'Delay' => 2.254,
            'Logic_Delay' => 1.367,
            'Routing_Delay' => 0.887,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.378,
            'Delay' => 2.251,
            'Logic_Delay' => 1.772,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 5,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_i_1__2',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.388,
            'Delay' => 2.209,
            'Logic_Delay' => 1.409,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.388,
            'Delay' => 2.209,
            'Logic_Delay' => 1.409,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.390,
            'Delay' => 2.239,
            'Logic_Delay' => 1.760,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.396,
            'Delay' => 2.233,
            'Logic_Delay' => 1.754,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/POR_SRL_I',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.396,
            'Delay' => 2.201,
            'Logic_Delay' => 1.752,
            'Routing_Delay' => 0.449,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.421,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.421,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.428,
            'Delay' => 2.201,
            'Logic_Delay' => 1.535,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.441,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_115',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_115',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/grey_to_binary/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.grey_to_binary.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_12b5d4f02e',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_115',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_115',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/grey_to_binary/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.grey_to_binary.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_12b5d4f02e',
                },
            ],
            'Slack' => 17.445,
            'Delay' => 2.152,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.255,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.445,
            'Delay' => 2.152,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.255,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.452,
            'Delay' => 2.177,
            'Logic_Delay' => 1.511,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.464,
            'Delay' => 2.165,
            'Logic_Delay' => 1.499,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[3]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.469,
            'Delay' => 2.128,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.231,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.470,
            'Delay' => 2.159,
            'Logic_Delay' => 1.493,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.471,
            'Delay' => 2.158,
            'Logic_Delay' => 1.679,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[3]_i_2__0',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[3]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.472,
            'Delay' => 2.125,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.228,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.495,
            'Delay' => 2.134,
            'Logic_Delay' => 1.655,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 4,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state[1]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.499,
            'Delay' => 2.098,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.201,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.502,
            'Delay' => 2.002,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.229,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.506,
            'Delay' => 2.123,
            'Logic_Delay' => 1.245,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.506,
            'Delay' => 2.123,
            'Logic_Delay' => 1.245,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.507,
            'Delay' => 2.122,
            'Logic_Delay' => 1.643,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.513,
            'Delay' => 2.116,
            'Logic_Delay' => 1.637,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.517,
            'Delay' => 1.987,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.214,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.521,
            'Delay' => 1.983,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.210,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.532,
            'Delay' => 1.972,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.344,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.532,
            'Delay' => 1.972,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.344,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.534,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.545,
            'Delay' => 2.084,
            'Logic_Delay' => 1.418,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.547,
            'Delay' => 1.804,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.031,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.569,
            'Delay' => 2.060,
            'Logic_Delay' => 1.394,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.571,
            'Delay' => 2.058,
            'Logic_Delay' => 1.180,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.571,
            'Delay' => 2.058,
            'Logic_Delay' => 1.180,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.581,
            'Delay' => 2.048,
            'Logic_Delay' => 1.382,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.582,
            'Delay' => 1.234,
            'Logic_Delay' => 0.434,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.587,
            'Delay' => 2.042,
            'Logic_Delay' => 1.376,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.588,
            'Delay' => 2.041,
            'Logic_Delay' => 1.562,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
            ],
            'Slack' => 17.612,
            'Delay' => 2.017,
            'Logic_Delay' => 1.538,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.612,
            'Delay' => 2.017,
            'Logic_Delay' => 1.538,
            'Routing_Delay' => 0.479,
            'Logic_Levels' => 3,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.634,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.635,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.655,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.662,
            'Delay' => 1.967,
            'Logic_Delay' => 1.301,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.686,
            'Delay' => 1.943,
            'Logic_Delay' => 1.277,
            'Routing_Delay' => 0.666,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.689,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bvalid_i_i_3',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.691,
            'Delay' => 1.906,
            'Logic_Delay' => 0.923,
            'Routing_Delay' => 0.983,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 17.696,
            'Delay' => 1.901,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 1.004,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.711,
            'Delay' => 1.640,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.867,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1/inst/PS7_i',
                     'Ref_Name' => 'PS7',
                },
            ],
            'Slack' => 17.727,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_351',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_351',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__1',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1353',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1353',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_15',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_388',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_388',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__2',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_425',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_425',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__3',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_462',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_462',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__4',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1323',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1323',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_13',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_499',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_499',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__5',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_536',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_536',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__6',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_573',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_573',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__7',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1293',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1293',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_12',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_610',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_610',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__8',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1167',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1167',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/subsystem/convert',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.subsystem.convert',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlconvert',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1553',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1553',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__parameterized0',
                },
            ],
            'Slack' => 17.738,
            'Delay' => 1.278,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
            ],
            'Slack' => 17.743,
            'Delay' => 1.886,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
            ],
            'Slack' => 17.743,
            'Delay' => 1.886,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.743,
            'Delay' => 1.886,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 17.796,
            'Delay' => 1.801,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.028,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 17.799,
            'Delay' => 1.798,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.025,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__3',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__4',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.802,
            'Delay' => 1.795,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.022,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
            ],
            'Slack' => 17.808,
            'Delay' => 1.821,
            'Logic_Delay' => 1.351,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
            ],
            'Slack' => 17.808,
            'Delay' => 1.821,
            'Logic_Delay' => 1.351,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
            ],
            'Slack' => 17.808,
            'Delay' => 1.821,
            'Logic_Delay' => 1.351,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.808,
            'Delay' => 1.821,
            'Logic_Delay' => 1.351,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 17.808,
            'Delay' => 1.789,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.016,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.821,
            'Delay' => 1.776,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.003,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[2]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.824,
            'Delay' => 1.773,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.000,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.824,
            'Delay' => 1.773,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 1.000,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[4]_i_1__0',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2',
                     'Ref_Name' => 'LUT6',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.827,
            'Delay' => 1.770,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.997,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.841,
            'Delay' => 1.756,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.983,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
            ],
            'Slack' => 17.842,
            'Delay' => 1.787,
            'Logic_Delay' => 1.317,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.884,
            'Delay' => 1.713,
            'Logic_Delay' => 0.897,
            'Routing_Delay' => 0.816,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.891,
            'Delay' => 1.738,
            'Logic_Delay' => 1.416,
            'Routing_Delay' => 0.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 17.919,
            'Delay' => 1.710,
            'Logic_Delay' => 0.832,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 17.919,
            'Delay' => 1.710,
            'Logic_Delay' => 0.832,
            'Routing_Delay' => 0.878,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 17.929,
            'Delay' => 1.668,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.869,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 17.932,
            'Delay' => 1.665,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.866,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
            ],
            'Slack' => 17.933,
            'Delay' => 1.576,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.803,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.936,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 17.941,
            'Delay' => 1.656,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.857,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.951,
            'Delay' => 1.646,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.847,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[5]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.951,
            'Delay' => 1.646,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.847,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[5]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.954,
            'Delay' => 1.643,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.844,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 17.956,
            'Delay' => 1.673,
            'Logic_Delay' => 1.351,
            'Routing_Delay' => 0.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 17.957,
            'Delay' => 1.640,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.841,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.957,
            'Delay' => 1.640,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.841,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 17.957,
            'Delay' => 1.640,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.841,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
            ],
            'Slack' => 17.959,
            'Delay' => 1.670,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
            ],
            'Slack' => 17.959,
            'Delay' => 1.670,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
            ],
            'Slack' => 17.959,
            'Delay' => 1.670,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
            ],
            'Slack' => 17.959,
            'Delay' => 1.670,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 17.959,
            'Delay' => 1.670,
            'Logic_Delay' => 1.200,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.964,
            'Delay' => 1.633,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.834,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.968,
            'Delay' => 1.629,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.830,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
            ],
            'Slack' => 17.969,
            'Delay' => 1.628,
            'Logic_Delay' => 1.628,
            'Routing_Delay' => 0.000,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[1]_i_1',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.975,
            'Delay' => 1.622,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.849,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_int_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/seq_clr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.976,
            'Delay' => 0.849,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[1]_i_1__0',
                     'Ref_Name' => 'LUT5',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.977,
            'Delay' => 1.620,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.847,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.980,
            'Delay' => 0.845,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.367,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
            ],
            'Slack' => 17.981,
            'Delay' => 0.889,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.411,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 17.992,
            'Delay' => 1.605,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.808,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 17.996,
            'Delay' => 1.601,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.804,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 17.999,
            'Delay' => 1.598,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.801,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.001,
            'Delay' => 0.869,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.391,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_asr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_asr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.007,
            'Delay' => 1.590,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.817,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_exr_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/lpf_exr_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.007,
            'Delay' => 1.590,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.817,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 18.008,
            'Delay' => 1.589,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.792,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.013,
            'Delay' => 1.584,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.787,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[0]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_boundary_axaddr_r[6]_i_1__0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.017,
            'Delay' => 1.580,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.807,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.018,
            'Delay' => 1.579,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.018,
            'Delay' => 1.579,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.018,
            'Delay' => 1.579,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 18.021,
            'Delay' => 1.576,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.803,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 18.022,
            'Delay' => 1.575,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.802,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.024,
            'Delay' => 1.573,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.027,
            'Delay' => 1.570,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.773,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.031,
            'Delay' => 1.566,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.769,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 18.033,
            'Delay' => 1.564,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.791,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.037,
            'Delay' => 1.560,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.787,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.042,
            'Delay' => 1.555,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.782,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.045,
            'Delay' => 1.552,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.779,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.797,
            'Routing_Delay' => 0.752,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec0',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.048,
            'Delay' => 1.549,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.776,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.051,
            'Delay' => 1.546,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.773,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec[0]_i_1',
                     'Ref_Name' => 'LUT4',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.055,
            'Delay' => 1.542,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.769,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/r_rlast_r_i_1',
                     'Ref_Name' => 'LUT3',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.065,
            'Delay' => 1.532,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.759,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.117,
            'Delay' => 1.480,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.707,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.126,
            'Delay' => 1.471,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.698,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
            ],
            'Slack' => 18.134,
            'Delay' => 1.495,
            'Logic_Delay' => 1.025,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_258',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_258',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized0',
                },
            ],
            'Slack' => 18.134,
            'Delay' => 1.495,
            'Logic_Delay' => 1.025,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_227',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_227',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
            ],
            'Slack' => 18.134,
            'Delay' => 1.495,
            'Logic_Delay' => 1.025,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_289',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_289',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_320',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_320',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized2',
                },
            ],
            'Slack' => 18.134,
            'Delay' => 1.495,
            'Logic_Delay' => 1.025,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_747',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_747',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized4',
                },
            ],
            'Slack' => 18.134,
            'Delay' => 1.495,
            'Logic_Delay' => 1.025,
            'Routing_Delay' => 0.470,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_351',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_351',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_351',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_351',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__1',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_388',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_388',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_388',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_388',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__2',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_425',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_425',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_425',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_425',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__3',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_462',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_462',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_462',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_462',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__4',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_499',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_499',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__5',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_499',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_499',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__5',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_536',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_536',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__6',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_536',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_536',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__6',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_573',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_573',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_573',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_573',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__7',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_610',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_610',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__8',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_610',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_610',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__8',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_647',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_647',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult',
                },
            ],
            'Slack' => 18.239,
            'Delay' => 1.358,
            'Logic_Delay' => 0.558,
            'Routing_Delay' => 0.800,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.250,
            'Delay' => 1.379,
            'Logic_Delay' => 0.854,
            'Routing_Delay' => 0.525,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/shandshake_r_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.257,
            'Delay' => 1.340,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.541,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
            ],
            'Slack' => 18.260,
            'Delay' => 1.369,
            'Logic_Delay' => 0.854,
            'Routing_Delay' => 0.515,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.264,
            'Delay' => 0.916,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.438,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[14]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[15]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[16]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[18]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[19]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[20]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[21]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[22]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[23]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[24]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[25]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[26]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[27]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[28]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[29]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[30]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[32]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[37]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[38]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[41]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[43]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.268,
            'Delay' => 0.912,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.434,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1293',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1293',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_12',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1323',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1323',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_13',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1353',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1353',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_15',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
            ],
            'Slack' => 18.290,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 18.291,
            'Delay' => 1.306,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.533,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 18.294,
            'Delay' => 1.303,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.530,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.296,
            'Delay' => 0.884,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.406,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 18.303,
            'Delay' => 1.294,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.521,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_716',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_716',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xladdsub__parameterized3',
                },
            ],
            'Slack' => 18.304,
            'Delay' => 1.325,
            'Logic_Delay' => 1.003,
            'Routing_Delay' => 0.322,
            'Logic_Levels' => 2,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.308,
            'Delay' => 1.289,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.516,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.310,
            'Delay' => 1.287,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.313,
            'Delay' => 1.284,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.511,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.313,
            'Delay' => 1.284,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.511,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.313,
            'Delay' => 1.284,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.511,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.316,
            'Delay' => 1.281,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.508,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_388',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_388',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__2',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_191',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_191',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_191',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_191',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f',
                },
            ],
            'Slack' => 18.317,
            'Delay' => 1.280,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_462',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_462',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
            ],
            'Slack' => 18.317,
            'Delay' => 1.280,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_536',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_536',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__6',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_43',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_43',
                },
            ],
            'Slack' => 18.317,
            'Delay' => 1.280,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_610',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_610',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__8',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_218',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_218',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_44',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_218',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_218',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_44',
                },
            ],
            'Slack' => 18.317,
            'Delay' => 1.280,
            'Logic_Delay' => 0.799,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.319,
            'Delay' => 1.278,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.505,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/from_sys_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.321,
            'Delay' => 0.859,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.381,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
            ],
            'Slack' => 18.326,
            'Delay' => 0.854,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.376,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1033',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1033',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized0_39',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.330,
            'Delay' => 1.267,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.494,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/core_dec_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec[2]_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_dec_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.336,
            'Delay' => 1.261,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.488,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_351',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_351',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_191',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_191',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_191',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_191',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_425',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_425',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_200',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_200',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_42',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_499',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_499',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__5',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_43',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_209',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_209',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_43',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_573',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_573',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/mult6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.mult6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlmult__xdcDup__7',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_218',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_218',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_44',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_218',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_218',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/morphing/addsub3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.morphing.addsub3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_addsub_c9b8bf610f_44',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d[1]_inv_i_1',
                     'Ref_Name' => 'LUT2',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.343,
            'Delay' => 1.254,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.481,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1523',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1523',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized3',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1538',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1538',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized4',
                },
            ],
            'Slack' => 18.399,
            'Delay' => 0.939,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.461,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.434,
            'Delay' => 1.163,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.390,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.448,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.448,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1308',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1308',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay4',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay4',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2',
                },
            ],
            'Slack' => 18.448,
            'Delay' => 0.890,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.412,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]',
                     'Ref_Name' => 'FDSE',
                },
            ],
            'Slack' => 18.453,
            'Delay' => 1.144,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.371,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
            ],
            'Slack' => 18.458,
            'Delay' => 0.875,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.397,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1338',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1338',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay6',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay6',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_14',
                },
            ],
            'Slack' => 18.458,
            'Delay' => 0.880,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.402,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1368',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1368',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay8',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay8',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized2_16',
                },
            ],
            'Slack' => 18.458,
            'Delay' => 0.880,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.402,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_789',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_789',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult',
                },
            ],
            'Slack' => 18.461,
            'Delay' => 0.872,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.394,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.465,
            'Delay' => 1.132,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.359,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.467,
            'Delay' => 1.130,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.357,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_855',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_855',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized1',
                },
            ],
            'Slack' => 18.470,
            'Delay' => 0.863,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.385,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.472,
            'Delay' => 1.125,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.472,
            'Delay' => 1.125,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.472,
            'Delay' => 1.125,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.473,
            'Delay' => 0.860,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.382,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.475,
            'Delay' => 0.858,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.380,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.475,
            'Delay' => 1.122,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.349,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32',
                     'Ref_Name' => 'SRLC32E',
                },
            ],
            'Slack' => 18.476,
            'Delay' => 0.862,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.384,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.478,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[44]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.478,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.478,
            'Delay' => 0.855,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.377,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.478,
            'Delay' => 1.119,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.346,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.480,
            'Delay' => 0.853,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.375,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.483,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.483,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.483,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.483,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.483,
            'Delay' => 0.850,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.372,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.486,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.486,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.486,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.486,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.486,
            'Delay' => 0.847,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.369,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.489,
            'Delay' => 0.844,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.366,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1293',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1293',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_12',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.493,
            'Delay' => 0.840,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.362,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.495,
            'Delay' => 1.102,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.329,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1',
                     'Ref_Name' => 'LUT1',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.495,
            'Delay' => 1.102,
            'Logic_Delay' => 0.773,
            'Routing_Delay' => 0.329,
            'Logic_Levels' => 1,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.497,
            'Delay' => 0.836,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.358,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_45',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_45',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/x_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.x_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1059',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1059',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized1',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_64',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_64',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/coordinate_counter/y_counter',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.coordinate_counter.y_counter',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcounter_limit__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1072',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1072',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/signal_correction/register3',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.signal_correction.register3',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister__parameterized2',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1263',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1263',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1323',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1323',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay5',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay5',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_13',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1278',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1278',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay2',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay2',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay__parameterized1',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1353',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1353',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay7',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay7',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay_15',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1646',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1646',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/master_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.master_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1764',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1764',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/slave_fifo/fifo',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.slave_fifo.fifo',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlfifogen_u__parameterized0',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/bsr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/BSR_OUT_DFF[0].FDRE_BSR',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/Core_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/FDRE_inst',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/SEQ/pr_reg',
                     'Ref_Name' => 'FDSE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/PR_OUT_DFF[0].FDRE_PER',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.503,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.505,
            'Delay' => 0.830,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.352,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.510,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.512,
            'Delay' => 0.823,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.345,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_2112',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_2112',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_config_axi_lite_interface',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_config_axi_lite_interface',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_config_axi_lite_interface',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_822',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_822',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/cmult1',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.cmult1',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlcmult__parameterized0',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_910',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_910',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/rgb_to_greyscale/register_x0',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.rgb_to_greyscale.register_x0',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlregister',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1188',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1188',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/subsystem/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.subsystem.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_78b90fd84e',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1167',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1167',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/subsystem/convert',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.subsystem.convert',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xlconvert',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_115',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_115',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/grey_to_binary/relational',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.grey_to_binary.relational',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_sysgen_relational_12b5d4f02e',
                },
                {
                     'HDL_File' => 'axis_morph.vhd',
                     'Line_Num' => 'Line_1248',
                     'HDL_Files' => 'axis_morph.vhd',
                     'Line_Numbers' => 'Line_1248',
                     'Block_Path' => 'axis_morph_bd_i/axis_morph_1/inst/axis_morph_struct/dut/algorithm/windowing/delay',
                     'Hier_Name' => 'axis_morph_bd_wrapper.axis_morph_bd_i.axis_morph_1.inst.axis_morph_struct.dut.algorithm.windowing.delay',
                     'Ref_Name' => 'axis_morph_bd_axis_morph_1_0_axis_morph_xldelay',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.521,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/processing_system_1_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4',
                     'Ref_Name' => 'SRL16E',
                },
            ],
            'Slack' => 18.523,
            'Delay' => 0.812,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.334,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
        {
            'Cells' => [
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3',
                     'Ref_Name' => 'FDRE',
                },
                {
                     'HDL_File' => 'UNFOUND',
                     'Line_Num' => 'Line_000',
                     'HDL_Files' => '',
                     'Line_Numbers' => 'Line_000',
                     'Block_Path' => '',
                     'Hier_Name' => 'axis_morph_bd_i/rst_processing_system_1_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4',
                     'Ref_Name' => 'FDRE',
                },
            ],
            'Slack' => 18.819,
            'Delay' => 0.670,
            'Logic_Delay' => 0.478,
            'Routing_Delay' => 0.192,
            'Logic_Levels' => 0,
            'Launch_Clk' => 'clk_fpga_0',
            'Launch_Clk_Period' => 20.000,
            'Capture_Clk' => 'clk_fpga_0',
            'Capture_Clk_Period' => 20.000,
            'Requirement' => 20.000,
            'MultiCycle_Path' => '',
        },
    ],
}
