{"Source Block": ["oh/elink/hdl/erx_io.v@285:307@HdlStmFor", "   //#############################  \n   BUFIO bufio_lclk (.I(rxi_lclk), \n\t\t     .O(rx_lclk_iddr));\n   //DATA\n   genvar        i;\n   generate for(i=0; i<8; i=i+1)\n     begin : gen_iddr\n\tIDDR #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n\tiddr_data (\n\t\t   .Q1 (rx_word[i]),\n\t\t   .Q2 (rx_word[i+8]),\n\t\t   .C  (rx_lclk_iddr),\n\t\t   .CE (1'b1),\n\t\t   .D  (rxi_delay_out[i]),\n\t\t   .R  (reset),\n\t\t   .S  (1'b0)\n\t\t   );\n     end\n     endgenerate\n\n   //FRAME\n   IDDR #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n\tiddr_frame (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[292, "\tIDDR #(.DDR_CLK_EDGE  (\"SAME_EDGE_PIPELINED\"))\n"], [296, "\t\t   .C  (rx_lclk_iddr),\n"], [299, "\t\t   .R  (reset),\n"]], "Add": [[292, "\tIDDR #(.DDR_CLK_EDGE  (\"SAME_EDGE\"), .SRTYPE(\"ASYNC\"))\n"], [296, "\t\t   .C  (rx_lclk),\n"], [299, "\t\t   .R  (reset_sync),\n"]]}}