`timescale 1ns / 1ps

module tb_design_IF_wrapper;

  // ????????
  reg [31:0] branchAddress_0;
  reg branchTaken_0;
  reg clk_0;
  reg freeze_0;
  reg rst_0;

  // ????????
  wire [31:0] PC_0;
  wire [31:0] instruction_0;

  // ?????????? ?????
  design_IF_wrapper uut (
    .pcOut_0(PC_0),
    .branchAddress_0(branchAddress_0),
    .branchTaken_0(branchTaken_0),
    .clk_0(clk_0),
    .freeze_0(freeze_0),
    .instructionOut_0(instruction_0),
    .rst_0(rst_0)
  );

  // ????? ????
  always #5 clk_0 = ~clk_0;

  initial begin
    // ???????? ?????
    clk_0 = 0;
    rst_0 = 1;
    branchAddress_0 = 32'b0;
    branchTaken_0 = 1'b0;
    freeze_0 = 1'b0;

    // ???? ?????
    #10 rst_0 = 1;
    #10 rst_0 = 0;

    // ????? ??? ???? ????
    #100;

    // ???? ?????????
    $stop;
  end

endmodule
