// Seed: 2787321499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  reg id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27;
  reg id_28 = 1 ? id_6 : 1;
  always @(posedge 1) begin
    id_15 <= id_6;
    id_1  <= 1 - id_18;
  end
endmodule
module module_1;
  reg  id_1;
  wire id_2;
  tri0 id_3;
  module_0(
      id_1, id_2, id_2, id_2, id_3, id_1, id_3, id_3, id_3, id_3, id_2, id_3, id_2
  );
  assign id_3 = 1;
  wire id_4;
  wire id_5;
  initial begin
    id_1 <= 1;
  end
endmodule
