#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f5e0bbe170 .scope module, "parallel_adder_tb" "parallel_adder_tb" 2 2;
 .timescale 0 0;
v000001f5e0c5ce10_0 .var "a", 3 0;
v000001f5e0c5d950_0 .var "b", 3 0;
v000001f5e0c5cf50_0 .var "cin", 0 0;
v000001f5e0c5d3b0_0 .net "cout", 0 0, L_000001f5e0c024d0;  1 drivers
v000001f5e0c5d590_0 .net "s", 3 0, L_000001f5e0c678d0;  1 drivers
S_000001f5e0bbe300 .scope module, "pa" "parallel_adder" 2 7, 3 1 0, S_000001f5e0bbe170;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "cout";
v000001f5e0c5d090_0 .net "a", 3 0, v000001f5e0c5ce10_0;  1 drivers
v000001f5e0c5d130_0 .net "b", 3 0, v000001f5e0c5d950_0;  1 drivers
v000001f5e0c5cb90_0 .net "c1", 0 0, L_000001f5e0c02310;  1 drivers
v000001f5e0c5ccd0_0 .net "c2", 0 0, L_000001f5e0c023f0;  1 drivers
v000001f5e0c5dbd0_0 .net "c3", 0 0, L_000001f5e0c01f90;  1 drivers
v000001f5e0c5ceb0_0 .net "cin", 0 0, v000001f5e0c5cf50_0;  1 drivers
v000001f5e0c5cd70_0 .net "cout", 0 0, L_000001f5e0c024d0;  alias, 1 drivers
v000001f5e0c5d8b0_0 .net "s", 3 0, L_000001f5e0c678d0;  alias, 1 drivers
L_000001f5e0c5d9f0 .part v000001f5e0c5ce10_0, 0, 1;
L_000001f5e0c5da90 .part v000001f5e0c5d950_0, 0, 1;
L_000001f5e0c66750 .part v000001f5e0c5ce10_0, 1, 1;
L_000001f5e0c67dd0 .part v000001f5e0c5d950_0, 1, 1;
L_000001f5e0c66610 .part v000001f5e0c5ce10_0, 2, 1;
L_000001f5e0c66430 .part v000001f5e0c5d950_0, 2, 1;
L_000001f5e0c676f0 .part v000001f5e0c5ce10_0, 3, 1;
L_000001f5e0c67510 .part v000001f5e0c5d950_0, 3, 1;
L_000001f5e0c678d0 .concat8 [ 1 1 1 1], L_000001f5e0c01d60, L_000001f5e0c020e0, L_000001f5e0c01e40, L_000001f5e0c02150;
S_000001f5e0bbd810 .scope module, "f1" "full_adder" 3 5, 3 11 0, S_000001f5e0bbe300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f5e0c02770 .functor XOR 1, L_000001f5e0c5d9f0, L_000001f5e0c5da90, C4<0>, C4<0>;
L_000001f5e0c01d60 .functor XOR 1, L_000001f5e0c02770, v000001f5e0c5cf50_0, C4<0>, C4<0>;
L_000001f5e0c027e0 .functor AND 1, L_000001f5e0c5d9f0, L_000001f5e0c5da90, C4<1>, C4<1>;
L_000001f5e0c02a10 .functor AND 1, L_000001f5e0c5da90, v000001f5e0c5cf50_0, C4<1>, C4<1>;
L_000001f5e0c021c0 .functor OR 1, L_000001f5e0c027e0, L_000001f5e0c02a10, C4<0>, C4<0>;
L_000001f5e0c02a80 .functor AND 1, v000001f5e0c5cf50_0, L_000001f5e0c5d9f0, C4<1>, C4<1>;
L_000001f5e0c02310 .functor OR 1, L_000001f5e0c021c0, L_000001f5e0c02a80, C4<0>, C4<0>;
v000001f5e0bfc670_0 .net *"_ivl_0", 0 0, L_000001f5e0c02770;  1 drivers
v000001f5e0bfcb70_0 .net *"_ivl_10", 0 0, L_000001f5e0c02a80;  1 drivers
v000001f5e0bfbef0_0 .net *"_ivl_4", 0 0, L_000001f5e0c027e0;  1 drivers
v000001f5e0bfbf90_0 .net *"_ivl_6", 0 0, L_000001f5e0c02a10;  1 drivers
v000001f5e0bfc170_0 .net *"_ivl_8", 0 0, L_000001f5e0c021c0;  1 drivers
v000001f5e0c5dd10_0 .net "a", 0 0, L_000001f5e0c5d9f0;  1 drivers
v000001f5e0c5c230_0 .net "b", 0 0, L_000001f5e0c5da90;  1 drivers
v000001f5e0c5cff0_0 .net "cin", 0 0, v000001f5e0c5cf50_0;  alias, 1 drivers
v000001f5e0c5db30_0 .net "cout", 0 0, L_000001f5e0c02310;  alias, 1 drivers
v000001f5e0c5ddb0_0 .net "s", 0 0, L_000001f5e0c01d60;  1 drivers
S_000001f5e0bbd9a0 .scope module, "f2" "full_adder" 3 6, 3 11 0, S_000001f5e0bbe300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f5e0c02af0 .functor XOR 1, L_000001f5e0c66750, L_000001f5e0c67dd0, C4<0>, C4<0>;
L_000001f5e0c020e0 .functor XOR 1, L_000001f5e0c02af0, L_000001f5e0c02310, C4<0>, C4<0>;
L_000001f5e0c02850 .functor AND 1, L_000001f5e0c66750, L_000001f5e0c67dd0, C4<1>, C4<1>;
L_000001f5e0c02bd0 .functor AND 1, L_000001f5e0c67dd0, L_000001f5e0c02310, C4<1>, C4<1>;
L_000001f5e0c01eb0 .functor OR 1, L_000001f5e0c02850, L_000001f5e0c02bd0, C4<0>, C4<0>;
L_000001f5e0c02c40 .functor AND 1, L_000001f5e0c02310, L_000001f5e0c66750, C4<1>, C4<1>;
L_000001f5e0c023f0 .functor OR 1, L_000001f5e0c01eb0, L_000001f5e0c02c40, C4<0>, C4<0>;
v000001f5e0c5c9b0_0 .net *"_ivl_0", 0 0, L_000001f5e0c02af0;  1 drivers
v000001f5e0c5dc70_0 .net *"_ivl_10", 0 0, L_000001f5e0c02c40;  1 drivers
v000001f5e0c5c7d0_0 .net *"_ivl_4", 0 0, L_000001f5e0c02850;  1 drivers
v000001f5e0c5d310_0 .net *"_ivl_6", 0 0, L_000001f5e0c02bd0;  1 drivers
v000001f5e0c5ca50_0 .net *"_ivl_8", 0 0, L_000001f5e0c01eb0;  1 drivers
v000001f5e0c5d770_0 .net "a", 0 0, L_000001f5e0c66750;  1 drivers
v000001f5e0c5cc30_0 .net "b", 0 0, L_000001f5e0c67dd0;  1 drivers
v000001f5e0c5c0f0_0 .net "cin", 0 0, L_000001f5e0c02310;  alias, 1 drivers
v000001f5e0c5d4f0_0 .net "cout", 0 0, L_000001f5e0c023f0;  alias, 1 drivers
v000001f5e0c5de50_0 .net "s", 0 0, L_000001f5e0c020e0;  1 drivers
S_000001f5e0bb6130 .scope module, "f3" "full_adder" 3 7, 3 11 0, S_000001f5e0bbe300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f5e0c01dd0 .functor XOR 1, L_000001f5e0c66610, L_000001f5e0c66430, C4<0>, C4<0>;
L_000001f5e0c01e40 .functor XOR 1, L_000001f5e0c01dd0, L_000001f5e0c023f0, C4<0>, C4<0>;
L_000001f5e0c02380 .functor AND 1, L_000001f5e0c66610, L_000001f5e0c66430, C4<1>, C4<1>;
L_000001f5e0c028c0 .functor AND 1, L_000001f5e0c66430, L_000001f5e0c023f0, C4<1>, C4<1>;
L_000001f5e0c025b0 .functor OR 1, L_000001f5e0c02380, L_000001f5e0c028c0, C4<0>, C4<0>;
L_000001f5e0c01f20 .functor AND 1, L_000001f5e0c023f0, L_000001f5e0c66610, C4<1>, C4<1>;
L_000001f5e0c01f90 .functor OR 1, L_000001f5e0c025b0, L_000001f5e0c01f20, C4<0>, C4<0>;
v000001f5e0c5c550_0 .net *"_ivl_0", 0 0, L_000001f5e0c01dd0;  1 drivers
v000001f5e0c5def0_0 .net *"_ivl_10", 0 0, L_000001f5e0c01f20;  1 drivers
v000001f5e0c5df90_0 .net *"_ivl_4", 0 0, L_000001f5e0c02380;  1 drivers
v000001f5e0c5c690_0 .net *"_ivl_6", 0 0, L_000001f5e0c028c0;  1 drivers
v000001f5e0c5d6d0_0 .net *"_ivl_8", 0 0, L_000001f5e0c025b0;  1 drivers
v000001f5e0c5d630_0 .net "a", 0 0, L_000001f5e0c66610;  1 drivers
v000001f5e0c5d450_0 .net "b", 0 0, L_000001f5e0c66430;  1 drivers
v000001f5e0c5c730_0 .net "cin", 0 0, L_000001f5e0c023f0;  alias, 1 drivers
v000001f5e0c5c870_0 .net "cout", 0 0, L_000001f5e0c01f90;  alias, 1 drivers
v000001f5e0c5c190_0 .net "s", 0 0, L_000001f5e0c01e40;  1 drivers
S_000001f5e0bb62c0 .scope module, "f4" "full_adder" 3 8, 3 11 0, S_000001f5e0bbe300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_000001f5e0c02000 .functor XOR 1, L_000001f5e0c676f0, L_000001f5e0c67510, C4<0>, C4<0>;
L_000001f5e0c02150 .functor XOR 1, L_000001f5e0c02000, L_000001f5e0c01f90, C4<0>, C4<0>;
L_000001f5e0c02230 .functor AND 1, L_000001f5e0c676f0, L_000001f5e0c67510, C4<1>, C4<1>;
L_000001f5e0c02070 .functor AND 1, L_000001f5e0c67510, L_000001f5e0c01f90, C4<1>, C4<1>;
L_000001f5e0c022a0 .functor OR 1, L_000001f5e0c02230, L_000001f5e0c02070, C4<0>, C4<0>;
L_000001f5e0c02460 .functor AND 1, L_000001f5e0c01f90, L_000001f5e0c676f0, C4<1>, C4<1>;
L_000001f5e0c024d0 .functor OR 1, L_000001f5e0c022a0, L_000001f5e0c02460, C4<0>, C4<0>;
v000001f5e0c5c2d0_0 .net *"_ivl_0", 0 0, L_000001f5e0c02000;  1 drivers
v000001f5e0c5caf0_0 .net *"_ivl_10", 0 0, L_000001f5e0c02460;  1 drivers
v000001f5e0c5c410_0 .net *"_ivl_4", 0 0, L_000001f5e0c02230;  1 drivers
v000001f5e0c5c370_0 .net *"_ivl_6", 0 0, L_000001f5e0c02070;  1 drivers
v000001f5e0c5c4b0_0 .net *"_ivl_8", 0 0, L_000001f5e0c022a0;  1 drivers
v000001f5e0c5c5f0_0 .net "a", 0 0, L_000001f5e0c676f0;  1 drivers
v000001f5e0c5d1d0_0 .net "b", 0 0, L_000001f5e0c67510;  1 drivers
v000001f5e0c5d810_0 .net "cin", 0 0, L_000001f5e0c01f90;  alias, 1 drivers
v000001f5e0c5d270_0 .net "cout", 0 0, L_000001f5e0c024d0;  alias, 1 drivers
v000001f5e0c5c910_0 .net "s", 0 0, L_000001f5e0c02150;  1 drivers
    .scope S_000001f5e0bbe170;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "parallel_adder.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f5e0bbe170 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f5e0c5ce10_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f5e0c5d950_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5e0c5cf50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f5e0c5ce10_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f5e0c5d950_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5e0c5cf50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f5e0c5ce10_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f5e0c5d950_0, 0, 4;
    %delay 2, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "parallel_adder_tb.v";
    "./parallel_adder.v";
