factorialLRU

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000249                       # Number of seconds simulated
sim_ticks                                   249297000                       # Number of ticks simulated
final_tick                                  249297000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 371053                       # Simulator instruction rate (inst/s)
host_op_rate                                   370587                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8929615302                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485376                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       10329                       # Number of instructions simulated
sim_ops                                         10329                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    249297000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                5987                       # Number of hits
system.cache.misses                              7578                       # Number of misses
system.cache.missLatency::samples                7578                       # Ticks for misses to the cache
system.cache.missLatency::mean           31107.416205                       # Ticks for misses to the cache
system.cache.missLatency::gmean          27729.989895                       # Ticks for misses to the cache
system.cache.missLatency::stdev          24342.662255                       # Ticks for misses to the cache
system.cache.missLatency::0-65535                7250     95.67%     95.67% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            268      3.54%     99.21% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            33      0.44%     99.64% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             7      0.09%     99.74% # Ticks for misses to the cache
system.cache.missLatency::262144-327679             9      0.12%     99.85% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             9      0.12%     99.97% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             2      0.03%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  7578                       # Ticks for misses to the cache
system.cache.hitRatio                        0.441356                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        22718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       968960                       # Cumulative packet size per connected master and slave (bytes)
