<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: DMA_CRC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_CRC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a866ac85ee6467a60cc37822d1e57111c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a866ac85ee6467a60cc37822d1e57111c">CTL</a></td></tr>
<tr class="separator:a866ac85ee6467a60cc37822d1e57111c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b047eb115aae73fb33e3ac1bb01d3c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a6b047eb115aae73fb33e3ac1bb01d3c3">DMASA</a></td></tr>
<tr class="separator:a6b047eb115aae73fb33e3ac1bb01d3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ceefa6056205592cb59f27e1bed42d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a59ceefa6056205592cb59f27e1bed42d">DMABCNT</a></td></tr>
<tr class="separator:a59ceefa6056205592cb59f27e1bed42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96642582854dcc9df8f89a574d948916"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a96642582854dcc9df8f89a574d948916">DMACSA</a></td></tr>
<tr class="separator:a96642582854dcc9df8f89a574d948916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99a208bbd118e8214cd38dcf5ebc75f0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a99a208bbd118e8214cd38dcf5ebc75f0">DMACBCNT</a></td></tr>
<tr class="separator:a99a208bbd118e8214cd38dcf5ebc75f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7914ea82ede4c8f9c60dc3c5ac60aeb9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a7914ea82ede4c8f9c60dc3c5ac60aeb9">DMAINTEN</a></td></tr>
<tr class="separator:a7914ea82ede4c8f9c60dc3c5ac60aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1069f516df58ef7a299957d554890b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#aab1069f516df58ef7a299957d554890b">DMAISTS</a></td></tr>
<tr class="separator:aab1069f516df58ef7a299957d554890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9de70384fec0101d51329adc4dbf2d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#ad9de70384fec0101d51329adc4dbf2d2">DAT</a></td></tr>
<tr class="separator:ad9de70384fec0101d51329adc4dbf2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1e8b064e599e355b5bddced055be53"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a9b1e8b064e599e355b5bddced055be53">SEED</a></td></tr>
<tr class="separator:a9b1e8b064e599e355b5bddced055be53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26062aa6c08f84ed0deab3dca555b0a0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___c_r_c___t.html#a26062aa6c08f84ed0deab3dca555b0a0">CHECKSUM</a></td></tr>
<tr class="separator:a26062aa6c08f84ed0deab3dca555b0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l12890">12890</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a26062aa6c08f84ed0deab3dca555b0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26062aa6c08f84ed0deab3dca555b0a0">&#9670;&nbsp;</a></span>CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::CHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0088] CRC Checksum Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHECKSUM
</font><br><p> <font size="2">
Offset: 0x88  CRC Checksum Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CHECKSUM</td><td><div style="word-wrap: break-word;"><b>CRC Checksum Results
</b><br>
This field indicates the CRC checksum result
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13254">13254</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a866ac85ee6467a60cc37822d1e57111c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866ac85ee6467a60cc37822d1e57111c">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] CRC Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  CRC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CRCEN</td><td><div style="word-wrap: break-word;"><b>CRC Channel Enable Bit
</b><br>
0 = No effect.
<br>
1 = CRC operation Enabled.
<br>
When operating in CRC DMA mode (TRIGEN (CRC_CTL[23]) = 1), if user clears this bit, the PDMA operation will be continuous until all CRC DMA operation is done, and the TRIGEN bit will keep 1 until all CRC DMA operation done
<br>
But in this case, the CRCTDIF (CRC_DMAINTSTS[1]) flag will be inactive, user can read CRC checksum result only if TRIGEN clears to 0
<br>
When operating in CRC DMA mode (TRIGEN (CRC_CTL[23]) = 1), if user wants to stop the transfer immediately, user can write 1 to CRCRST (CRC_CTL[1]) bit to stop the transmission.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRCRST</td><td><div style="word-wrap: break-word;"><b>CRC Engine Reset Bit
</b><br>
0 = No effect.
<br>
1 = Reset the internal CRC state machine and internal buffer
<br>
The others contents of CRC_CTL register will not be cleared.
<br>
Note1: This bit will be cleared automatically.
<br>
Note2: When operating in CPU mode, setting this bit will reload the seed value from CRC_SEED register as checksum initial value.
<br>
</div></td></tr><tr><td>
[23]</td><td>TRIGEN</td><td><div style="word-wrap: break-word;"><b>Trigger Enable Bit
</b><br>
This bit is used to trigger the CRC DMA transfer.
<br>
0 = No effect.
<br>
1 = CRC DMA data read or write transfer Enabled.
<br>
Note1: If this bit asserts which indicates the CRC engine operation in CRC DMA mode, do not fill in any data in CRC_DAT register.
<br>
Note2: When CRC DMA transfer completed, this bit will be cleared automatically.
<br>
Note3: If the bus error occurs when CRC DMA transfer data, all CRC DMA transfer will be stopped
<br>
User must reset all DMA channel before trigger DMA again.
<br>
</div></td></tr><tr><td>
[24]</td><td>DATREV</td><td><div style="word-wrap: break-word;"><b>Write Data Bit Order Reverse
</b><br>
This bit is used to enable the bit order reverse function for writing data value in CRC_DTA register.
<br>
0 = Bit order reverse for CRC data write in Disabled.
<br>
1 = Bit order reverse for CRC data write in Enabled (per byte).
<br>
Note: If the write data is 0xAABBCCDD, the bit order reverse for CRC data write in is 0x55DD33BB.
<br>
</div></td></tr><tr><td>
[25]</td><td>CHKSREV</td><td><div style="word-wrap: break-word;"><b>Checksum Bit Order Reverse
</b><br>
This bit is used to enable the bit order reverse function for checksum result in CRC_CHECKSUM register.
<br>
0 = Bit order reverse for CRC checksum Disabled.
<br>
1 = Bit order reverse for CRC checksum Enabled.
<br>
Note: If the checksum result is 0XDD7B0F2E, the bit order reverse for CRC checksum is 0x74F0DEBB
<br>
</div></td></tr><tr><td>
[26]</td><td>DATFMT</td><td><div style="word-wrap: break-word;"><b>Write Data 1's Complement
</b><br>
This bit is used to enable the 1's complement function for write data value in CRC_DTA register.
<br>
0 = 1's complement for CRC writes data in Disabled.
<br>
1 = 1's complement for CRC writes data in Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>CHKSFMT</td><td><div style="word-wrap: break-word;"><b>Checksum 1's Complement
</b><br>
This bit is used to enable the 1's complement function for checksum result in CRC_CHECKSUM register.
<br>
0 = 1's complement for CRC checksum Disabled.
<br>
1 = 1's complement for CRC checksum Enabled.
<br>
</div></td></tr><tr><td>
[29:28]</td><td>DATLEN</td><td><div style="word-wrap: break-word;"><b>CPU Write Data Length
</b><br>
This field indicates the CPU write data length only when operating in CPU mode.
<br>
00 = The write data length is 8-bit mode.
<br>
01 = The write data length is 16-bit mode.
<br>
10 = The write data length is 32-bit mode.
<br>
11 = Reserved.
<br>
Note1: This field is only valid when operating in CPU mode.
<br>
Note2: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA [7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA [15:0].
<br>
</div></td></tr><tr><td>
[31:30]</td><td>CRCMODE</td><td><div style="word-wrap: break-word;"><b>CRC Polynomial Mode
</b><br>
This field indicates the CRC operation polynomial mode.
<br>
00 = CRC-CCITT Polynomial Mode.
<br>
01 = CRC-8 Polynomial Mode.
<br>
10 = CRC-16 Polynomial Mode.
<br>
11 = CRC-32 Polynomial Mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13233">13233</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ad9de70384fec0101d51329adc4dbf2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9de70384fec0101d51329adc4dbf2d2">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0080] CRC Write Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DAT
</font><br><p> <font size="2">
Offset: 0x80  CRC Write Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DATA</td><td><div style="word-wrap: break-word;"><b>CRC Write Data Bits
</b><br>
When operating in CPU mode, user can write data to this field to perform CRC operation.
<br>
When operating in DMA mode, this field indicates the DMA read data from memory and cannot be written by user.
<br>
Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register are only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register are only DATA[15:0] bits.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13252">13252</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a59ceefa6056205592cb59f27e1bed42d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ceefa6056205592cb59f27e1bed42d">&#9670;&nbsp;</a></span>DMABCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMABCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] CRC DMA Transfer Byte Count Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMABCNT
</font><br><p> <font size="2">
Offset: 0x0C  CRC DMA Transfer Byte Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>BCNT</td><td><div style="word-wrap: break-word;"><b>CRC DMA Transfer Byte Count
</b><br>
This field indicates a 16-bit total transfer byte count number of CRC DMA.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13238">13238</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a99a208bbd118e8214cd38dcf5ebc75f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a208bbd118e8214cd38dcf5ebc75f0">&#9670;&nbsp;</a></span>DMACBCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMACBCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x001c] CRC DMA Current Transfer Byte Count Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMACBCNT
</font><br><p> <font size="2">
Offset: 0x1C  CRC DMA Current Transfer Byte Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CBCNT</td><td><div style="word-wrap: break-word;"><b>CRC DMA Current Remained Byte Count (Read Only)
</b><br>
This field indicates the current remained byte count of CRC DMA.
<br>
Note: Setting the CRCRST (CRC_CTL[1]) bit to 1 will clear this register value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13246">13246</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a96642582854dcc9df8f89a574d948916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96642582854dcc9df8f89a574d948916">&#9670;&nbsp;</a></span>DMACSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMACSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] CRC DMA Current Source Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMACSA
</font><br><p> <font size="2">
Offset: 0x14  CRC DMA Current Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CSA</td><td><div style="word-wrap: break-word;"><b>CRC DMA Current Source Address Bits (Read Only)
</b><br>
This field indicates the current source address where the CRC DMA transfer just occurs.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13242">13242</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a7914ea82ede4c8f9c60dc3c5ac60aeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7914ea82ede4c8f9c60dc3c5ac60aeb9">&#9670;&nbsp;</a></span>DMAINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMAINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] CRC DMA Interrupt Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMAINTEN
</font><br><p> <font size="2">
Offset: 0x20  CRC DMA Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TABTIEN</td><td><div style="word-wrap: break-word;"><b>CRC DMA Read/Write Target Abort Interrupt Enable Bit
</b><br>
Enable this bit will generate the CRC DMA Target Abort interrupt signal while TABTIF (CRC_DMAINTSTS[0]) bit is set to 1.
<br>
0 = Target abort interrupt Disabled during CRC DMA transfer.
<br>
1 = Target abort interrupt Enabled during CRC DMA transfer.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIEN</td><td><div style="word-wrap: break-word;"><b>CRC DMA Block Transfer Done Interrupt Enable Bit
</b><br>
Enable this bit will generate the CRC DMA Transfer Done interrupt signal while TDIF (CRC_DMAINTSTS[1]) bit is set to 1.
<br>
0 = Interrupt Disabled when CRC DMA transfer done.
<br>
1 = Interrupt Enabled when CRC DMA transfer done.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13247">13247</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aab1069f516df58ef7a299957d554890b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1069f516df58ef7a299957d554890b">&#9670;&nbsp;</a></span>DMAISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMAISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0024] CRC DMA Interrupt Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMAISTS
</font><br><p> <font size="2">
Offset: 0x24  CRC DMA Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TABTIF</td><td><div style="word-wrap: break-word;"><b>CRC DMA Read/Write Target Abort Interrupt Flag
</b><br>
This bit indicates that CRC bus has error or not during CRC DMA transfer.
<br>
0 = No bus error response received during CRC DMA transfer.
<br>
1 = Bus error response received during CRC DMA transfer.
<br>
Note1: This bit is cleared by writing 1 to it.
<br>
Note2: This bit indicates bus master received error response or not
<br>
If bus master received error response, it means that CRC transfer target abort is happened
<br>
DMA will stop transfer and respond this event to user then CRC state machine goes to IDLE state
<br>
When target abort occurred, user must reset DMA before transfer those data again.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIF</td><td><div style="word-wrap: break-word;"><b>CRC DMA Transfer Done Interrupt Flag
</b><br>
This bit indicates that CRC DMA transfer has finished or not.
<br>
0 = Not finished if TRIGEN (CRC_CTL[23]) has enabled.
<br>
1 = CRC transfer done if TRIGEN (CRC_CTL[23]) has enabled.
<br>
Note1: This bit is cleared by writing 1 to it.
<br>
Note2: When CRC DMA transfer is done, TRIGEN (CRC_CTL[23]) will be cleared automatically.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13248">13248</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6b047eb115aae73fb33e3ac1bb01d3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b047eb115aae73fb33e3ac1bb01d3c3">&#9670;&nbsp;</a></span>DMASA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::DMASA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] CRC DMA Source Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMASA
</font><br><p> <font size="2">
Offset: 0x04  CRC DMA Source Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SA</td><td><div style="word-wrap: break-word;"><b>CRC DMA Transfer Source Address Bits
</b><br>
This field indicates a 32-bit source address of CRC DMA.
<br>
Note: The source address must be word alignment.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13234">13234</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a9b1e8b064e599e355b5bddced055be53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1e8b064e599e355b5bddced055be53">&#9670;&nbsp;</a></span>SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_CRC_T::SEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0084] CRC Seed Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SEED
</font><br><p> <font size="2">
Offset: 0x84  CRC Seed Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEED</td><td><div style="word-wrap: break-word;"><b>CRC Seed Value
</b><br>
This field indicates the CRC seed value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13253">13253</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
