From 0a9aaba73fd285d0654bfba5ffdeffff15e8ed55 Mon Sep 17 00:00:00 2001
From: JMCC <jmcc1@gmx.com>
Date: Thu, 18 Feb 2021 18:36:07 +0100
Subject: [PATCH] nanopct4-enable-dp

Signed-off-by: JMCC <jmcc1@gmx.com>
---
 .../dts/rockchip/rk3399-nanopi4-rev00.dts     | 52 +++++++++++++++++++
 1 file changed, 52 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-nanopi4-rev00.dts b/arch/arm64/boot/dts/rockchip/rk3399-nanopi4-rev00.dts
index e0c98dc0..f57c23ba 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-nanopi4-rev00.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-nanopi4-rev00.dts
@@ -22,6 +22,48 @@
 / {
 	model = "FriendlyElec NanoPC-T4";
 	compatible = "friendlyelec,nanopc-t4", "rockchip,rk3399";
+
+	fiq_debugger: fiq-debugger {
+		compatible = "rockchip,fiq-debugger";
+		rockchip,serial-id = <2>;
+		rockchip,signal-irq = <182>;
+		rockchip,wake-irq = <0>;
+		rockchip,irq-mode-enable = <1>;  /* If enable uart uses irq instead of fiq */
+		rockchip,baudrate = <1500000>;  /* Only 115200 and 1500000 */
+		pinctrl-names = "default";
+		pinctrl-0 = <&uart2c_xfer>;
+	};
+
+	xin32k: xin32k {
+		compatible = "fixed-clock";
+		clock-frequency = <32768>;
+		clock-output-names = "xin32k";
+		#clock-cells = <0>;
+	};
+
+	cdn_dp: dp@fec00000 {
+		status = "okay";
+	};
+
+	edp: edp@ff970000 {
+		status = "okay";
+		/delete-node/ edp_hpd;
+	};
+
+};
+
+&display_subsystem {
+
+	route {
+		route_hdmi: route-hdmi {
+			status = "okay";
+		};
+		
+		route_edp: route-edp {
+			status = "okay";
+		};
+	};
+
 };
 
 &mach {
@@ -36,3 +78,13 @@
 	num-lanes = <4>;
 	max-link-speed = <2>;
 };
+
+
+&edp {
+	status = "okay";
+};
+
+&cdn_dp {
+	status = "okay";
+};
+
-- 
Created with Armbian build tools https://github.com/armbian/build

