

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Thu Sep  3 21:49:22 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        FracNetHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.557 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    354|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|       0|    354|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |pgconv32_2bit_macdEe_U18  |pgconv32_2bit_macdEe  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_4_fu_228_p2          |     +    |      0|  0|  21|          14|          14|
    |p_Val2_8_fu_296_p2          |     +    |      0|  0|  21|          14|          14|
    |ret_V_1_fu_214_p2           |     +    |      0|  0|  22|          15|          15|
    |ret_V_fu_106_p2             |     +    |      0|  0|  22|          15|          15|
    |tmp_V_fu_120_p2             |     +    |      0|  0|  21|          14|          14|
    |and_ln340_1_fu_549_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln340_2_fu_569_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln340_fu_535_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_425_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_447_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_477_p2         |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_316_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_471_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_380_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_495_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_140_p2         |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_354_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_fu_360_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_fu_339_p2   |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1494_fu_188_p2       |   icmp   |      0|  0|  13|          14|           1|
    |or_ln340_1_fu_398_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_501_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_507_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_513_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_158_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_459_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_483_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                   |  select  |      0|  0|  14|           1|          14|
    |deleted_ones_fu_431_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_366_p3     |  select  |      0|  0|   2|           1|           1|
    |p_Val2_2_fu_180_p3          |  select  |      0|  0|  14|           1|          14|
    |select_ln340_1_fu_404_p3    |  select  |      0|  0|  14|           1|          13|
    |select_ln340_2_fu_519_p3    |  select  |      0|  0|  14|           1|          13|
    |select_ln340_4_fu_541_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln340_5_fu_555_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_164_p3      |  select  |      0|  0|  14|           1|          13|
    |select_ln388_1_fu_439_p3    |  select  |      0|  0|  15|           1|          15|
    |select_ln388_2_fu_527_p3    |  select  |      0|  0|  15|           1|          15|
    |select_ln388_fu_172_p3      |  select  |      0|  0|  15|           1|          15|
    |xor_ln1494_fu_563_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_392_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_146_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_3_fu_386_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_152_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_310_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_419_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_465_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_453_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_374_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_489_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_134_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 354|         139|         260|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_return  | out |   14| ap_ctrl_hs |     relu     | return value |
|norm_V     |  in |   14|   ap_none  |    norm_V    |    scalar    |
|shiftx_V   |  in |   11|   ap_none  |   shiftx_V   |    scalar    |
|shifty_V   |  in |   11|   ap_none  |   shifty_V   |    scalar    |
|weight_V   |  in |   11|   ap_none  |   weight_V   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

