Active-HDL 11.1.262.7351 2022-02-10 21:29:58

Elaboration top modules:
VHDL Configuration            testbench_for_lock


-----------------------------------------------------------------------------------------------------
Entity   | Architecture    | Library          | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------------
lock_tb  | TB_ARCHITECTURE | combination_lock |      | 11.1.262.7351 (Windows) | -O3
lock     | lock            | combination_lock |      | 11.1.262.7351 (Windows) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Configuration         | Library          | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------------
testbench_for_lock         | combination_lock |      |                         | <unavailable>
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Package               | Library          | Info | Compiler Version        | Compilation Options
-----------------------------------------------------------------------------------------------------
standard                   | std              |      |                         | <unavailable>
TEXTIO                     | std              |      |                         | <unavailable>
std_logic_1164             | ieee             |      |                         | <unavailable>
std_logic_arith            | ieee             |      |                         | <unavailable>
STD_LOGIC_UNSIGNED         | ieee             |      |                         | <unavailable>
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
Library                    | Comment
-----------------------------------------------------------------------------------------------------
combination_lock           | None
ieee                       | Standard IEEE packages library
std                        | Standard VHDL library
-----------------------------------------------------------------------------------------------------


Simulation Options: asim +access +r TESTBENCH_FOR_lock


The performance of simulation is reduced. Version Student Edition
